
UroScan_RTOS_v2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000111c0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08011350  08011350  00012350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115f0  080115f0  000130ac  2**0
                  CONTENTS
  4 .ARM          00000008  080115f0  080115f0  000125f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080115f8  080115f8  000130ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  080115f8  080115f8  000125f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   0000000c  08011604  08011604  00012604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  08011610  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000130ac  2**0
                  CONTENTS
 10 .bss          00009454  200000b0  200000b0  000130b0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20009504  20009504  000130b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000130ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002aa5a  00000000  00000000  000130dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005766  00000000  00000000  0003db36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001dd0  00000000  00000000  000432a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001a9d8  00000000  00000000  00045070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000baef  00000000  00000000  0005fa48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0006b537  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 0000171d  00000000  00000000  0006b57a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008934  00000000  00000000  0006cc98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000755cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011338 	.word	0x08011338

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	08011338 	.word	0x08011338

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96a 	b.w	8000d98 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	460c      	mov	r4, r1
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d14e      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000ae8:	4694      	mov	ip, r2
 8000aea:	458c      	cmp	ip, r1
 8000aec:	4686      	mov	lr, r0
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	d962      	bls.n	8000bba <__udivmoddi4+0xde>
 8000af4:	b14a      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af6:	f1c2 0320 	rsb	r3, r2, #32
 8000afa:	4091      	lsls	r1, r2
 8000afc:	fa20 f303 	lsr.w	r3, r0, r3
 8000b00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b04:	4319      	orrs	r1, r3
 8000b06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b0e:	fa1f f68c 	uxth.w	r6, ip
 8000b12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b22:	fb04 f106 	mul.w	r1, r4, r6
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b32:	f080 8112 	bcs.w	8000d5a <__udivmoddi4+0x27e>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 810f 	bls.w	8000d5a <__udivmoddi4+0x27e>
 8000b3c:	3c02      	subs	r4, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a59      	subs	r1, r3, r1
 8000b42:	fa1f f38e 	uxth.w	r3, lr
 8000b46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b52:	fb00 f606 	mul.w	r6, r0, r6
 8000b56:	429e      	cmp	r6, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x94>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b62:	f080 80fc 	bcs.w	8000d5e <__udivmoddi4+0x282>
 8000b66:	429e      	cmp	r6, r3
 8000b68:	f240 80f9 	bls.w	8000d5e <__udivmoddi4+0x282>
 8000b6c:	4463      	add	r3, ip
 8000b6e:	3802      	subs	r0, #2
 8000b70:	1b9b      	subs	r3, r3, r6
 8000b72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b76:	2100      	movs	r1, #0
 8000b78:	b11d      	cbz	r5, 8000b82 <__udivmoddi4+0xa6>
 8000b7a:	40d3      	lsrs	r3, r2
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d905      	bls.n	8000b96 <__udivmoddi4+0xba>
 8000b8a:	b10d      	cbz	r5, 8000b90 <__udivmoddi4+0xb4>
 8000b8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b90:	2100      	movs	r1, #0
 8000b92:	4608      	mov	r0, r1
 8000b94:	e7f5      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000b96:	fab3 f183 	clz	r1, r3
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d146      	bne.n	8000c2c <__udivmoddi4+0x150>
 8000b9e:	42a3      	cmp	r3, r4
 8000ba0:	d302      	bcc.n	8000ba8 <__udivmoddi4+0xcc>
 8000ba2:	4290      	cmp	r0, r2
 8000ba4:	f0c0 80f0 	bcc.w	8000d88 <__udivmoddi4+0x2ac>
 8000ba8:	1a86      	subs	r6, r0, r2
 8000baa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bae:	2001      	movs	r0, #1
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d0e6      	beq.n	8000b82 <__udivmoddi4+0xa6>
 8000bb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb8:	e7e3      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	f040 8090 	bne.w	8000ce0 <__udivmoddi4+0x204>
 8000bc0:	eba1 040c 	sub.w	r4, r1, ip
 8000bc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bc8:	fa1f f78c 	uxth.w	r7, ip
 8000bcc:	2101      	movs	r1, #1
 8000bce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bde:	fb07 f006 	mul.w	r0, r7, r6
 8000be2:	4298      	cmp	r0, r3
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x11c>
 8000be6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x11a>
 8000bf0:	4298      	cmp	r0, r3
 8000bf2:	f200 80cd 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bf6:	4626      	mov	r6, r4
 8000bf8:	1a1c      	subs	r4, r3, r0
 8000bfa:	fa1f f38e 	uxth.w	r3, lr
 8000bfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c02:	fb08 4410 	mls	r4, r8, r0, r4
 8000c06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c0a:	fb00 f707 	mul.w	r7, r0, r7
 8000c0e:	429f      	cmp	r7, r3
 8000c10:	d908      	bls.n	8000c24 <__udivmoddi4+0x148>
 8000c12:	eb1c 0303 	adds.w	r3, ip, r3
 8000c16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x146>
 8000c1c:	429f      	cmp	r7, r3
 8000c1e:	f200 80b0 	bhi.w	8000d82 <__udivmoddi4+0x2a6>
 8000c22:	4620      	mov	r0, r4
 8000c24:	1bdb      	subs	r3, r3, r7
 8000c26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2a:	e7a5      	b.n	8000b78 <__udivmoddi4+0x9c>
 8000c2c:	f1c1 0620 	rsb	r6, r1, #32
 8000c30:	408b      	lsls	r3, r1
 8000c32:	fa22 f706 	lsr.w	r7, r2, r6
 8000c36:	431f      	orrs	r7, r3
 8000c38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c40:	ea43 030c 	orr.w	r3, r3, ip
 8000c44:	40f4      	lsrs	r4, r6
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	0c38      	lsrs	r0, r7, #16
 8000c4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c50:	fbb4 fef0 	udiv	lr, r4, r0
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	fb00 441e 	mls	r4, r0, lr, r4
 8000c5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c60:	fb0e f90c 	mul.w	r9, lr, ip
 8000c64:	45a1      	cmp	r9, r4
 8000c66:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6a:	d90a      	bls.n	8000c82 <__udivmoddi4+0x1a6>
 8000c6c:	193c      	adds	r4, r7, r4
 8000c6e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c72:	f080 8084 	bcs.w	8000d7e <__udivmoddi4+0x2a2>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f240 8081 	bls.w	8000d7e <__udivmoddi4+0x2a2>
 8000c7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c80:	443c      	add	r4, r7
 8000c82:	eba4 0409 	sub.w	r4, r4, r9
 8000c86:	fa1f f983 	uxth.w	r9, r3
 8000c8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	d907      	bls.n	8000cae <__udivmoddi4+0x1d2>
 8000c9e:	193c      	adds	r4, r7, r4
 8000ca0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ca4:	d267      	bcs.n	8000d76 <__udivmoddi4+0x29a>
 8000ca6:	45a4      	cmp	ip, r4
 8000ca8:	d965      	bls.n	8000d76 <__udivmoddi4+0x29a>
 8000caa:	3b02      	subs	r3, #2
 8000cac:	443c      	add	r4, r7
 8000cae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cb2:	fba0 9302 	umull	r9, r3, r0, r2
 8000cb6:	eba4 040c 	sub.w	r4, r4, ip
 8000cba:	429c      	cmp	r4, r3
 8000cbc:	46ce      	mov	lr, r9
 8000cbe:	469c      	mov	ip, r3
 8000cc0:	d351      	bcc.n	8000d66 <__udivmoddi4+0x28a>
 8000cc2:	d04e      	beq.n	8000d62 <__udivmoddi4+0x286>
 8000cc4:	b155      	cbz	r5, 8000cdc <__udivmoddi4+0x200>
 8000cc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cca:	eb64 040c 	sbc.w	r4, r4, ip
 8000cce:	fa04 f606 	lsl.w	r6, r4, r6
 8000cd2:	40cb      	lsrs	r3, r1
 8000cd4:	431e      	orrs	r6, r3
 8000cd6:	40cc      	lsrs	r4, r1
 8000cd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e750      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000ce0:	f1c2 0320 	rsb	r3, r2, #32
 8000ce4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ce8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cec:	fa24 f303 	lsr.w	r3, r4, r3
 8000cf0:	4094      	lsls	r4, r2
 8000cf2:	430c      	orrs	r4, r1
 8000cf4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cfc:	fa1f f78c 	uxth.w	r7, ip
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3110 	mls	r1, r8, r0, r3
 8000d08:	0c23      	lsrs	r3, r4, #16
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f107 	mul.w	r1, r0, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x24c>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d1e:	d22c      	bcs.n	8000d7a <__udivmoddi4+0x29e>
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d92a      	bls.n	8000d7a <__udivmoddi4+0x29e>
 8000d24:	3802      	subs	r0, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d30:	fb08 3311 	mls	r3, r8, r1, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb01 f307 	mul.w	r3, r1, r7
 8000d3c:	42a3      	cmp	r3, r4
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x276>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d48:	d213      	bcs.n	8000d72 <__udivmoddi4+0x296>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d911      	bls.n	8000d72 <__udivmoddi4+0x296>
 8000d4e:	3902      	subs	r1, #2
 8000d50:	4464      	add	r4, ip
 8000d52:	1ae4      	subs	r4, r4, r3
 8000d54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d58:	e739      	b.n	8000bce <__udivmoddi4+0xf2>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	e6f0      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e706      	b.n	8000b70 <__udivmoddi4+0x94>
 8000d62:	45c8      	cmp	r8, r9
 8000d64:	d2ae      	bcs.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d6e:	3801      	subs	r0, #1
 8000d70:	e7a8      	b.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d72:	4631      	mov	r1, r6
 8000d74:	e7ed      	b.n	8000d52 <__udivmoddi4+0x276>
 8000d76:	4603      	mov	r3, r0
 8000d78:	e799      	b.n	8000cae <__udivmoddi4+0x1d2>
 8000d7a:	4630      	mov	r0, r6
 8000d7c:	e7d4      	b.n	8000d28 <__udivmoddi4+0x24c>
 8000d7e:	46d6      	mov	lr, sl
 8000d80:	e77f      	b.n	8000c82 <__udivmoddi4+0x1a6>
 8000d82:	4463      	add	r3, ip
 8000d84:	3802      	subs	r0, #2
 8000d86:	e74d      	b.n	8000c24 <__udivmoddi4+0x148>
 8000d88:	4606      	mov	r6, r0
 8000d8a:	4623      	mov	r3, r4
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e70f      	b.n	8000bb0 <__udivmoddi4+0xd4>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	4463      	add	r3, ip
 8000d94:	e730      	b.n	8000bf8 <__udivmoddi4+0x11c>
 8000d96:	bf00      	nop

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000da0:	f000 ff00 	bl	8001ba4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000da4:	f000 f816 	bl	8000dd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000da8:	f000 f9c6 	bl	8001138 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dac:	f000 f95e 	bl	800106c <MX_DMA_Init>
  MX_SPI1_Init();
 8000db0:	f000 f86e 	bl	8000e90 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000db4:	f000 f8a2 	bl	8000efc <MX_SPI2_Init>
  MX_SPI3_Init();
 8000db8:	f000 f8d6 	bl	8000f68 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000dbc:	f000 f92c 	bl	8001018 <MX_USART1_UART_Init>
  MX_TIM11_Init();
 8000dc0:	f000 f908 	bl	8000fd4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	  SetupOS();
 8000dc4:	f00d f9d4 	bl	800e170 <SetupOS>
	  StartOS();
 8000dc8:	f00d fad0 	bl	800e36c <StartOS>
	  return 0;
 8000dcc:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	bd80      	pop	{r7, pc}
	...

08000dd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b094      	sub	sp, #80	@ 0x50
 8000dd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dda:	f107 0320 	add.w	r3, r7, #32
 8000dde:	2230      	movs	r2, #48	@ 0x30
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f00f fcb5 	bl	8010752 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000de8:	f107 030c 	add.w	r3, r7, #12
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	60da      	str	r2, [r3, #12]
 8000df6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <SystemClock_Config+0xb4>)
 8000dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e00:	4a21      	ldr	r2, [pc, #132]	@ (8000e88 <SystemClock_Config+0xb4>)
 8000e02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e08:	4b1f      	ldr	r3, [pc, #124]	@ (8000e88 <SystemClock_Config+0xb4>)
 8000e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e14:	2300      	movs	r3, #0
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	4b1c      	ldr	r3, [pc, #112]	@ (8000e8c <SystemClock_Config+0xb8>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000e8c <SystemClock_Config+0xb8>)
 8000e1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e22:	6013      	str	r3, [r2, #0]
 8000e24:	4b19      	ldr	r3, [pc, #100]	@ (8000e8c <SystemClock_Config+0xb8>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e30:	2302      	movs	r3, #2
 8000e32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e34:	2301      	movs	r3, #1
 8000e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e38:	2310      	movs	r3, #16
 8000e3a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e40:	f107 0320 	add.w	r3, r7, #32
 8000e44:	4618      	mov	r0, r3
 8000e46:	f002 f8ff 	bl	8003048 <HAL_RCC_OscConfig>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000e50:	f000 f9ea 	bl	8001228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e54:	230f      	movs	r3, #15
 8000e56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e60:	2300      	movs	r3, #0
 8000e62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f002 fb62 	bl	8003538 <HAL_RCC_ClockConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000e7a:	f000 f9d5 	bl	8001228 <Error_Handler>
  }
}
 8000e7e:	bf00      	nop
 8000e80:	3750      	adds	r7, #80	@ 0x50
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40007000 	.word	0x40007000

08000e90 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e94:	4b17      	ldr	r3, [pc, #92]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000e96:	4a18      	ldr	r2, [pc, #96]	@ (8000ef8 <MX_SPI1_Init+0x68>)
 8000e98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e9a:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000e9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ea0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ea2:	4b14      	ldr	r3, [pc, #80]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eae:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ebc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ec0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ec4:	2208      	movs	r2, #8
 8000ec6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed4:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000edc:	220a      	movs	r2, #10
 8000ede:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ee0:	4804      	ldr	r0, [pc, #16]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ee2:	f002 fd09 	bl	80038f8 <HAL_SPI_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000eec:	f000 f99c 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200000d0 	.word	0x200000d0
 8000ef8:	40013000 	.word	0x40013000

08000efc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f00:	4b17      	ldr	r3, [pc, #92]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f02:	4a18      	ldr	r2, [pc, #96]	@ (8000f64 <MX_SPI2_Init+0x68>)
 8000f04:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f06:	4b16      	ldr	r3, [pc, #88]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f0c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f0e:	4b14      	ldr	r3, [pc, #80]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f14:	4b12      	ldr	r3, [pc, #72]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f1a:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f26:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f2c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f30:	2208      	movs	r2, #8
 8000f32:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f34:	4b0a      	ldr	r3, [pc, #40]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f3a:	4b09      	ldr	r3, [pc, #36]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f40:	4b07      	ldr	r3, [pc, #28]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f48:	220a      	movs	r2, #10
 8000f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f4c:	4804      	ldr	r0, [pc, #16]	@ (8000f60 <MX_SPI2_Init+0x64>)
 8000f4e:	f002 fcd3 	bl	80038f8 <HAL_SPI_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000f58:	f000 f966 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000128 	.word	0x20000128
 8000f64:	40003800 	.word	0x40003800

08000f68 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000f6c:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f6e:	4a18      	ldr	r2, [pc, #96]	@ (8000fd0 <MX_SPI3_Init+0x68>)
 8000f70:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f72:	4b16      	ldr	r3, [pc, #88]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f74:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f78:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f7a:	4b14      	ldr	r3, [pc, #80]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f80:	4b12      	ldr	r3, [pc, #72]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f86:	4b11      	ldr	r3, [pc, #68]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f92:	4b0e      	ldr	r3, [pc, #56]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f98:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fac:	4b07      	ldr	r3, [pc, #28]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000fb2:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000fb4:	220a      	movs	r2, #10
 8000fb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000fb8:	4804      	ldr	r0, [pc, #16]	@ (8000fcc <MX_SPI3_Init+0x64>)
 8000fba:	f002 fc9d 	bl	80038f8 <HAL_SPI_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000fc4:	f000 f930 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20000180 	.word	0x20000180
 8000fd0:	40003c00 	.word	0x40003c00

08000fd4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001010 <MX_TIM11_Init+0x3c>)
 8000fda:	4a0e      	ldr	r2, [pc, #56]	@ (8001014 <MX_TIM11_Init+0x40>)
 8000fdc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 16;
 8000fde:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <MX_TIM11_Init+0x3c>)
 8000fe0:	2210      	movs	r2, #16
 8000fe2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8001010 <MX_TIM11_Init+0x3c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 99;
 8000fea:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <MX_TIM11_Init+0x3c>)
 8000fec:	2263      	movs	r2, #99	@ 0x63
 8000fee:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff0:	4b07      	ldr	r3, [pc, #28]	@ (8001010 <MX_TIM11_Init+0x3c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ff6:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <MX_TIM11_Init+0x3c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000ffc:	4804      	ldr	r0, [pc, #16]	@ (8001010 <MX_TIM11_Init+0x3c>)
 8000ffe:	f003 ff47 	bl	8004e90 <HAL_TIM_Base_Init>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM11_Init+0x38>
  {
    Error_Handler();
 8001008:	f000 f90e 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000418 	.word	0x20000418
 8001014:	40014800 	.word	0x40014800

08001018 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800101e:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <MX_USART1_UART_Init+0x50>)
 8001020:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001024:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001028:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800102a:	4b0e      	ldr	r3, [pc, #56]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001030:	4b0c      	ldr	r3, [pc, #48]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001036:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800103e:	220c      	movs	r2, #12
 8001040:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001042:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001048:	4b06      	ldr	r3, [pc, #24]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 800104a:	2200      	movs	r2, #0
 800104c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800104e:	4805      	ldr	r0, [pc, #20]	@ (8001064 <MX_USART1_UART_Init+0x4c>)
 8001050:	f004 f9c0 	bl	80053d4 <HAL_UART_Init>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800105a:	f000 f8e5 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000460 	.word	0x20000460
 8001068:	40011000 	.word	0x40011000

0800106c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	4b2f      	ldr	r3, [pc, #188]	@ (8001134 <MX_DMA_Init+0xc8>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	4a2e      	ldr	r2, [pc, #184]	@ (8001134 <MX_DMA_Init+0xc8>)
 800107c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001080:	6313      	str	r3, [r2, #48]	@ 0x30
 8001082:	4b2c      	ldr	r3, [pc, #176]	@ (8001134 <MX_DMA_Init+0xc8>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	4b28      	ldr	r3, [pc, #160]	@ (8001134 <MX_DMA_Init+0xc8>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	4a27      	ldr	r2, [pc, #156]	@ (8001134 <MX_DMA_Init+0xc8>)
 8001098:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800109c:	6313      	str	r3, [r2, #48]	@ 0x30
 800109e:	4b25      	ldr	r3, [pc, #148]	@ (8001134 <MX_DMA_Init+0xc8>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2105      	movs	r1, #5
 80010ae:	200b      	movs	r0, #11
 80010b0:	f000 feff 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80010b4:	200b      	movs	r0, #11
 80010b6:	f000 ff18 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2105      	movs	r1, #5
 80010be:	200e      	movs	r0, #14
 80010c0:	f000 fef7 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80010c4:	200e      	movs	r0, #14
 80010c6:	f000 ff10 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2105      	movs	r1, #5
 80010ce:	200f      	movs	r0, #15
 80010d0:	f000 feef 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80010d4:	200f      	movs	r0, #15
 80010d6:	f000 ff08 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	2105      	movs	r1, #5
 80010de:	2010      	movs	r0, #16
 80010e0:	f000 fee7 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010e4:	2010      	movs	r0, #16
 80010e6:	f000 ff00 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2105      	movs	r1, #5
 80010ee:	2038      	movs	r0, #56	@ 0x38
 80010f0:	f000 fedf 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010f4:	2038      	movs	r0, #56	@ 0x38
 80010f6:	f000 fef8 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2105      	movs	r1, #5
 80010fe:	203a      	movs	r0, #58	@ 0x3a
 8001100:	f000 fed7 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001104:	203a      	movs	r0, #58	@ 0x3a
 8001106:	f000 fef0 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	2105      	movs	r1, #5
 800110e:	203b      	movs	r0, #59	@ 0x3b
 8001110:	f000 fecf 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001114:	203b      	movs	r0, #59	@ 0x3b
 8001116:	f000 fee8 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2105      	movs	r1, #5
 800111e:	2046      	movs	r0, #70	@ 0x46
 8001120:	f000 fec7 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001124:	2046      	movs	r0, #70	@ 0x46
 8001126:	f000 fee0 	bl	8001eea <HAL_NVIC_EnableIRQ>

}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800

08001138 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	@ 0x28
 800113c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	4b32      	ldr	r3, [pc, #200]	@ (800121c <MX_GPIO_Init+0xe4>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a31      	ldr	r2, [pc, #196]	@ (800121c <MX_GPIO_Init+0xe4>)
 8001158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b2f      	ldr	r3, [pc, #188]	@ (800121c <MX_GPIO_Init+0xe4>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	4b2b      	ldr	r3, [pc, #172]	@ (800121c <MX_GPIO_Init+0xe4>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	4a2a      	ldr	r2, [pc, #168]	@ (800121c <MX_GPIO_Init+0xe4>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6313      	str	r3, [r2, #48]	@ 0x30
 800117a:	4b28      	ldr	r3, [pc, #160]	@ (800121c <MX_GPIO_Init+0xe4>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	4b24      	ldr	r3, [pc, #144]	@ (800121c <MX_GPIO_Init+0xe4>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a23      	ldr	r2, [pc, #140]	@ (800121c <MX_GPIO_Init+0xe4>)
 8001190:	f043 0302 	orr.w	r3, r3, #2
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b21      	ldr	r3, [pc, #132]	@ (800121c <MX_GPIO_Init+0xe4>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	4b1d      	ldr	r3, [pc, #116]	@ (800121c <MX_GPIO_Init+0xe4>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a1c      	ldr	r2, [pc, #112]	@ (800121c <MX_GPIO_Init+0xe4>)
 80011ac:	f043 0304 	orr.w	r3, r3, #4
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <MX_GPIO_Init+0xe4>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0304 	and.w	r3, r3, #4
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	f248 0110 	movw	r1, #32784	@ 0x8010
 80011c4:	4816      	ldr	r0, [pc, #88]	@ (8001220 <MX_GPIO_Init+0xe8>)
 80011c6:	f001 ff25 	bl	8003014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PUMP_Pin|VALVE_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	f241 0103 	movw	r1, #4099	@ 0x1003
 80011d0:	4814      	ldr	r0, [pc, #80]	@ (8001224 <MX_GPIO_Init+0xec>)
 80011d2:	f001 ff1f 	bl	8003014 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|SPI3_CS_Pin;
 80011d6:	f248 0310 	movw	r3, #32784	@ 0x8010
 80011da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011dc:	2301      	movs	r3, #1
 80011de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	f107 0314 	add.w	r3, r7, #20
 80011ec:	4619      	mov	r1, r3
 80011ee:	480c      	ldr	r0, [pc, #48]	@ (8001220 <MX_GPIO_Init+0xe8>)
 80011f0:	f001 fd74 	bl	8002cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PUMP_Pin VALVE_Pin SPI2_CS_Pin */
  GPIO_InitStruct.Pin = PUMP_Pin|VALVE_Pin|SPI2_CS_Pin;
 80011f4:	f241 0303 	movw	r3, #4099	@ 0x1003
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4805      	ldr	r0, [pc, #20]	@ (8001224 <MX_GPIO_Init+0xec>)
 800120e:	f001 fd65 	bl	8002cdc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001212:	bf00      	nop
 8001214:	3728      	adds	r7, #40	@ 0x28
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40023800 	.word	0x40023800
 8001220:	40020000 	.word	0x40020000
 8001224:	40020400 	.word	0x40020400

08001228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122c:	b672      	cpsid	i
}
 800122e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <Error_Handler+0x8>

08001234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b12      	ldr	r3, [pc, #72]	@ (8001288 <HAL_MspInit+0x54>)
 8001240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001242:	4a11      	ldr	r2, [pc, #68]	@ (8001288 <HAL_MspInit+0x54>)
 8001244:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001248:	6453      	str	r3, [r2, #68]	@ 0x44
 800124a:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <HAL_MspInit+0x54>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b0b      	ldr	r3, [pc, #44]	@ (8001288 <HAL_MspInit+0x54>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125e:	4a0a      	ldr	r2, [pc, #40]	@ (8001288 <HAL_MspInit+0x54>)
 8001260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001264:	6413      	str	r3, [r2, #64]	@ 0x40
 8001266:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <HAL_MspInit+0x54>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	210f      	movs	r1, #15
 8001276:	f06f 0001 	mvn.w	r0, #1
 800127a:	f000 fe1a 	bl	8001eb2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800

0800128c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08e      	sub	sp, #56	@ 0x38
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a95      	ldr	r2, [pc, #596]	@ (8001500 <HAL_SPI_MspInit+0x274>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	f040 8091 	bne.w	80013d2 <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
 80012b4:	4b93      	ldr	r3, [pc, #588]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80012b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b8:	4a92      	ldr	r2, [pc, #584]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80012ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012be:	6453      	str	r3, [r2, #68]	@ 0x44
 80012c0:	4b90      	ldr	r3, [pc, #576]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80012c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012c8:	623b      	str	r3, [r7, #32]
 80012ca:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012cc:	2300      	movs	r3, #0
 80012ce:	61fb      	str	r3, [r7, #28]
 80012d0:	4b8c      	ldr	r3, [pc, #560]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80012d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d4:	4a8b      	ldr	r2, [pc, #556]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	6313      	str	r3, [r2, #48]	@ 0x30
 80012dc:	4b89      	ldr	r3, [pc, #548]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	61fb      	str	r3, [r7, #28]
 80012e6:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80012e8:	23e0      	movs	r3, #224	@ 0xe0
 80012ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ec:	2302      	movs	r3, #2
 80012ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f4:	2303      	movs	r3, #3
 80012f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012f8:	2305      	movs	r3, #5
 80012fa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001300:	4619      	mov	r1, r3
 8001302:	4881      	ldr	r0, [pc, #516]	@ (8001508 <HAL_SPI_MspInit+0x27c>)
 8001304:	f001 fcea 	bl	8002cdc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001308:	4b80      	ldr	r3, [pc, #512]	@ (800150c <HAL_SPI_MspInit+0x280>)
 800130a:	4a81      	ldr	r2, [pc, #516]	@ (8001510 <HAL_SPI_MspInit+0x284>)
 800130c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800130e:	4b7f      	ldr	r3, [pc, #508]	@ (800150c <HAL_SPI_MspInit+0x280>)
 8001310:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001314:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001316:	4b7d      	ldr	r3, [pc, #500]	@ (800150c <HAL_SPI_MspInit+0x280>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800131c:	4b7b      	ldr	r3, [pc, #492]	@ (800150c <HAL_SPI_MspInit+0x280>)
 800131e:	2200      	movs	r2, #0
 8001320:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001322:	4b7a      	ldr	r3, [pc, #488]	@ (800150c <HAL_SPI_MspInit+0x280>)
 8001324:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001328:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800132a:	4b78      	ldr	r3, [pc, #480]	@ (800150c <HAL_SPI_MspInit+0x280>)
 800132c:	2200      	movs	r2, #0
 800132e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001330:	4b76      	ldr	r3, [pc, #472]	@ (800150c <HAL_SPI_MspInit+0x280>)
 8001332:	2200      	movs	r2, #0
 8001334:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001336:	4b75      	ldr	r3, [pc, #468]	@ (800150c <HAL_SPI_MspInit+0x280>)
 8001338:	2200      	movs	r2, #0
 800133a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800133c:	4b73      	ldr	r3, [pc, #460]	@ (800150c <HAL_SPI_MspInit+0x280>)
 800133e:	2200      	movs	r2, #0
 8001340:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001342:	4b72      	ldr	r3, [pc, #456]	@ (800150c <HAL_SPI_MspInit+0x280>)
 8001344:	2200      	movs	r2, #0
 8001346:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001348:	4870      	ldr	r0, [pc, #448]	@ (800150c <HAL_SPI_MspInit+0x280>)
 800134a:	f000 fded 	bl	8001f28 <HAL_DMA_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001354:	f7ff ff68 	bl	8001228 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a6c      	ldr	r2, [pc, #432]	@ (800150c <HAL_SPI_MspInit+0x280>)
 800135c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800135e:	4a6b      	ldr	r2, [pc, #428]	@ (800150c <HAL_SPI_MspInit+0x280>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001364:	4b6b      	ldr	r3, [pc, #428]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 8001366:	4a6c      	ldr	r2, [pc, #432]	@ (8001518 <HAL_SPI_MspInit+0x28c>)
 8001368:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800136a:	4b6a      	ldr	r3, [pc, #424]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 800136c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001370:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001372:	4b68      	ldr	r3, [pc, #416]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 8001374:	2240      	movs	r2, #64	@ 0x40
 8001376:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001378:	4b66      	ldr	r3, [pc, #408]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800137e:	4b65      	ldr	r3, [pc, #404]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 8001380:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001384:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001386:	4b63      	ldr	r3, [pc, #396]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 8001388:	2200      	movs	r2, #0
 800138a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800138c:	4b61      	ldr	r3, [pc, #388]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 800138e:	2200      	movs	r2, #0
 8001390:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001392:	4b60      	ldr	r3, [pc, #384]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 8001394:	2200      	movs	r2, #0
 8001396:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001398:	4b5e      	ldr	r3, [pc, #376]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 800139a:	2200      	movs	r2, #0
 800139c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800139e:	4b5d      	ldr	r3, [pc, #372]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80013a4:	485b      	ldr	r0, [pc, #364]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 80013a6:	f000 fdbf 	bl	8001f28 <HAL_DMA_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 80013b0:	f7ff ff3a 	bl	8001228 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a57      	ldr	r2, [pc, #348]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 80013b8:	649a      	str	r2, [r3, #72]	@ 0x48
 80013ba:	4a56      	ldr	r2, [pc, #344]	@ (8001514 <HAL_SPI_MspInit+0x288>)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2105      	movs	r1, #5
 80013c4:	2023      	movs	r0, #35	@ 0x23
 80013c6:	f000 fd74 	bl	8001eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013ca:	2023      	movs	r0, #35	@ 0x23
 80013cc:	f000 fd8d 	bl	8001eea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80013d0:	e145      	b.n	800165e <HAL_SPI_MspInit+0x3d2>
  else if(hspi->Instance==SPI2)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a51      	ldr	r2, [pc, #324]	@ (800151c <HAL_SPI_MspInit+0x290>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	f040 80ab 	bne.w	8001534 <HAL_SPI_MspInit+0x2a8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	61bb      	str	r3, [r7, #24]
 80013e2:	4b48      	ldr	r3, [pc, #288]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e6:	4a47      	ldr	r2, [pc, #284]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80013e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ee:	4b45      	ldr	r3, [pc, #276]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 80013f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013f6:	61bb      	str	r3, [r7, #24]
 80013f8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	4b41      	ldr	r3, [pc, #260]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a40      	ldr	r2, [pc, #256]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 8001404:	f043 0302 	orr.w	r3, r3, #2
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b3e      	ldr	r3, [pc, #248]	@ (8001504 <HAL_SPI_MspInit+0x278>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	617b      	str	r3, [r7, #20]
 8001414:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001416:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141c:	2302      	movs	r3, #2
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001424:	2303      	movs	r3, #3
 8001426:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001428:	2305      	movs	r3, #5
 800142a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001430:	4619      	mov	r1, r3
 8001432:	483b      	ldr	r0, [pc, #236]	@ (8001520 <HAL_SPI_MspInit+0x294>)
 8001434:	f001 fc52 	bl	8002cdc <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001438:	4b3a      	ldr	r3, [pc, #232]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 800143a:	4a3b      	ldr	r2, [pc, #236]	@ (8001528 <HAL_SPI_MspInit+0x29c>)
 800143c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800143e:	4b39      	ldr	r3, [pc, #228]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 8001440:	2200      	movs	r2, #0
 8001442:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001444:	4b37      	ldr	r3, [pc, #220]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800144a:	4b36      	ldr	r3, [pc, #216]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 800144c:	2200      	movs	r2, #0
 800144e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001450:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 8001452:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001456:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001458:	4b32      	ldr	r3, [pc, #200]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 800145a:	2200      	movs	r2, #0
 800145c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800145e:	4b31      	ldr	r3, [pc, #196]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001464:	4b2f      	ldr	r3, [pc, #188]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800146a:	4b2e      	ldr	r3, [pc, #184]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 800146c:	2200      	movs	r2, #0
 800146e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001470:	4b2c      	ldr	r3, [pc, #176]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 8001472:	2200      	movs	r2, #0
 8001474:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001476:	482b      	ldr	r0, [pc, #172]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 8001478:	f000 fd56 	bl	8001f28 <HAL_DMA_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <HAL_SPI_MspInit+0x1fa>
      Error_Handler();
 8001482:	f7ff fed1 	bl	8001228 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a26      	ldr	r2, [pc, #152]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 800148a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800148c:	4a25      	ldr	r2, [pc, #148]	@ (8001524 <HAL_SPI_MspInit+0x298>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001492:	4b26      	ldr	r3, [pc, #152]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 8001494:	4a26      	ldr	r2, [pc, #152]	@ (8001530 <HAL_SPI_MspInit+0x2a4>)
 8001496:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001498:	4b24      	ldr	r3, [pc, #144]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 800149a:	2200      	movs	r2, #0
 800149c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800149e:	4b23      	ldr	r3, [pc, #140]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014a0:	2240      	movs	r2, #64	@ 0x40
 80014a2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014a4:	4b21      	ldr	r3, [pc, #132]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014aa:	4b20      	ldr	r3, [pc, #128]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014b0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014b2:	4b1e      	ldr	r3, [pc, #120]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014b8:	4b1c      	ldr	r3, [pc, #112]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80014be:	4b1b      	ldr	r3, [pc, #108]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014c4:	4b19      	ldr	r3, [pc, #100]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014ca:	4b18      	ldr	r3, [pc, #96]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80014d0:	4816      	ldr	r0, [pc, #88]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014d2:	f000 fd29 	bl	8001f28 <HAL_DMA_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <HAL_SPI_MspInit+0x254>
      Error_Handler();
 80014dc:	f7ff fea4 	bl	8001228 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a12      	ldr	r2, [pc, #72]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014e4:	649a      	str	r2, [r3, #72]	@ 0x48
 80014e6:	4a11      	ldr	r2, [pc, #68]	@ (800152c <HAL_SPI_MspInit+0x2a0>)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80014ec:	2200      	movs	r2, #0
 80014ee:	2105      	movs	r1, #5
 80014f0:	2024      	movs	r0, #36	@ 0x24
 80014f2:	f000 fcde 	bl	8001eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80014f6:	2024      	movs	r0, #36	@ 0x24
 80014f8:	f000 fcf7 	bl	8001eea <HAL_NVIC_EnableIRQ>
}
 80014fc:	e0af      	b.n	800165e <HAL_SPI_MspInit+0x3d2>
 80014fe:	bf00      	nop
 8001500:	40013000 	.word	0x40013000
 8001504:	40023800 	.word	0x40023800
 8001508:	40020000 	.word	0x40020000
 800150c:	200001d8 	.word	0x200001d8
 8001510:	40026410 	.word	0x40026410
 8001514:	20000238 	.word	0x20000238
 8001518:	40026458 	.word	0x40026458
 800151c:	40003800 	.word	0x40003800
 8001520:	40020400 	.word	0x40020400
 8001524:	20000298 	.word	0x20000298
 8001528:	40026058 	.word	0x40026058
 800152c:	200002f8 	.word	0x200002f8
 8001530:	40026070 	.word	0x40026070
  else if(hspi->Instance==SPI3)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a4b      	ldr	r2, [pc, #300]	@ (8001668 <HAL_SPI_MspInit+0x3dc>)
 800153a:	4293      	cmp	r3, r2
 800153c:	f040 808f 	bne.w	800165e <HAL_SPI_MspInit+0x3d2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001540:	2300      	movs	r3, #0
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	4b49      	ldr	r3, [pc, #292]	@ (800166c <HAL_SPI_MspInit+0x3e0>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	4a48      	ldr	r2, [pc, #288]	@ (800166c <HAL_SPI_MspInit+0x3e0>)
 800154a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800154e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001550:	4b46      	ldr	r3, [pc, #280]	@ (800166c <HAL_SPI_MspInit+0x3e0>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	4b42      	ldr	r3, [pc, #264]	@ (800166c <HAL_SPI_MspInit+0x3e0>)
 8001562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001564:	4a41      	ldr	r2, [pc, #260]	@ (800166c <HAL_SPI_MspInit+0x3e0>)
 8001566:	f043 0304 	orr.w	r3, r3, #4
 800156a:	6313      	str	r3, [r2, #48]	@ 0x30
 800156c:	4b3f      	ldr	r3, [pc, #252]	@ (800166c <HAL_SPI_MspInit+0x3e0>)
 800156e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001570:	f003 0304 	and.w	r3, r3, #4
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001578:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800157c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157e:	2302      	movs	r3, #2
 8001580:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001586:	2303      	movs	r3, #3
 8001588:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800158a:	2306      	movs	r3, #6
 800158c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001592:	4619      	mov	r1, r3
 8001594:	4836      	ldr	r0, [pc, #216]	@ (8001670 <HAL_SPI_MspInit+0x3e4>)
 8001596:	f001 fba1 	bl	8002cdc <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800159a:	4b36      	ldr	r3, [pc, #216]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 800159c:	4a36      	ldr	r2, [pc, #216]	@ (8001678 <HAL_SPI_MspInit+0x3ec>)
 800159e:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 80015a0:	4b34      	ldr	r3, [pc, #208]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015a6:	4b33      	ldr	r3, [pc, #204]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ac:	4b31      	ldr	r3, [pc, #196]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015b2:	4b30      	ldr	r3, [pc, #192]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015b8:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015bc:	2200      	movs	r2, #0
 80015be:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 80015c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015cc:	4b29      	ldr	r3, [pc, #164]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015d2:	4b28      	ldr	r3, [pc, #160]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80015d8:	4826      	ldr	r0, [pc, #152]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015da:	f000 fca5 	bl	8001f28 <HAL_DMA_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <HAL_SPI_MspInit+0x35c>
      Error_Handler();
 80015e4:	f7ff fe20 	bl	8001228 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a22      	ldr	r2, [pc, #136]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015ec:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015ee:	4a21      	ldr	r2, [pc, #132]	@ (8001674 <HAL_SPI_MspInit+0x3e8>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80015f4:	4b21      	ldr	r3, [pc, #132]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 80015f6:	4a22      	ldr	r2, [pc, #136]	@ (8001680 <HAL_SPI_MspInit+0x3f4>)
 80015f8:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80015fa:	4b20      	ldr	r3, [pc, #128]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001600:	4b1e      	ldr	r3, [pc, #120]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 8001602:	2240      	movs	r2, #64	@ 0x40
 8001604:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001606:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 8001608:	2200      	movs	r2, #0
 800160a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 800160e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001612:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001614:	4b19      	ldr	r3, [pc, #100]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 8001616:	2200      	movs	r2, #0
 8001618:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800161a:	4b18      	ldr	r3, [pc, #96]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 800161c:	2200      	movs	r2, #0
 800161e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001620:	4b16      	ldr	r3, [pc, #88]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 8001622:	2200      	movs	r2, #0
 8001624:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 8001628:	2200      	movs	r2, #0
 800162a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800162c:	4b13      	ldr	r3, [pc, #76]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 800162e:	2200      	movs	r2, #0
 8001630:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001632:	4812      	ldr	r0, [pc, #72]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 8001634:	f000 fc78 	bl	8001f28 <HAL_DMA_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <HAL_SPI_MspInit+0x3b6>
      Error_Handler();
 800163e:	f7ff fdf3 	bl	8001228 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a0d      	ldr	r2, [pc, #52]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 8001646:	649a      	str	r2, [r3, #72]	@ 0x48
 8001648:	4a0c      	ldr	r2, [pc, #48]	@ (800167c <HAL_SPI_MspInit+0x3f0>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2105      	movs	r1, #5
 8001652:	2033      	movs	r0, #51	@ 0x33
 8001654:	f000 fc2d 	bl	8001eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001658:	2033      	movs	r0, #51	@ 0x33
 800165a:	f000 fc46 	bl	8001eea <HAL_NVIC_EnableIRQ>
}
 800165e:	bf00      	nop
 8001660:	3738      	adds	r7, #56	@ 0x38
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40003c00 	.word	0x40003c00
 800166c:	40023800 	.word	0x40023800
 8001670:	40020800 	.word	0x40020800
 8001674:	20000358 	.word	0x20000358
 8001678:	40026010 	.word	0x40026010
 800167c:	200003b8 	.word	0x200003b8
 8001680:	40026088 	.word	0x40026088

08001684 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a0e      	ldr	r2, [pc, #56]	@ (80016cc <HAL_TIM_Base_MspInit+0x48>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d115      	bne.n	80016c2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	4b0d      	ldr	r3, [pc, #52]	@ (80016d0 <HAL_TIM_Base_MspInit+0x4c>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169e:	4a0c      	ldr	r2, [pc, #48]	@ (80016d0 <HAL_TIM_Base_MspInit+0x4c>)
 80016a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016a6:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <HAL_TIM_Base_MspInit+0x4c>)
 80016a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2105      	movs	r1, #5
 80016b6:	201a      	movs	r0, #26
 80016b8:	f000 fbfb 	bl	8001eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80016bc:	201a      	movs	r0, #26
 80016be:	f000 fc14 	bl	8001eea <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM11_MspInit 1 */

  }

}
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40014800 	.word	0x40014800
 80016d0:	40023800 	.word	0x40023800

080016d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08a      	sub	sp, #40	@ 0x28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001824 <HAL_UART_MspInit+0x150>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	f040 8091 	bne.w	800181a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]
 80016fc:	4b4a      	ldr	r3, [pc, #296]	@ (8001828 <HAL_UART_MspInit+0x154>)
 80016fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001700:	4a49      	ldr	r2, [pc, #292]	@ (8001828 <HAL_UART_MspInit+0x154>)
 8001702:	f043 0310 	orr.w	r3, r3, #16
 8001706:	6453      	str	r3, [r2, #68]	@ 0x44
 8001708:	4b47      	ldr	r3, [pc, #284]	@ (8001828 <HAL_UART_MspInit+0x154>)
 800170a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170c:	f003 0310 	and.w	r3, r3, #16
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	4b43      	ldr	r3, [pc, #268]	@ (8001828 <HAL_UART_MspInit+0x154>)
 800171a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171c:	4a42      	ldr	r2, [pc, #264]	@ (8001828 <HAL_UART_MspInit+0x154>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	6313      	str	r3, [r2, #48]	@ 0x30
 8001724:	4b40      	ldr	r3, [pc, #256]	@ (8001828 <HAL_UART_MspInit+0x154>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001730:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001736:	2302      	movs	r3, #2
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001742:	2307      	movs	r3, #7
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	4837      	ldr	r0, [pc, #220]	@ (800182c <HAL_UART_MspInit+0x158>)
 800174e:	f001 fac5 	bl	8002cdc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001752:	4b37      	ldr	r3, [pc, #220]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 8001754:	4a37      	ldr	r2, [pc, #220]	@ (8001834 <HAL_UART_MspInit+0x160>)
 8001756:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001758:	4b35      	ldr	r3, [pc, #212]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 800175a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800175e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001760:	4b33      	ldr	r3, [pc, #204]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 8001762:	2200      	movs	r2, #0
 8001764:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001766:	4b32      	ldr	r3, [pc, #200]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 8001768:	2200      	movs	r2, #0
 800176a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800176c:	4b30      	ldr	r3, [pc, #192]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 800176e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001772:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001774:	4b2e      	ldr	r3, [pc, #184]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 8001776:	2200      	movs	r2, #0
 8001778:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800177a:	4b2d      	ldr	r3, [pc, #180]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001780:	4b2b      	ldr	r3, [pc, #172]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001786:	4b2a      	ldr	r3, [pc, #168]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 8001788:	2200      	movs	r2, #0
 800178a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800178c:	4b28      	ldr	r3, [pc, #160]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 800178e:	2200      	movs	r2, #0
 8001790:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001792:	4827      	ldr	r0, [pc, #156]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 8001794:	f000 fbc8 	bl	8001f28 <HAL_DMA_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800179e:	f7ff fd43 	bl	8001228 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a22      	ldr	r2, [pc, #136]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 80017a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017a8:	4a21      	ldr	r2, [pc, #132]	@ (8001830 <HAL_UART_MspInit+0x15c>)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80017ae:	4b22      	ldr	r3, [pc, #136]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017b0:	4a22      	ldr	r2, [pc, #136]	@ (800183c <HAL_UART_MspInit+0x168>)
 80017b2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80017b4:	4b20      	ldr	r3, [pc, #128]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017b6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017ba:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017be:	2240      	movs	r2, #64	@ 0x40
 80017c0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017ce:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017d0:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017d6:	4b18      	ldr	r3, [pc, #96]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017d8:	2200      	movs	r2, #0
 80017da:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80017dc:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017de:	2200      	movs	r2, #0
 80017e0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017e8:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80017ee:	4812      	ldr	r0, [pc, #72]	@ (8001838 <HAL_UART_MspInit+0x164>)
 80017f0:	f000 fb9a 	bl	8001f28 <HAL_DMA_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80017fa:	f7ff fd15 	bl	8001228 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a0d      	ldr	r2, [pc, #52]	@ (8001838 <HAL_UART_MspInit+0x164>)
 8001802:	639a      	str	r2, [r3, #56]	@ 0x38
 8001804:	4a0c      	ldr	r2, [pc, #48]	@ (8001838 <HAL_UART_MspInit+0x164>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800180a:	2200      	movs	r2, #0
 800180c:	2105      	movs	r1, #5
 800180e:	2025      	movs	r0, #37	@ 0x25
 8001810:	f000 fb4f 	bl	8001eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001814:	2025      	movs	r0, #37	@ 0x25
 8001816:	f000 fb68 	bl	8001eea <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800181a:	bf00      	nop
 800181c:	3728      	adds	r7, #40	@ 0x28
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40011000 	.word	0x40011000
 8001828:	40023800 	.word	0x40023800
 800182c:	40020000 	.word	0x40020000
 8001830:	200004a8 	.word	0x200004a8
 8001834:	40026440 	.word	0x40026440
 8001838:	20000508 	.word	0x20000508
 800183c:	400264b8 	.word	0x400264b8

08001840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <NMI_Handler+0x4>

08001848 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <HardFault_Handler+0x4>

08001850 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <MemManage_Handler+0x4>

08001858 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <BusFault_Handler+0x4>

08001860 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <UsageFault_Handler+0x4>

08001868 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr

08001876 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800187a:	f000 f9e5 	bl	8001c48 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800187e:	f007 fa91 	bl	8008da4 <xTaskGetSchedulerState>
 8001882:	4603      	mov	r3, r0
 8001884:	2b01      	cmp	r3, #1
 8001886:	d001      	beq.n	800188c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001888:	f008 f986 	bl	8009b98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}

08001890 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <DMA1_Stream0_IRQHandler+0x10>)
 8001896:	f000 fcdf 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000358 	.word	0x20000358

080018a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80018a8:	4802      	ldr	r0, [pc, #8]	@ (80018b4 <DMA1_Stream3_IRQHandler+0x10>)
 80018aa:	f000 fcd5 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000298 	.word	0x20000298

080018b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80018bc:	4802      	ldr	r0, [pc, #8]	@ (80018c8 <DMA1_Stream4_IRQHandler+0x10>)
 80018be:	f000 fccb 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200002f8 	.word	0x200002f8

080018cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80018d0:	4802      	ldr	r0, [pc, #8]	@ (80018dc <DMA1_Stream5_IRQHandler+0x10>)
 80018d2:	f000 fcc1 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200003b8 	.word	0x200003b8

080018e0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	StartTimerTicks++;
 80018e4:	4b04      	ldr	r3, [pc, #16]	@ (80018f8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	3301      	adds	r3, #1
 80018ea:	4a03      	ldr	r2, [pc, #12]	@ (80018f8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80018ec:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80018ee:	4803      	ldr	r0, [pc, #12]	@ (80018fc <TIM1_TRG_COM_TIM11_IRQHandler+0x1c>)
 80018f0:	f003 fb8e 	bl	8005010 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	200000cc 	.word	0x200000cc
 80018fc:	20000418 	.word	0x20000418

08001900 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001904:	4802      	ldr	r0, [pc, #8]	@ (8001910 <SPI1_IRQHandler+0x10>)
 8001906:	f002 fef9 	bl	80046fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	200000d0 	.word	0x200000d0

08001914 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001918:	4802      	ldr	r0, [pc, #8]	@ (8001924 <SPI2_IRQHandler+0x10>)
 800191a:	f002 feef 	bl	80046fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000128 	.word	0x20000128

08001928 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <USART1_IRQHandler+0x10>)
 800192e:	f003 fe51 	bl	80055d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000460 	.word	0x20000460

0800193c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001940:	4802      	ldr	r0, [pc, #8]	@ (800194c <SPI3_IRQHandler+0x10>)
 8001942:	f002 fedb 	bl	80046fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000180 	.word	0x20000180

08001950 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001954:	4802      	ldr	r0, [pc, #8]	@ (8001960 <DMA2_Stream0_IRQHandler+0x10>)
 8001956:	f000 fc7f 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200001d8 	.word	0x200001d8

08001964 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001968:	4802      	ldr	r0, [pc, #8]	@ (8001974 <DMA2_Stream2_IRQHandler+0x10>)
 800196a:	f000 fc75 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200004a8 	.word	0x200004a8

08001978 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <DMA2_Stream3_IRQHandler+0x10>)
 800197e:	f000 fc6b 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000238 	.word	0x20000238

0800198c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <DMA2_Stream7_IRQHandler+0x10>)
 8001992:	f000 fc61 	bl	8002258 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000508 	.word	0x20000508

080019a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return 1;
 80019a4:	2301      	movs	r3, #1
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <_kill>:

int _kill(int pid, int sig)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ba:	f00e ff29 	bl	8010810 <__errno>
 80019be:	4603      	mov	r3, r0
 80019c0:	2216      	movs	r2, #22
 80019c2:	601a      	str	r2, [r3, #0]
  return -1;
 80019c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <_exit>:

void _exit (int status)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff ffe7 	bl	80019b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019e2:	bf00      	nop
 80019e4:	e7fd      	b.n	80019e2 <_exit+0x12>

080019e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	e00a      	b.n	8001a0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019f8:	f3af 8000 	nop.w
 80019fc:	4601      	mov	r1, r0
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	60ba      	str	r2, [r7, #8]
 8001a04:	b2ca      	uxtb	r2, r1
 8001a06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbf0      	blt.n	80019f8 <_read+0x12>
  }

  return len;
 8001a16:	687b      	ldr	r3, [r7, #4]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	e009      	b.n	8001a46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	1c5a      	adds	r2, r3, #1
 8001a36:	60ba      	str	r2, [r7, #8]
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3301      	adds	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	697a      	ldr	r2, [r7, #20]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	dbf1      	blt.n	8001a32 <_write+0x12>
  }
  return len;
 8001a4e:	687b      	ldr	r3, [r7, #4]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <_close>:

int _close(int file)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a80:	605a      	str	r2, [r3, #4]
  return 0;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <_isatty>:

int _isatty(int file)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a98:	2301      	movs	r3, #1
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b085      	sub	sp, #20
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3714      	adds	r7, #20
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac8:	4a14      	ldr	r2, [pc, #80]	@ (8001b1c <_sbrk+0x5c>)
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <_sbrk+0x60>)
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <_sbrk+0x64>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d102      	bne.n	8001ae2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <_sbrk+0x64>)
 8001ade:	4a12      	ldr	r2, [pc, #72]	@ (8001b28 <_sbrk+0x68>)
 8001ae0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ae2:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <_sbrk+0x64>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d207      	bcs.n	8001b00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af0:	f00e fe8e 	bl	8010810 <__errno>
 8001af4:	4603      	mov	r3, r0
 8001af6:	220c      	movs	r2, #12
 8001af8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001afa:	f04f 33ff 	mov.w	r3, #4294967295
 8001afe:	e009      	b.n	8001b14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b00:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <_sbrk+0x64>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b06:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <_sbrk+0x64>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4a05      	ldr	r2, [pc, #20]	@ (8001b24 <_sbrk+0x64>)
 8001b10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b12:	68fb      	ldr	r3, [r7, #12]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20020000 	.word	0x20020000
 8001b20:	00000400 	.word	0x00000400
 8001b24:	20000568 	.word	0x20000568
 8001b28:	20009508 	.word	0x20009508

08001b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b30:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <SystemInit+0x20>)
 8001b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b36:	4a05      	ldr	r2, [pc, #20]	@ (8001b4c <SystemInit+0x20>)
 8001b38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
 ldr   sp, =_estack     /* set stack pointer */
 8001b50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b54:	f7ff ffea 	bl	8001b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b5a:	490d      	ldr	r1, [pc, #52]	@ (8001b90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b60:	e002      	b.n	8001b68 <LoopCopyDataInit>

08001b62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b66:	3304      	adds	r3, #4

08001b68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b6c:	d3f9      	bcc.n	8001b62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b70:	4c0a      	ldr	r4, [pc, #40]	@ (8001b9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b74:	e001      	b.n	8001b7a <LoopFillZerobss>

08001b76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b78:	3204      	adds	r2, #4

08001b7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b7c:	d3fb      	bcc.n	8001b76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b7e:	f00e fe4d 	bl	801081c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b82:	f7ff f90b 	bl	8000d9c <main>
  bx  lr    
 8001b86:	4770      	bx	lr
 ldr   sp, =_estack     /* set stack pointer */
 8001b88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b90:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001b94:	08011610 	.word	0x08011610
  ldr r2, =_sbss
 8001b98:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8001b9c:	20009504 	.word	0x20009504

08001ba0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba0:	e7fe      	b.n	8001ba0 <ADC_IRQHandler>
	...

08001ba4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <HAL_Init+0x40>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a0d      	ldr	r2, [pc, #52]	@ (8001be4 <HAL_Init+0x40>)
 8001bae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <HAL_Init+0x40>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <HAL_Init+0x40>)
 8001bba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <HAL_Init+0x40>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a07      	ldr	r2, [pc, #28]	@ (8001be4 <HAL_Init+0x40>)
 8001bc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bcc:	2003      	movs	r0, #3
 8001bce:	f000 f965 	bl	8001e9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd2:	200f      	movs	r0, #15
 8001bd4:	f000 f808 	bl	8001be8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd8:	f7ff fb2c 	bl	8001234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40023c00 	.word	0x40023c00

08001be8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bf0:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <HAL_InitTick+0x54>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4b12      	ldr	r3, [pc, #72]	@ (8001c40 <HAL_InitTick+0x58>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f000 f981 	bl	8001f0e <HAL_SYSTICK_Config>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00e      	b.n	8001c34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2b0f      	cmp	r3, #15
 8001c1a:	d80a      	bhi.n	8001c32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	f000 f945 	bl	8001eb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c28:	4a06      	ldr	r2, [pc, #24]	@ (8001c44 <HAL_InitTick+0x5c>)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	e000      	b.n	8001c34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000000 	.word	0x20000000
 8001c40:	20000008 	.word	0x20000008
 8001c44:	20000004 	.word	0x20000004

08001c48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_IncTick+0x20>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	461a      	mov	r2, r3
 8001c52:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <HAL_IncTick+0x24>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4413      	add	r3, r2
 8001c58:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <HAL_IncTick+0x24>)
 8001c5a:	6013      	str	r3, [r2, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000008 	.word	0x20000008
 8001c6c:	2000056c 	.word	0x2000056c

08001c70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return uwTick;
 8001c74:	4b03      	ldr	r3, [pc, #12]	@ (8001c84 <HAL_GetTick+0x14>)
 8001c76:	681b      	ldr	r3, [r3, #0]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	2000056c 	.word	0x2000056c

08001c88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c90:	f7ff ffee 	bl	8001c70 <HAL_GetTick>
 8001c94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca0:	d005      	beq.n	8001cae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ccc <HAL_Delay+0x44>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4413      	add	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cae:	bf00      	nop
 8001cb0:	f7ff ffde 	bl	8001c70 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d8f7      	bhi.n	8001cb0 <HAL_Delay+0x28>
  {
  }
}
 8001cc0:	bf00      	nop
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000008 	.word	0x20000008

08001cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d02:	4a04      	ldr	r2, [pc, #16]	@ (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	60d3      	str	r3, [r2, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <__NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db0b      	blt.n	8001d5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	4907      	ldr	r1, [pc, #28]	@ (8001d6c <__NVIC_EnableIRQ+0x38>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2001      	movs	r0, #1
 8001d56:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000e100 	.word	0xe000e100

08001d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	db0a      	blt.n	8001d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	490c      	ldr	r1, [pc, #48]	@ (8001dbc <__NVIC_SetPriority+0x4c>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	0112      	lsls	r2, r2, #4
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	440b      	add	r3, r1
 8001d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d98:	e00a      	b.n	8001db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4908      	ldr	r1, [pc, #32]	@ (8001dc0 <__NVIC_SetPriority+0x50>)
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	3b04      	subs	r3, #4
 8001da8:	0112      	lsls	r2, r2, #4
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	440b      	add	r3, r1
 8001dae:	761a      	strb	r2, [r3, #24]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	e000e100 	.word	0xe000e100
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b089      	sub	sp, #36	@ 0x24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f1c3 0307 	rsb	r3, r3, #7
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	bf28      	it	cs
 8001de2:	2304      	movcs	r3, #4
 8001de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2b06      	cmp	r3, #6
 8001dec:	d902      	bls.n	8001df4 <NVIC_EncodePriority+0x30>
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3b03      	subs	r3, #3
 8001df2:	e000      	b.n	8001df6 <NVIC_EncodePriority+0x32>
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43da      	mvns	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	401a      	ands	r2, r3
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa01 f303 	lsl.w	r3, r1, r3
 8001e16:	43d9      	mvns	r1, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	4313      	orrs	r3, r2
         );
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3724      	adds	r7, #36	@ 0x24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001e30:	f3bf 8f4f 	dsb	sy
}
 8001e34:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <__NVIC_SystemReset+0x24>)
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001e3e:	4904      	ldr	r1, [pc, #16]	@ (8001e50 <__NVIC_SystemReset+0x24>)
 8001e40:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <__NVIC_SystemReset+0x28>)
 8001e42:	4313      	orrs	r3, r2
 8001e44:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e46:	f3bf 8f4f 	dsb	sy
}
 8001e4a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001e4c:	bf00      	nop
 8001e4e:	e7fd      	b.n	8001e4c <__NVIC_SystemReset+0x20>
 8001e50:	e000ed00 	.word	0xe000ed00
 8001e54:	05fa0004 	.word	0x05fa0004

08001e58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3b01      	subs	r3, #1
 8001e64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e68:	d301      	bcc.n	8001e6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e00f      	b.n	8001e8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e98 <SysTick_Config+0x40>)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e76:	210f      	movs	r1, #15
 8001e78:	f04f 30ff 	mov.w	r0, #4294967295
 8001e7c:	f7ff ff78 	bl	8001d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e80:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <SysTick_Config+0x40>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e86:	4b04      	ldr	r3, [pc, #16]	@ (8001e98 <SysTick_Config+0x40>)
 8001e88:	2207      	movs	r2, #7
 8001e8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	e000e010 	.word	0xe000e010

08001e9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f7ff ff13 	bl	8001cd0 <__NVIC_SetPriorityGrouping>
}
 8001eaa:	bf00      	nop
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b086      	sub	sp, #24
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	4603      	mov	r3, r0
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	607a      	str	r2, [r7, #4]
 8001ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ec4:	f7ff ff28 	bl	8001d18 <__NVIC_GetPriorityGrouping>
 8001ec8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	68b9      	ldr	r1, [r7, #8]
 8001ece:	6978      	ldr	r0, [r7, #20]
 8001ed0:	f7ff ff78 	bl	8001dc4 <NVIC_EncodePriority>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eda:	4611      	mov	r1, r2
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff ff47 	bl	8001d70 <__NVIC_SetPriority>
}
 8001ee2:	bf00      	nop
 8001ee4:	3718      	adds	r7, #24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff ff1b 	bl	8001d34 <__NVIC_EnableIRQ>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001f0a:	f7ff ff8f 	bl	8001e2c <__NVIC_SystemReset>

08001f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff ff9e 	bl	8001e58 <SysTick_Config>
 8001f1c:	4603      	mov	r3, r0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff fe9c 	bl	8001c70 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d101      	bne.n	8001f44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e099      	b.n	8002078 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2202      	movs	r2, #2
 8001f48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 0201 	bic.w	r2, r2, #1
 8001f62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f64:	e00f      	b.n	8001f86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f66:	f7ff fe83 	bl	8001c70 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b05      	cmp	r3, #5
 8001f72:	d908      	bls.n	8001f86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2220      	movs	r2, #32
 8001f78:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2203      	movs	r2, #3
 8001f7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e078      	b.n	8002078 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1e8      	bne.n	8001f66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	4b38      	ldr	r3, [pc, #224]	@ (8002080 <HAL_DMA_Init+0x158>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d107      	bne.n	8001ff0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f023 0307 	bic.w	r3, r3, #7
 8002006:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200c:	697a      	ldr	r2, [r7, #20]
 800200e:	4313      	orrs	r3, r2
 8002010:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002016:	2b04      	cmp	r3, #4
 8002018:	d117      	bne.n	800204a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	4313      	orrs	r3, r2
 8002022:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00e      	beq.n	800204a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 fb01 	bl	8002634 <DMA_CheckFifoParam>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d008      	beq.n	800204a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2240      	movs	r2, #64	@ 0x40
 800203c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002046:	2301      	movs	r3, #1
 8002048:	e016      	b.n	8002078 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 fab8 	bl	80025c8 <DMA_CalcBaseAndBitshift>
 8002058:	4603      	mov	r3, r0
 800205a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002060:	223f      	movs	r2, #63	@ 0x3f
 8002062:	409a      	lsls	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	f010803f 	.word	0xf010803f

08002084 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002092:	2300      	movs	r3, #0
 8002094:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800209a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d101      	bne.n	80020aa <HAL_DMA_Start_IT+0x26>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e040      	b.n	800212c <HAL_DMA_Start_IT+0xa8>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2201      	movs	r2, #1
 80020ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d12f      	bne.n	800211e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2202      	movs	r2, #2
 80020c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	68b9      	ldr	r1, [r7, #8]
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f000 fa4a 	bl	800256c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020dc:	223f      	movs	r2, #63	@ 0x3f
 80020de:	409a      	lsls	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f042 0216 	orr.w	r2, r2, #22
 80020f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d007      	beq.n	800210c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0208 	orr.w	r2, r2, #8
 800210a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f042 0201 	orr.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	e005      	b.n	800212a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002126:	2302      	movs	r3, #2
 8002128:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800212a:	7dfb      	ldrb	r3, [r7, #23]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002140:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002142:	f7ff fd95 	bl	8001c70 <HAL_GetTick>
 8002146:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d008      	beq.n	8002166 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2280      	movs	r2, #128	@ 0x80
 8002158:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e052      	b.n	800220c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 0216 	bic.w	r2, r2, #22
 8002174:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002184:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d103      	bne.n	8002196 <HAL_DMA_Abort+0x62>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002192:	2b00      	cmp	r3, #0
 8002194:	d007      	beq.n	80021a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 0208 	bic.w	r2, r2, #8
 80021a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0201 	bic.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021b6:	e013      	b.n	80021e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021b8:	f7ff fd5a 	bl	8001c70 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b05      	cmp	r3, #5
 80021c4:	d90c      	bls.n	80021e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2220      	movs	r2, #32
 80021ca:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2203      	movs	r2, #3
 80021d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e015      	b.n	800220c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1e4      	bne.n	80021b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f2:	223f      	movs	r2, #63	@ 0x3f
 80021f4:	409a      	lsls	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b02      	cmp	r3, #2
 8002226:	d004      	beq.n	8002232 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2280      	movs	r2, #128	@ 0x80
 800222c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e00c      	b.n	800224c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2205      	movs	r2, #5
 8002236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 0201 	bic.w	r2, r2, #1
 8002248:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002260:	2300      	movs	r3, #0
 8002262:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002264:	4b8e      	ldr	r3, [pc, #568]	@ (80024a0 <HAL_DMA_IRQHandler+0x248>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a8e      	ldr	r2, [pc, #568]	@ (80024a4 <HAL_DMA_IRQHandler+0x24c>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	0a9b      	lsrs	r3, r3, #10
 8002270:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002276:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002282:	2208      	movs	r2, #8
 8002284:	409a      	lsls	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4013      	ands	r3, r2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d01a      	beq.n	80022c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	d013      	beq.n	80022c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 0204 	bic.w	r2, r2, #4
 80022aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b0:	2208      	movs	r2, #8
 80022b2:	409a      	lsls	r2, r3
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022bc:	f043 0201 	orr.w	r2, r3, #1
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022c8:	2201      	movs	r2, #1
 80022ca:	409a      	lsls	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4013      	ands	r3, r2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d012      	beq.n	80022fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00b      	beq.n	80022fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e6:	2201      	movs	r2, #1
 80022e8:	409a      	lsls	r2, r3
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f2:	f043 0202 	orr.w	r2, r3, #2
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fe:	2204      	movs	r2, #4
 8002300:	409a      	lsls	r2, r3
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4013      	ands	r3, r2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d012      	beq.n	8002330 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00b      	beq.n	8002330 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800231c:	2204      	movs	r2, #4
 800231e:	409a      	lsls	r2, r3
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002328:	f043 0204 	orr.w	r2, r3, #4
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002334:	2210      	movs	r2, #16
 8002336:	409a      	lsls	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4013      	ands	r3, r2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d043      	beq.n	80023c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	2b00      	cmp	r3, #0
 800234c:	d03c      	beq.n	80023c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002352:	2210      	movs	r2, #16
 8002354:	409a      	lsls	r2, r3
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d018      	beq.n	800239a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d108      	bne.n	8002388 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237a:	2b00      	cmp	r3, #0
 800237c:	d024      	beq.n	80023c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	4798      	blx	r3
 8002386:	e01f      	b.n	80023c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800238c:	2b00      	cmp	r3, #0
 800238e:	d01b      	beq.n	80023c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	4798      	blx	r3
 8002398:	e016      	b.n	80023c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d107      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 0208 	bic.w	r2, r2, #8
 80023b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d003      	beq.n	80023c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023cc:	2220      	movs	r2, #32
 80023ce:	409a      	lsls	r2, r3
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4013      	ands	r3, r2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f000 808f 	beq.w	80024f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0310 	and.w	r3, r3, #16
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 8087 	beq.w	80024f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ee:	2220      	movs	r2, #32
 80023f0:	409a      	lsls	r2, r3
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b05      	cmp	r3, #5
 8002400:	d136      	bne.n	8002470 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0216 	bic.w	r2, r2, #22
 8002410:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	695a      	ldr	r2, [r3, #20]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002420:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002426:	2b00      	cmp	r3, #0
 8002428:	d103      	bne.n	8002432 <HAL_DMA_IRQHandler+0x1da>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800242e:	2b00      	cmp	r3, #0
 8002430:	d007      	beq.n	8002442 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0208 	bic.w	r2, r2, #8
 8002440:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002446:	223f      	movs	r2, #63	@ 0x3f
 8002448:	409a      	lsls	r2, r3
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002462:	2b00      	cmp	r3, #0
 8002464:	d07e      	beq.n	8002564 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	4798      	blx	r3
        }
        return;
 800246e:	e079      	b.n	8002564 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d01d      	beq.n	80024ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d10d      	bne.n	80024a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002490:	2b00      	cmp	r3, #0
 8002492:	d031      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	4798      	blx	r3
 800249c:	e02c      	b.n	80024f8 <HAL_DMA_IRQHandler+0x2a0>
 800249e:	bf00      	nop
 80024a0:	20000000 	.word	0x20000000
 80024a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d023      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	4798      	blx	r3
 80024b8:	e01e      	b.n	80024f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10f      	bne.n	80024e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0210 	bic.w	r2, r2, #16
 80024d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d003      	beq.n	80024f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d032      	beq.n	8002566 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	2b00      	cmp	r3, #0
 800250a:	d022      	beq.n	8002552 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2205      	movs	r2, #5
 8002510:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f022 0201 	bic.w	r2, r2, #1
 8002522:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	3301      	adds	r3, #1
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	429a      	cmp	r2, r3
 800252e:	d307      	bcc.n	8002540 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f2      	bne.n	8002524 <HAL_DMA_IRQHandler+0x2cc>
 800253e:	e000      	b.n	8002542 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002540:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002556:	2b00      	cmp	r3, #0
 8002558:	d005      	beq.n	8002566 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	4798      	blx	r3
 8002562:	e000      	b.n	8002566 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002564:	bf00      	nop
    }
  }
}
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
 8002578:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002588:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	2b40      	cmp	r3, #64	@ 0x40
 8002598:	d108      	bne.n	80025ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80025aa:	e007      	b.n	80025bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	60da      	str	r2, [r3, #12]
}
 80025bc:	bf00      	nop
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	3b10      	subs	r3, #16
 80025d8:	4a14      	ldr	r2, [pc, #80]	@ (800262c <DMA_CalcBaseAndBitshift+0x64>)
 80025da:	fba2 2303 	umull	r2, r3, r2, r3
 80025de:	091b      	lsrs	r3, r3, #4
 80025e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025e2:	4a13      	ldr	r2, [pc, #76]	@ (8002630 <DMA_CalcBaseAndBitshift+0x68>)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4413      	add	r3, r2
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	461a      	mov	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	d909      	bls.n	800260a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80025fe:	f023 0303 	bic.w	r3, r3, #3
 8002602:	1d1a      	adds	r2, r3, #4
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	659a      	str	r2, [r3, #88]	@ 0x58
 8002608:	e007      	b.n	800261a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002612:	f023 0303 	bic.w	r3, r3, #3
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800261e:	4618      	mov	r0, r3
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	aaaaaaab 	.word	0xaaaaaaab
 8002630:	08011420 	.word	0x08011420

08002634 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800263c:	2300      	movs	r3, #0
 800263e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002644:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d11f      	bne.n	800268e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	2b03      	cmp	r3, #3
 8002652:	d856      	bhi.n	8002702 <DMA_CheckFifoParam+0xce>
 8002654:	a201      	add	r2, pc, #4	@ (adr r2, 800265c <DMA_CheckFifoParam+0x28>)
 8002656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800265a:	bf00      	nop
 800265c:	0800266d 	.word	0x0800266d
 8002660:	0800267f 	.word	0x0800267f
 8002664:	0800266d 	.word	0x0800266d
 8002668:	08002703 	.word	0x08002703
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002670:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d046      	beq.n	8002706 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800267c:	e043      	b.n	8002706 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002682:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002686:	d140      	bne.n	800270a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800268c:	e03d      	b.n	800270a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002696:	d121      	bne.n	80026dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2b03      	cmp	r3, #3
 800269c:	d837      	bhi.n	800270e <DMA_CheckFifoParam+0xda>
 800269e:	a201      	add	r2, pc, #4	@ (adr r2, 80026a4 <DMA_CheckFifoParam+0x70>)
 80026a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a4:	080026b5 	.word	0x080026b5
 80026a8:	080026bb 	.word	0x080026bb
 80026ac:	080026b5 	.word	0x080026b5
 80026b0:	080026cd 	.word	0x080026cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	73fb      	strb	r3, [r7, #15]
      break;
 80026b8:	e030      	b.n	800271c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d025      	beq.n	8002712 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026ca:	e022      	b.n	8002712 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80026d4:	d11f      	bne.n	8002716 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026da:	e01c      	b.n	8002716 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d903      	bls.n	80026ea <DMA_CheckFifoParam+0xb6>
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	2b03      	cmp	r3, #3
 80026e6:	d003      	beq.n	80026f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80026e8:	e018      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	73fb      	strb	r3, [r7, #15]
      break;
 80026ee:	e015      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00e      	beq.n	800271a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002700:	e00b      	b.n	800271a <DMA_CheckFifoParam+0xe6>
      break;
 8002702:	bf00      	nop
 8002704:	e00a      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      break;
 8002706:	bf00      	nop
 8002708:	e008      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      break;
 800270a:	bf00      	nop
 800270c:	e006      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      break;
 800270e:	bf00      	nop
 8002710:	e004      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      break;
 8002712:	bf00      	nop
 8002714:	e002      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      break;   
 8002716:	bf00      	nop
 8002718:	e000      	b.n	800271c <DMA_CheckFifoParam+0xe8>
      break;
 800271a:	bf00      	nop
    }
  } 
  
  return status; 
 800271c:	7bfb      	ldrb	r3, [r7, #15]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop

0800272c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800273e:	4b23      	ldr	r3, [pc, #140]	@ (80027cc <HAL_FLASH_Program+0xa0>)
 8002740:	7e1b      	ldrb	r3, [r3, #24]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_FLASH_Program+0x1e>
 8002746:	2302      	movs	r3, #2
 8002748:	e03b      	b.n	80027c2 <HAL_FLASH_Program+0x96>
 800274a:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <HAL_FLASH_Program+0xa0>)
 800274c:	2201      	movs	r2, #1
 800274e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002750:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002754:	f000 f870 	bl	8002838 <FLASH_WaitForLastOperation>
 8002758:	4603      	mov	r3, r0
 800275a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800275c:	7dfb      	ldrb	r3, [r7, #23]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d12b      	bne.n	80027ba <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d105      	bne.n	8002774 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002768:	783b      	ldrb	r3, [r7, #0]
 800276a:	4619      	mov	r1, r3
 800276c:	68b8      	ldr	r0, [r7, #8]
 800276e:	f000 f91b 	bl	80029a8 <FLASH_Program_Byte>
 8002772:	e016      	b.n	80027a2 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d105      	bne.n	8002786 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800277a:	883b      	ldrh	r3, [r7, #0]
 800277c:	4619      	mov	r1, r3
 800277e:	68b8      	ldr	r0, [r7, #8]
 8002780:	f000 f8ee 	bl	8002960 <FLASH_Program_HalfWord>
 8002784:	e00d      	b.n	80027a2 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2b02      	cmp	r3, #2
 800278a:	d105      	bne.n	8002798 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	4619      	mov	r1, r3
 8002790:	68b8      	ldr	r0, [r7, #8]
 8002792:	f000 f8c3 	bl	800291c <FLASH_Program_Word>
 8002796:	e004      	b.n	80027a2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002798:	e9d7 2300 	ldrd	r2, r3, [r7]
 800279c:	68b8      	ldr	r0, [r7, #8]
 800279e:	f000 f88b 	bl	80028b8 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027a2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80027a6:	f000 f847 	bl	8002838 <FLASH_WaitForLastOperation>
 80027aa:	4603      	mov	r3, r0
 80027ac:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80027ae:	4b08      	ldr	r3, [pc, #32]	@ (80027d0 <HAL_FLASH_Program+0xa4>)
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	4a07      	ldr	r2, [pc, #28]	@ (80027d0 <HAL_FLASH_Program+0xa4>)
 80027b4:	f023 0301 	bic.w	r3, r3, #1
 80027b8:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80027ba:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <HAL_FLASH_Program+0xa0>)
 80027bc:	2200      	movs	r2, #0
 80027be:	761a      	strb	r2, [r3, #24]

  return status;
 80027c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3718      	adds	r7, #24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000570 	.word	0x20000570
 80027d0:	40023c00 	.word	0x40023c00

080027d4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80027de:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_FLASH_Unlock+0x38>)
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	da0b      	bge.n	80027fe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80027e6:	4b09      	ldr	r3, [pc, #36]	@ (800280c <HAL_FLASH_Unlock+0x38>)
 80027e8:	4a09      	ldr	r2, [pc, #36]	@ (8002810 <HAL_FLASH_Unlock+0x3c>)
 80027ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80027ec:	4b07      	ldr	r3, [pc, #28]	@ (800280c <HAL_FLASH_Unlock+0x38>)
 80027ee:	4a09      	ldr	r2, [pc, #36]	@ (8002814 <HAL_FLASH_Unlock+0x40>)
 80027f0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80027f2:	4b06      	ldr	r3, [pc, #24]	@ (800280c <HAL_FLASH_Unlock+0x38>)
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	da01      	bge.n	80027fe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80027fe:	79fb      	ldrb	r3, [r7, #7]
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40023c00 	.word	0x40023c00
 8002810:	45670123 	.word	0x45670123
 8002814:	cdef89ab 	.word	0xcdef89ab

08002818 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800281c:	4b05      	ldr	r3, [pc, #20]	@ (8002834 <HAL_FLASH_Lock+0x1c>)
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	4a04      	ldr	r2, [pc, #16]	@ (8002834 <HAL_FLASH_Lock+0x1c>)
 8002822:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002826:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	40023c00 	.word	0x40023c00

08002838 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002840:	2300      	movs	r3, #0
 8002842:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002844:	4b1a      	ldr	r3, [pc, #104]	@ (80028b0 <FLASH_WaitForLastOperation+0x78>)
 8002846:	2200      	movs	r2, #0
 8002848:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800284a:	f7ff fa11 	bl	8001c70 <HAL_GetTick>
 800284e:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002850:	e010      	b.n	8002874 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002858:	d00c      	beq.n	8002874 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d007      	beq.n	8002870 <FLASH_WaitForLastOperation+0x38>
 8002860:	f7ff fa06 	bl	8001c70 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	429a      	cmp	r2, r3
 800286e:	d201      	bcs.n	8002874 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e019      	b.n	80028a8 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002874:	4b0f      	ldr	r3, [pc, #60]	@ (80028b4 <FLASH_WaitForLastOperation+0x7c>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1e8      	bne.n	8002852 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002880:	4b0c      	ldr	r3, [pc, #48]	@ (80028b4 <FLASH_WaitForLastOperation+0x7c>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800288c:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <FLASH_WaitForLastOperation+0x7c>)
 800288e:	2201      	movs	r2, #1
 8002890:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002892:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <FLASH_WaitForLastOperation+0x7c>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800289e:	f000 f8a5 	bl	80029ec <FLASH_SetErrorCode>
    return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80028a6:	2300      	movs	r3, #0

}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000570 	.word	0x20000570
 80028b4:	40023c00 	.word	0x40023c00

080028b8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80028c4:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <FLASH_Program_DoubleWord+0x60>)
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	4a13      	ldr	r2, [pc, #76]	@ (8002918 <FLASH_Program_DoubleWord+0x60>)
 80028ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80028d0:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <FLASH_Program_DoubleWord+0x60>)
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	4a10      	ldr	r2, [pc, #64]	@ (8002918 <FLASH_Program_DoubleWord+0x60>)
 80028d6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80028da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80028dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002918 <FLASH_Program_DoubleWord+0x60>)
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002918 <FLASH_Program_DoubleWord+0x60>)
 80028e2:	f043 0301 	orr.w	r3, r3, #1
 80028e6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80028ee:	f3bf 8f6f 	isb	sy
}
 80028f2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80028f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80028f8:	f04f 0200 	mov.w	r2, #0
 80028fc:	f04f 0300 	mov.w	r3, #0
 8002900:	000a      	movs	r2, r1
 8002902:	2300      	movs	r3, #0
 8002904:	68f9      	ldr	r1, [r7, #12]
 8002906:	3104      	adds	r1, #4
 8002908:	4613      	mov	r3, r2
 800290a:	600b      	str	r3, [r1, #0]
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	40023c00 	.word	0x40023c00

0800291c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002926:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <FLASH_Program_Word+0x40>)
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	4a0c      	ldr	r2, [pc, #48]	@ (800295c <FLASH_Program_Word+0x40>)
 800292c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002930:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002932:	4b0a      	ldr	r3, [pc, #40]	@ (800295c <FLASH_Program_Word+0x40>)
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	4a09      	ldr	r2, [pc, #36]	@ (800295c <FLASH_Program_Word+0x40>)
 8002938:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800293c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800293e:	4b07      	ldr	r3, [pc, #28]	@ (800295c <FLASH_Program_Word+0x40>)
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	4a06      	ldr	r2, [pc, #24]	@ (800295c <FLASH_Program_Word+0x40>)
 8002944:	f043 0301 	orr.w	r3, r3, #1
 8002948:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	601a      	str	r2, [r3, #0]
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	40023c00 	.word	0x40023c00

08002960 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	460b      	mov	r3, r1
 800296a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800296c:	4b0d      	ldr	r3, [pc, #52]	@ (80029a4 <FLASH_Program_HalfWord+0x44>)
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	4a0c      	ldr	r2, [pc, #48]	@ (80029a4 <FLASH_Program_HalfWord+0x44>)
 8002972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002976:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002978:	4b0a      	ldr	r3, [pc, #40]	@ (80029a4 <FLASH_Program_HalfWord+0x44>)
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	4a09      	ldr	r2, [pc, #36]	@ (80029a4 <FLASH_Program_HalfWord+0x44>)
 800297e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002982:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002984:	4b07      	ldr	r3, [pc, #28]	@ (80029a4 <FLASH_Program_HalfWord+0x44>)
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	4a06      	ldr	r2, [pc, #24]	@ (80029a4 <FLASH_Program_HalfWord+0x44>)
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	887a      	ldrh	r2, [r7, #2]
 8002994:	801a      	strh	r2, [r3, #0]
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	40023c00 	.word	0x40023c00

080029a8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80029b4:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <FLASH_Program_Byte+0x40>)
 80029b6:	691b      	ldr	r3, [r3, #16]
 80029b8:	4a0b      	ldr	r2, [pc, #44]	@ (80029e8 <FLASH_Program_Byte+0x40>)
 80029ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <FLASH_Program_Byte+0x40>)
 80029c2:	4a09      	ldr	r2, [pc, #36]	@ (80029e8 <FLASH_Program_Byte+0x40>)
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80029c8:	4b07      	ldr	r3, [pc, #28]	@ (80029e8 <FLASH_Program_Byte+0x40>)
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	4a06      	ldr	r2, [pc, #24]	@ (80029e8 <FLASH_Program_Byte+0x40>)
 80029ce:	f043 0301 	orr.w	r3, r3, #1
 80029d2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	78fa      	ldrb	r2, [r7, #3]
 80029d8:	701a      	strb	r2, [r3, #0]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40023c00 	.word	0x40023c00

080029ec <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80029f0:	4b27      	ldr	r3, [pc, #156]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f003 0310 	and.w	r3, r3, #16
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d008      	beq.n	8002a0e <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80029fc:	4b25      	ldr	r3, [pc, #148]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	f043 0310 	orr.w	r3, r3, #16
 8002a04:	4a23      	ldr	r2, [pc, #140]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a06:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002a08:	4b21      	ldr	r3, [pc, #132]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a0a:	2210      	movs	r2, #16
 8002a0c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002a0e:	4b20      	ldr	r3, [pc, #128]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d008      	beq.n	8002a2c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f043 0308 	orr.w	r3, r3, #8
 8002a22:	4a1c      	ldr	r2, [pc, #112]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a24:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002a26:	4b1a      	ldr	r3, [pc, #104]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a28:	2220      	movs	r2, #32
 8002a2a:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002a2c:	4b18      	ldr	r3, [pc, #96]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d008      	beq.n	8002a4a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002a38:	4b16      	ldr	r3, [pc, #88]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a3a:	69db      	ldr	r3, [r3, #28]
 8002a3c:	f043 0304 	orr.w	r3, r3, #4
 8002a40:	4a14      	ldr	r2, [pc, #80]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a42:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002a44:	4b12      	ldr	r3, [pc, #72]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a46:	2240      	movs	r2, #64	@ 0x40
 8002a48:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002a4a:	4b11      	ldr	r3, [pc, #68]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d008      	beq.n	8002a68 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002a56:	4b0f      	ldr	r3, [pc, #60]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	f043 0302 	orr.w	r3, r3, #2
 8002a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a60:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002a62:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a64:	2280      	movs	r2, #128	@ 0x80
 8002a66:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002a68:	4b09      	ldr	r3, [pc, #36]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002a74:	4b07      	ldr	r3, [pc, #28]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	f043 0320 	orr.w	r3, r3, #32
 8002a7c:	4a05      	ldr	r2, [pc, #20]	@ (8002a94 <FLASH_SetErrorCode+0xa8>)
 8002a7e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002a80:	4b03      	ldr	r3, [pc, #12]	@ (8002a90 <FLASH_SetErrorCode+0xa4>)
 8002a82:	2202      	movs	r2, #2
 8002a84:	60da      	str	r2, [r3, #12]
  }
}
 8002a86:	bf00      	nop
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	40023c00 	.word	0x40023c00
 8002a94:	20000570 	.word	0x20000570

08002a98 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002aaa:	4b31      	ldr	r3, [pc, #196]	@ (8002b70 <HAL_FLASHEx_Erase+0xd8>)
 8002aac:	7e1b      	ldrb	r3, [r3, #24]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_FLASHEx_Erase+0x1e>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e058      	b.n	8002b68 <HAL_FLASHEx_Erase+0xd0>
 8002ab6:	4b2e      	ldr	r3, [pc, #184]	@ (8002b70 <HAL_FLASHEx_Erase+0xd8>)
 8002ab8:	2201      	movs	r2, #1
 8002aba:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002abc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002ac0:	f7ff feba 	bl	8002838 <FLASH_WaitForLastOperation>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d148      	bne.n	8002b60 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d115      	bne.n	8002b0a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	b2da      	uxtb	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4610      	mov	r0, r2
 8002aec:	f000 f844 	bl	8002b78 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002af0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002af4:	f7ff fea0 	bl	8002838 <FLASH_WaitForLastOperation>
 8002af8:	4603      	mov	r3, r0
 8002afa:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002afc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <HAL_FLASHEx_Erase+0xdc>)
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	4a1c      	ldr	r2, [pc, #112]	@ (8002b74 <HAL_FLASHEx_Erase+0xdc>)
 8002b02:	f023 0304 	bic.w	r3, r3, #4
 8002b06:	6113      	str	r3, [r2, #16]
 8002b08:	e028      	b.n	8002b5c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	60bb      	str	r3, [r7, #8]
 8002b10:	e01c      	b.n	8002b4c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	691b      	ldr	r3, [r3, #16]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	4619      	mov	r1, r3
 8002b1a:	68b8      	ldr	r0, [r7, #8]
 8002b1c:	f000 f850 	bl	8002bc0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b24:	f7ff fe88 	bl	8002838 <FLASH_WaitForLastOperation>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002b2c:	4b11      	ldr	r3, [pc, #68]	@ (8002b74 <HAL_FLASHEx_Erase+0xdc>)
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	4a10      	ldr	r2, [pc, #64]	@ (8002b74 <HAL_FLASHEx_Erase+0xdc>)
 8002b32:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002b36:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	601a      	str	r2, [r3, #0]
          break;
 8002b44:	e00a      	b.n	8002b5c <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	4413      	add	r3, r2
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d3da      	bcc.n	8002b12 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002b5c:	f000 f878 	bl	8002c50 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002b60:	4b03      	ldr	r3, [pc, #12]	@ (8002b70 <HAL_FLASHEx_Erase+0xd8>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	761a      	strb	r2, [r3, #24]

  return status;
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3710      	adds	r7, #16
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20000570 	.word	0x20000570
 8002b74:	40023c00 	.word	0x40023c00

08002b78 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	6039      	str	r1, [r7, #0]
 8002b82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002b84:	4b0d      	ldr	r3, [pc, #52]	@ (8002bbc <FLASH_MassErase+0x44>)
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	4a0c      	ldr	r2, [pc, #48]	@ (8002bbc <FLASH_MassErase+0x44>)
 8002b8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002b90:	4b0a      	ldr	r3, [pc, #40]	@ (8002bbc <FLASH_MassErase+0x44>)
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	4a09      	ldr	r2, [pc, #36]	@ (8002bbc <FLASH_MassErase+0x44>)
 8002b96:	f043 0304 	orr.w	r3, r3, #4
 8002b9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002b9c:	4b07      	ldr	r3, [pc, #28]	@ (8002bbc <FLASH_MassErase+0x44>)
 8002b9e:	691a      	ldr	r2, [r3, #16]
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	021b      	lsls	r3, r3, #8
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	4a05      	ldr	r2, [pc, #20]	@ (8002bbc <FLASH_MassErase+0x44>)
 8002ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bac:	6113      	str	r3, [r2, #16]
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40023c00 	.word	0x40023c00

08002bc0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d102      	bne.n	8002bdc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60fb      	str	r3, [r7, #12]
 8002bda:	e010      	b.n	8002bfe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002bdc:	78fb      	ldrb	r3, [r7, #3]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d103      	bne.n	8002bea <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002be2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	e009      	b.n	8002bfe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002bea:	78fb      	ldrb	r3, [r7, #3]
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d103      	bne.n	8002bf8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002bf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	e002      	b.n	8002bfe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002bf8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002bfc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002bfe:	4b13      	ldr	r3, [pc, #76]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	4a12      	ldr	r2, [pc, #72]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c08:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002c0a:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c0c:	691a      	ldr	r2, [r3, #16]
 8002c0e:	490f      	ldr	r1, [pc, #60]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002c16:	4b0d      	ldr	r3, [pc, #52]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c1c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002c20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002c22:	4b0a      	ldr	r3, [pc, #40]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c24:	691a      	ldr	r2, [r3, #16]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	4a07      	ldr	r2, [pc, #28]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c2e:	f043 0302 	orr.w	r3, r3, #2
 8002c32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002c34:	4b05      	ldr	r3, [pc, #20]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	4a04      	ldr	r2, [pc, #16]	@ (8002c4c <FLASH_Erase_Sector+0x8c>)
 8002c3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c3e:	6113      	str	r3, [r2, #16]
}
 8002c40:	bf00      	nop
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	40023c00 	.word	0x40023c00

08002c50 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002c54:	4b20      	ldr	r3, [pc, #128]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d017      	beq.n	8002c90 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002c60:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c66:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c6a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a19      	ldr	r2, [pc, #100]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c72:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c76:	6013      	str	r3, [r2, #0]
 8002c78:	4b17      	ldr	r3, [pc, #92]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a16      	ldr	r2, [pc, #88]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c7e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c82:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c84:	4b14      	ldr	r3, [pc, #80]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a13      	ldr	r2, [pc, #76]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c8e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002c90:	4b11      	ldr	r3, [pc, #68]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d017      	beq.n	8002ccc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002ca2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002ca6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002cae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002cb2:	6013      	str	r3, [r2, #0]
 8002cb4:	4b08      	ldr	r3, [pc, #32]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a07      	ldr	r2, [pc, #28]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002cba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cbe:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cc0:	4b05      	ldr	r3, [pc, #20]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a04      	ldr	r2, [pc, #16]	@ (8002cd8 <FLASH_FlushCaches+0x88>)
 8002cc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cca:	6013      	str	r3, [r2, #0]
  }
}
 8002ccc:	bf00      	nop
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	40023c00 	.word	0x40023c00

08002cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b089      	sub	sp, #36	@ 0x24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61fb      	str	r3, [r7, #28]
 8002cf6:	e16b      	b.n	8002fd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	f040 815a 	bne.w	8002fca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f003 0303 	and.w	r3, r3, #3
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d005      	beq.n	8002d2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d130      	bne.n	8002d90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	2203      	movs	r2, #3
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	4013      	ands	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d64:	2201      	movs	r2, #1
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	091b      	lsrs	r3, r3, #4
 8002d7a:	f003 0201 	and.w	r2, r3, #1
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f003 0303 	and.w	r3, r3, #3
 8002d98:	2b03      	cmp	r3, #3
 8002d9a:	d017      	beq.n	8002dcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	2203      	movs	r2, #3
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d123      	bne.n	8002e20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	08da      	lsrs	r2, r3, #3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	3208      	adds	r2, #8
 8002de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002de4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	220f      	movs	r2, #15
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	43db      	mvns	r3, r3
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	691a      	ldr	r2, [r3, #16]
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	08da      	lsrs	r2, r3, #3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3208      	adds	r2, #8
 8002e1a:	69b9      	ldr	r1, [r7, #24]
 8002e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	2203      	movs	r2, #3
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f003 0203 	and.w	r2, r3, #3
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f000 80b4 	beq.w	8002fca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	4b60      	ldr	r3, [pc, #384]	@ (8002fe8 <HAL_GPIO_Init+0x30c>)
 8002e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6a:	4a5f      	ldr	r2, [pc, #380]	@ (8002fe8 <HAL_GPIO_Init+0x30c>)
 8002e6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e70:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e72:	4b5d      	ldr	r3, [pc, #372]	@ (8002fe8 <HAL_GPIO_Init+0x30c>)
 8002e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e7e:	4a5b      	ldr	r2, [pc, #364]	@ (8002fec <HAL_GPIO_Init+0x310>)
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	089b      	lsrs	r3, r3, #2
 8002e84:	3302      	adds	r3, #2
 8002e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	220f      	movs	r2, #15
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a52      	ldr	r2, [pc, #328]	@ (8002ff0 <HAL_GPIO_Init+0x314>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d02b      	beq.n	8002f02 <HAL_GPIO_Init+0x226>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a51      	ldr	r2, [pc, #324]	@ (8002ff4 <HAL_GPIO_Init+0x318>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d025      	beq.n	8002efe <HAL_GPIO_Init+0x222>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a50      	ldr	r2, [pc, #320]	@ (8002ff8 <HAL_GPIO_Init+0x31c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d01f      	beq.n	8002efa <HAL_GPIO_Init+0x21e>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a4f      	ldr	r2, [pc, #316]	@ (8002ffc <HAL_GPIO_Init+0x320>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d019      	beq.n	8002ef6 <HAL_GPIO_Init+0x21a>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a4e      	ldr	r2, [pc, #312]	@ (8003000 <HAL_GPIO_Init+0x324>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d013      	beq.n	8002ef2 <HAL_GPIO_Init+0x216>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a4d      	ldr	r2, [pc, #308]	@ (8003004 <HAL_GPIO_Init+0x328>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d00d      	beq.n	8002eee <HAL_GPIO_Init+0x212>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a4c      	ldr	r2, [pc, #304]	@ (8003008 <HAL_GPIO_Init+0x32c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d007      	beq.n	8002eea <HAL_GPIO_Init+0x20e>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a4b      	ldr	r2, [pc, #300]	@ (800300c <HAL_GPIO_Init+0x330>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d101      	bne.n	8002ee6 <HAL_GPIO_Init+0x20a>
 8002ee2:	2307      	movs	r3, #7
 8002ee4:	e00e      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002ee6:	2308      	movs	r3, #8
 8002ee8:	e00c      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002eea:	2306      	movs	r3, #6
 8002eec:	e00a      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002eee:	2305      	movs	r3, #5
 8002ef0:	e008      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002ef2:	2304      	movs	r3, #4
 8002ef4:	e006      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e004      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e002      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <HAL_GPIO_Init+0x228>
 8002f02:	2300      	movs	r3, #0
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	f002 0203 	and.w	r2, r2, #3
 8002f0a:	0092      	lsls	r2, r2, #2
 8002f0c:	4093      	lsls	r3, r2
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f14:	4935      	ldr	r1, [pc, #212]	@ (8002fec <HAL_GPIO_Init+0x310>)
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	089b      	lsrs	r3, r3, #2
 8002f1a:	3302      	adds	r3, #2
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f22:	4b3b      	ldr	r3, [pc, #236]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f46:	4a32      	ldr	r2, [pc, #200]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f4c:	4b30      	ldr	r3, [pc, #192]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f70:	4a27      	ldr	r2, [pc, #156]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f76:	4b26      	ldr	r3, [pc, #152]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4013      	ands	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f9a:	4a1d      	ldr	r2, [pc, #116]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d003      	beq.n	8002fc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fc4:	4a12      	ldr	r2, [pc, #72]	@ (8003010 <HAL_GPIO_Init+0x334>)
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	61fb      	str	r3, [r7, #28]
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	2b0f      	cmp	r3, #15
 8002fd4:	f67f ae90 	bls.w	8002cf8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fd8:	bf00      	nop
 8002fda:	bf00      	nop
 8002fdc:	3724      	adds	r7, #36	@ 0x24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40013800 	.word	0x40013800
 8002ff0:	40020000 	.word	0x40020000
 8002ff4:	40020400 	.word	0x40020400
 8002ff8:	40020800 	.word	0x40020800
 8002ffc:	40020c00 	.word	0x40020c00
 8003000:	40021000 	.word	0x40021000
 8003004:	40021400 	.word	0x40021400
 8003008:	40021800 	.word	0x40021800
 800300c:	40021c00 	.word	0x40021c00
 8003010:	40013c00 	.word	0x40013c00

08003014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	807b      	strh	r3, [r7, #2]
 8003020:	4613      	mov	r3, r2
 8003022:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003024:	787b      	ldrb	r3, [r7, #1]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800302a:	887a      	ldrh	r2, [r7, #2]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003030:	e003      	b.n	800303a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003032:	887b      	ldrh	r3, [r7, #2]
 8003034:	041a      	lsls	r2, r3, #16
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	619a      	str	r2, [r3, #24]
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e267      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d075      	beq.n	8003152 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003066:	4b88      	ldr	r3, [pc, #544]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 030c 	and.w	r3, r3, #12
 800306e:	2b04      	cmp	r3, #4
 8003070:	d00c      	beq.n	800308c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003072:	4b85      	ldr	r3, [pc, #532]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800307a:	2b08      	cmp	r3, #8
 800307c:	d112      	bne.n	80030a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800307e:	4b82      	ldr	r3, [pc, #520]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003086:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800308a:	d10b      	bne.n	80030a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800308c:	4b7e      	ldr	r3, [pc, #504]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d05b      	beq.n	8003150 <HAL_RCC_OscConfig+0x108>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d157      	bne.n	8003150 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e242      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ac:	d106      	bne.n	80030bc <HAL_RCC_OscConfig+0x74>
 80030ae:	4b76      	ldr	r3, [pc, #472]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a75      	ldr	r2, [pc, #468]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	e01d      	b.n	80030f8 <HAL_RCC_OscConfig+0xb0>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030c4:	d10c      	bne.n	80030e0 <HAL_RCC_OscConfig+0x98>
 80030c6:	4b70      	ldr	r3, [pc, #448]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a6f      	ldr	r2, [pc, #444]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030d0:	6013      	str	r3, [r2, #0]
 80030d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a6c      	ldr	r2, [pc, #432]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	e00b      	b.n	80030f8 <HAL_RCC_OscConfig+0xb0>
 80030e0:	4b69      	ldr	r3, [pc, #420]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a68      	ldr	r2, [pc, #416]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030ea:	6013      	str	r3, [r2, #0]
 80030ec:	4b66      	ldr	r3, [pc, #408]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a65      	ldr	r2, [pc, #404]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80030f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d013      	beq.n	8003128 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003100:	f7fe fdb6 	bl	8001c70 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003108:	f7fe fdb2 	bl	8001c70 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b64      	cmp	r3, #100	@ 0x64
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e207      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800311a:	4b5b      	ldr	r3, [pc, #364]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0f0      	beq.n	8003108 <HAL_RCC_OscConfig+0xc0>
 8003126:	e014      	b.n	8003152 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7fe fda2 	bl	8001c70 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003130:	f7fe fd9e 	bl	8001c70 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b64      	cmp	r3, #100	@ 0x64
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e1f3      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003142:	4b51      	ldr	r3, [pc, #324]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1f0      	bne.n	8003130 <HAL_RCC_OscConfig+0xe8>
 800314e:	e000      	b.n	8003152 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d063      	beq.n	8003226 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800315e:	4b4a      	ldr	r3, [pc, #296]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 030c 	and.w	r3, r3, #12
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00b      	beq.n	8003182 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800316a:	4b47      	ldr	r3, [pc, #284]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003172:	2b08      	cmp	r3, #8
 8003174:	d11c      	bne.n	80031b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003176:	4b44      	ldr	r3, [pc, #272]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d116      	bne.n	80031b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003182:	4b41      	ldr	r3, [pc, #260]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d005      	beq.n	800319a <HAL_RCC_OscConfig+0x152>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d001      	beq.n	800319a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e1c7      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800319a:	4b3b      	ldr	r3, [pc, #236]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	4937      	ldr	r1, [pc, #220]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ae:	e03a      	b.n	8003226 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d020      	beq.n	80031fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031b8:	4b34      	ldr	r3, [pc, #208]	@ (800328c <HAL_RCC_OscConfig+0x244>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031be:	f7fe fd57 	bl	8001c70 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031c6:	f7fe fd53 	bl	8001c70 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e1a8      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031e4:	4b28      	ldr	r3, [pc, #160]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	4925      	ldr	r1, [pc, #148]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	600b      	str	r3, [r1, #0]
 80031f8:	e015      	b.n	8003226 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031fa:	4b24      	ldr	r3, [pc, #144]	@ (800328c <HAL_RCC_OscConfig+0x244>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003200:	f7fe fd36 	bl	8001c70 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003208:	f7fe fd32 	bl	8001c70 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e187      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800321a:	4b1b      	ldr	r3, [pc, #108]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f0      	bne.n	8003208 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0308 	and.w	r3, r3, #8
 800322e:	2b00      	cmp	r3, #0
 8003230:	d036      	beq.n	80032a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d016      	beq.n	8003268 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800323a:	4b15      	ldr	r3, [pc, #84]	@ (8003290 <HAL_RCC_OscConfig+0x248>)
 800323c:	2201      	movs	r2, #1
 800323e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003240:	f7fe fd16 	bl	8001c70 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003248:	f7fe fd12 	bl	8001c70 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e167      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800325a:	4b0b      	ldr	r3, [pc, #44]	@ (8003288 <HAL_RCC_OscConfig+0x240>)
 800325c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0f0      	beq.n	8003248 <HAL_RCC_OscConfig+0x200>
 8003266:	e01b      	b.n	80032a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003268:	4b09      	ldr	r3, [pc, #36]	@ (8003290 <HAL_RCC_OscConfig+0x248>)
 800326a:	2200      	movs	r2, #0
 800326c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800326e:	f7fe fcff 	bl	8001c70 <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003274:	e00e      	b.n	8003294 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003276:	f7fe fcfb 	bl	8001c70 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d907      	bls.n	8003294 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e150      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
 8003288:	40023800 	.word	0x40023800
 800328c:	42470000 	.word	0x42470000
 8003290:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003294:	4b88      	ldr	r3, [pc, #544]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d1ea      	bne.n	8003276 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 8097 	beq.w	80033dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ae:	2300      	movs	r3, #0
 80032b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032b2:	4b81      	ldr	r3, [pc, #516]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10f      	bne.n	80032de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	60bb      	str	r3, [r7, #8]
 80032c2:	4b7d      	ldr	r3, [pc, #500]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80032c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c6:	4a7c      	ldr	r2, [pc, #496]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80032c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80032ce:	4b7a      	ldr	r3, [pc, #488]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d6:	60bb      	str	r3, [r7, #8]
 80032d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032da:	2301      	movs	r3, #1
 80032dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032de:	4b77      	ldr	r3, [pc, #476]	@ (80034bc <HAL_RCC_OscConfig+0x474>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d118      	bne.n	800331c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ea:	4b74      	ldr	r3, [pc, #464]	@ (80034bc <HAL_RCC_OscConfig+0x474>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a73      	ldr	r2, [pc, #460]	@ (80034bc <HAL_RCC_OscConfig+0x474>)
 80032f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032f6:	f7fe fcbb 	bl	8001c70 <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032fc:	e008      	b.n	8003310 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032fe:	f7fe fcb7 	bl	8001c70 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d901      	bls.n	8003310 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e10c      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003310:	4b6a      	ldr	r3, [pc, #424]	@ (80034bc <HAL_RCC_OscConfig+0x474>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003318:	2b00      	cmp	r3, #0
 800331a:	d0f0      	beq.n	80032fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d106      	bne.n	8003332 <HAL_RCC_OscConfig+0x2ea>
 8003324:	4b64      	ldr	r3, [pc, #400]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003328:	4a63      	ldr	r2, [pc, #396]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 800332a:	f043 0301 	orr.w	r3, r3, #1
 800332e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003330:	e01c      	b.n	800336c <HAL_RCC_OscConfig+0x324>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2b05      	cmp	r3, #5
 8003338:	d10c      	bne.n	8003354 <HAL_RCC_OscConfig+0x30c>
 800333a:	4b5f      	ldr	r3, [pc, #380]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 800333c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333e:	4a5e      	ldr	r2, [pc, #376]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003340:	f043 0304 	orr.w	r3, r3, #4
 8003344:	6713      	str	r3, [r2, #112]	@ 0x70
 8003346:	4b5c      	ldr	r3, [pc, #368]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334a:	4a5b      	ldr	r2, [pc, #364]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	6713      	str	r3, [r2, #112]	@ 0x70
 8003352:	e00b      	b.n	800336c <HAL_RCC_OscConfig+0x324>
 8003354:	4b58      	ldr	r3, [pc, #352]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003358:	4a57      	ldr	r2, [pc, #348]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 800335a:	f023 0301 	bic.w	r3, r3, #1
 800335e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003360:	4b55      	ldr	r3, [pc, #340]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003364:	4a54      	ldr	r2, [pc, #336]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003366:	f023 0304 	bic.w	r3, r3, #4
 800336a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d015      	beq.n	80033a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003374:	f7fe fc7c 	bl	8001c70 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337a:	e00a      	b.n	8003392 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800337c:	f7fe fc78 	bl	8001c70 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338a:	4293      	cmp	r3, r2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e0cb      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003392:	4b49      	ldr	r3, [pc, #292]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0ee      	beq.n	800337c <HAL_RCC_OscConfig+0x334>
 800339e:	e014      	b.n	80033ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a0:	f7fe fc66 	bl	8001c70 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a6:	e00a      	b.n	80033be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a8:	f7fe fc62 	bl	8001c70 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e0b5      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033be:	4b3e      	ldr	r3, [pc, #248]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80033c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1ee      	bne.n	80033a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033ca:	7dfb      	ldrb	r3, [r7, #23]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d105      	bne.n	80033dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033d0:	4b39      	ldr	r3, [pc, #228]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80033d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d4:	4a38      	ldr	r2, [pc, #224]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80033d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f000 80a1 	beq.w	8003528 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033e6:	4b34      	ldr	r3, [pc, #208]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 030c 	and.w	r3, r3, #12
 80033ee:	2b08      	cmp	r3, #8
 80033f0:	d05c      	beq.n	80034ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d141      	bne.n	800347e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fa:	4b31      	ldr	r3, [pc, #196]	@ (80034c0 <HAL_RCC_OscConfig+0x478>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003400:	f7fe fc36 	bl	8001c70 <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003408:	f7fe fc32 	bl	8001c70 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e087      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341a:	4b27      	ldr	r3, [pc, #156]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f0      	bne.n	8003408 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69da      	ldr	r2, [r3, #28]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	431a      	orrs	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	019b      	lsls	r3, r3, #6
 8003436:	431a      	orrs	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343c:	085b      	lsrs	r3, r3, #1
 800343e:	3b01      	subs	r3, #1
 8003440:	041b      	lsls	r3, r3, #16
 8003442:	431a      	orrs	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003448:	061b      	lsls	r3, r3, #24
 800344a:	491b      	ldr	r1, [pc, #108]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 800344c:	4313      	orrs	r3, r2
 800344e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003450:	4b1b      	ldr	r3, [pc, #108]	@ (80034c0 <HAL_RCC_OscConfig+0x478>)
 8003452:	2201      	movs	r2, #1
 8003454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003456:	f7fe fc0b 	bl	8001c70 <HAL_GetTick>
 800345a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345c:	e008      	b.n	8003470 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800345e:	f7fe fc07 	bl	8001c70 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d901      	bls.n	8003470 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e05c      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003470:	4b11      	ldr	r3, [pc, #68]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d0f0      	beq.n	800345e <HAL_RCC_OscConfig+0x416>
 800347c:	e054      	b.n	8003528 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800347e:	4b10      	ldr	r3, [pc, #64]	@ (80034c0 <HAL_RCC_OscConfig+0x478>)
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003484:	f7fe fbf4 	bl	8001c70 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800348c:	f7fe fbf0 	bl	8001c70 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e045      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800349e:	4b06      	ldr	r3, [pc, #24]	@ (80034b8 <HAL_RCC_OscConfig+0x470>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f0      	bne.n	800348c <HAL_RCC_OscConfig+0x444>
 80034aa:	e03d      	b.n	8003528 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d107      	bne.n	80034c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e038      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40007000 	.word	0x40007000
 80034c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003534 <HAL_RCC_OscConfig+0x4ec>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d028      	beq.n	8003524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034dc:	429a      	cmp	r2, r3
 80034de:	d121      	bne.n	8003524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d11a      	bne.n	8003524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80034f4:	4013      	ands	r3, r2
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80034fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d111      	bne.n	8003524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800350a:	085b      	lsrs	r3, r3, #1
 800350c:	3b01      	subs	r3, #1
 800350e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003510:	429a      	cmp	r2, r3
 8003512:	d107      	bne.n	8003524 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003520:	429a      	cmp	r2, r3
 8003522:	d001      	beq.n	8003528 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3718      	adds	r7, #24
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	40023800 	.word	0x40023800

08003538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0cc      	b.n	80036e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800354c:	4b68      	ldr	r3, [pc, #416]	@ (80036f0 <HAL_RCC_ClockConfig+0x1b8>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d90c      	bls.n	8003574 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800355a:	4b65      	ldr	r3, [pc, #404]	@ (80036f0 <HAL_RCC_ClockConfig+0x1b8>)
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003562:	4b63      	ldr	r3, [pc, #396]	@ (80036f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0307 	and.w	r3, r3, #7
 800356a:	683a      	ldr	r2, [r7, #0]
 800356c:	429a      	cmp	r2, r3
 800356e:	d001      	beq.n	8003574 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e0b8      	b.n	80036e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d020      	beq.n	80035c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d005      	beq.n	8003598 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800358c:	4b59      	ldr	r3, [pc, #356]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	4a58      	ldr	r2, [pc, #352]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003592:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003596:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0308 	and.w	r3, r3, #8
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d005      	beq.n	80035b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035a4:	4b53      	ldr	r3, [pc, #332]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	4a52      	ldr	r2, [pc, #328]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80035ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b0:	4b50      	ldr	r3, [pc, #320]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	494d      	ldr	r1, [pc, #308]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d044      	beq.n	8003658 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d107      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035d6:	4b47      	ldr	r3, [pc, #284]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d119      	bne.n	8003616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e07f      	b.n	80036e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d003      	beq.n	80035f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035f2:	2b03      	cmp	r3, #3
 80035f4:	d107      	bne.n	8003606 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f6:	4b3f      	ldr	r3, [pc, #252]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d109      	bne.n	8003616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e06f      	b.n	80036e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003606:	4b3b      	ldr	r3, [pc, #236]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e067      	b.n	80036e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003616:	4b37      	ldr	r3, [pc, #220]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f023 0203 	bic.w	r2, r3, #3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	4934      	ldr	r1, [pc, #208]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003624:	4313      	orrs	r3, r2
 8003626:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003628:	f7fe fb22 	bl	8001c70 <HAL_GetTick>
 800362c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800362e:	e00a      	b.n	8003646 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003630:	f7fe fb1e 	bl	8001c70 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800363e:	4293      	cmp	r3, r2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e04f      	b.n	80036e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003646:	4b2b      	ldr	r3, [pc, #172]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 020c 	and.w	r2, r3, #12
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	429a      	cmp	r2, r3
 8003656:	d1eb      	bne.n	8003630 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003658:	4b25      	ldr	r3, [pc, #148]	@ (80036f0 <HAL_RCC_ClockConfig+0x1b8>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d20c      	bcs.n	8003680 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003666:	4b22      	ldr	r3, [pc, #136]	@ (80036f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800366e:	4b20      	ldr	r3, [pc, #128]	@ (80036f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0307 	and.w	r3, r3, #7
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	429a      	cmp	r2, r3
 800367a:	d001      	beq.n	8003680 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e032      	b.n	80036e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b00      	cmp	r3, #0
 800368a:	d008      	beq.n	800369e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800368c:	4b19      	ldr	r3, [pc, #100]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	4916      	ldr	r1, [pc, #88]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 800369a:	4313      	orrs	r3, r2
 800369c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0308 	and.w	r3, r3, #8
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d009      	beq.n	80036be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036aa:	4b12      	ldr	r3, [pc, #72]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	490e      	ldr	r1, [pc, #56]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036be:	f000 f821 	bl	8003704 <HAL_RCC_GetSysClockFreq>
 80036c2:	4602      	mov	r2, r0
 80036c4:	4b0b      	ldr	r3, [pc, #44]	@ (80036f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f003 030f 	and.w	r3, r3, #15
 80036ce:	490a      	ldr	r1, [pc, #40]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c0>)
 80036d0:	5ccb      	ldrb	r3, [r1, r3]
 80036d2:	fa22 f303 	lsr.w	r3, r2, r3
 80036d6:	4a09      	ldr	r2, [pc, #36]	@ (80036fc <HAL_RCC_ClockConfig+0x1c4>)
 80036d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80036da:	4b09      	ldr	r3, [pc, #36]	@ (8003700 <HAL_RCC_ClockConfig+0x1c8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fe fa82 	bl	8001be8 <HAL_InitTick>

  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40023c00 	.word	0x40023c00
 80036f4:	40023800 	.word	0x40023800
 80036f8:	08011408 	.word	0x08011408
 80036fc:	20000000 	.word	0x20000000
 8003700:	20000004 	.word	0x20000004

08003704 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003708:	b090      	sub	sp, #64	@ 0x40
 800370a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003718:	2300      	movs	r3, #0
 800371a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800371c:	4b59      	ldr	r3, [pc, #356]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x180>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 030c 	and.w	r3, r3, #12
 8003724:	2b08      	cmp	r3, #8
 8003726:	d00d      	beq.n	8003744 <HAL_RCC_GetSysClockFreq+0x40>
 8003728:	2b08      	cmp	r3, #8
 800372a:	f200 80a1 	bhi.w	8003870 <HAL_RCC_GetSysClockFreq+0x16c>
 800372e:	2b00      	cmp	r3, #0
 8003730:	d002      	beq.n	8003738 <HAL_RCC_GetSysClockFreq+0x34>
 8003732:	2b04      	cmp	r3, #4
 8003734:	d003      	beq.n	800373e <HAL_RCC_GetSysClockFreq+0x3a>
 8003736:	e09b      	b.n	8003870 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003738:	4b53      	ldr	r3, [pc, #332]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x184>)
 800373a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800373c:	e09b      	b.n	8003876 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800373e:	4b53      	ldr	r3, [pc, #332]	@ (800388c <HAL_RCC_GetSysClockFreq+0x188>)
 8003740:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003742:	e098      	b.n	8003876 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003744:	4b4f      	ldr	r3, [pc, #316]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x180>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800374c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800374e:	4b4d      	ldr	r3, [pc, #308]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x180>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d028      	beq.n	80037ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800375a:	4b4a      	ldr	r3, [pc, #296]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x180>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	099b      	lsrs	r3, r3, #6
 8003760:	2200      	movs	r2, #0
 8003762:	623b      	str	r3, [r7, #32]
 8003764:	627a      	str	r2, [r7, #36]	@ 0x24
 8003766:	6a3b      	ldr	r3, [r7, #32]
 8003768:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800376c:	2100      	movs	r1, #0
 800376e:	4b47      	ldr	r3, [pc, #284]	@ (800388c <HAL_RCC_GetSysClockFreq+0x188>)
 8003770:	fb03 f201 	mul.w	r2, r3, r1
 8003774:	2300      	movs	r3, #0
 8003776:	fb00 f303 	mul.w	r3, r0, r3
 800377a:	4413      	add	r3, r2
 800377c:	4a43      	ldr	r2, [pc, #268]	@ (800388c <HAL_RCC_GetSysClockFreq+0x188>)
 800377e:	fba0 1202 	umull	r1, r2, r0, r2
 8003782:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003784:	460a      	mov	r2, r1
 8003786:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003788:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800378a:	4413      	add	r3, r2
 800378c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800378e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003790:	2200      	movs	r2, #0
 8003792:	61bb      	str	r3, [r7, #24]
 8003794:	61fa      	str	r2, [r7, #28]
 8003796:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800379a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800379e:	f7fd f985 	bl	8000aac <__aeabi_uldivmod>
 80037a2:	4602      	mov	r2, r0
 80037a4:	460b      	mov	r3, r1
 80037a6:	4613      	mov	r3, r2
 80037a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037aa:	e053      	b.n	8003854 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037ac:	4b35      	ldr	r3, [pc, #212]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x180>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	099b      	lsrs	r3, r3, #6
 80037b2:	2200      	movs	r2, #0
 80037b4:	613b      	str	r3, [r7, #16]
 80037b6:	617a      	str	r2, [r7, #20]
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80037be:	f04f 0b00 	mov.w	fp, #0
 80037c2:	4652      	mov	r2, sl
 80037c4:	465b      	mov	r3, fp
 80037c6:	f04f 0000 	mov.w	r0, #0
 80037ca:	f04f 0100 	mov.w	r1, #0
 80037ce:	0159      	lsls	r1, r3, #5
 80037d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037d4:	0150      	lsls	r0, r2, #5
 80037d6:	4602      	mov	r2, r0
 80037d8:	460b      	mov	r3, r1
 80037da:	ebb2 080a 	subs.w	r8, r2, sl
 80037de:	eb63 090b 	sbc.w	r9, r3, fp
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	f04f 0300 	mov.w	r3, #0
 80037ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80037ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80037f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80037f6:	ebb2 0408 	subs.w	r4, r2, r8
 80037fa:	eb63 0509 	sbc.w	r5, r3, r9
 80037fe:	f04f 0200 	mov.w	r2, #0
 8003802:	f04f 0300 	mov.w	r3, #0
 8003806:	00eb      	lsls	r3, r5, #3
 8003808:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800380c:	00e2      	lsls	r2, r4, #3
 800380e:	4614      	mov	r4, r2
 8003810:	461d      	mov	r5, r3
 8003812:	eb14 030a 	adds.w	r3, r4, sl
 8003816:	603b      	str	r3, [r7, #0]
 8003818:	eb45 030b 	adc.w	r3, r5, fp
 800381c:	607b      	str	r3, [r7, #4]
 800381e:	f04f 0200 	mov.w	r2, #0
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	e9d7 4500 	ldrd	r4, r5, [r7]
 800382a:	4629      	mov	r1, r5
 800382c:	028b      	lsls	r3, r1, #10
 800382e:	4621      	mov	r1, r4
 8003830:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003834:	4621      	mov	r1, r4
 8003836:	028a      	lsls	r2, r1, #10
 8003838:	4610      	mov	r0, r2
 800383a:	4619      	mov	r1, r3
 800383c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800383e:	2200      	movs	r2, #0
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	60fa      	str	r2, [r7, #12]
 8003844:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003848:	f7fd f930 	bl	8000aac <__aeabi_uldivmod>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	4613      	mov	r3, r2
 8003852:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003854:	4b0b      	ldr	r3, [pc, #44]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x180>)
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	0c1b      	lsrs	r3, r3, #16
 800385a:	f003 0303 	and.w	r3, r3, #3
 800385e:	3301      	adds	r3, #1
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003864:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003868:	fbb2 f3f3 	udiv	r3, r2, r3
 800386c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800386e:	e002      	b.n	8003876 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003870:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x184>)
 8003872:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003874:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003878:	4618      	mov	r0, r3
 800387a:	3740      	adds	r7, #64	@ 0x40
 800387c:	46bd      	mov	sp, r7
 800387e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003882:	bf00      	nop
 8003884:	40023800 	.word	0x40023800
 8003888:	00f42400 	.word	0x00f42400
 800388c:	017d7840 	.word	0x017d7840

08003890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003894:	4b03      	ldr	r3, [pc, #12]	@ (80038a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003896:	681b      	ldr	r3, [r3, #0]
}
 8003898:	4618      	mov	r0, r3
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	20000000 	.word	0x20000000

080038a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038ac:	f7ff fff0 	bl	8003890 <HAL_RCC_GetHCLKFreq>
 80038b0:	4602      	mov	r2, r0
 80038b2:	4b05      	ldr	r3, [pc, #20]	@ (80038c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	0a9b      	lsrs	r3, r3, #10
 80038b8:	f003 0307 	and.w	r3, r3, #7
 80038bc:	4903      	ldr	r1, [pc, #12]	@ (80038cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80038be:	5ccb      	ldrb	r3, [r1, r3]
 80038c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40023800 	.word	0x40023800
 80038cc:	08011418 	.word	0x08011418

080038d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038d4:	f7ff ffdc 	bl	8003890 <HAL_RCC_GetHCLKFreq>
 80038d8:	4602      	mov	r2, r0
 80038da:	4b05      	ldr	r3, [pc, #20]	@ (80038f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	0b5b      	lsrs	r3, r3, #13
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	4903      	ldr	r1, [pc, #12]	@ (80038f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038e6:	5ccb      	ldrb	r3, [r1, r3]
 80038e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40023800 	.word	0x40023800
 80038f4:	08011418 	.word	0x08011418

080038f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d101      	bne.n	800390a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e07b      	b.n	8003a02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	2b00      	cmp	r3, #0
 8003910:	d108      	bne.n	8003924 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800391a:	d009      	beq.n	8003930 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	61da      	str	r2, [r3, #28]
 8003922:	e005      	b.n	8003930 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d106      	bne.n	8003950 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7fd fc9e 	bl	800128c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003966:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003978:	431a      	orrs	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	431a      	orrs	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	431a      	orrs	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039a0:	431a      	orrs	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b4:	ea42 0103 	orr.w	r1, r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	0c1b      	lsrs	r3, r3, #16
 80039ce:	f003 0104 	and.w	r1, r3, #4
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d6:	f003 0210 	and.w	r2, r3, #16
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69da      	ldr	r2, [r3, #28]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b088      	sub	sp, #32
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	60b9      	str	r1, [r7, #8]
 8003a14:	603b      	str	r3, [r7, #0]
 8003a16:	4613      	mov	r3, r2
 8003a18:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a1a:	f7fe f929 	bl	8001c70 <HAL_GetTick>
 8003a1e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a20:	88fb      	ldrh	r3, [r7, #6]
 8003a22:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d001      	beq.n	8003a34 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003a30:	2302      	movs	r3, #2
 8003a32:	e12a      	b.n	8003c8a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <HAL_SPI_Transmit+0x36>
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e122      	b.n	8003c8a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d101      	bne.n	8003a52 <HAL_SPI_Transmit+0x48>
 8003a4e:	2302      	movs	r3, #2
 8003a50:	e11b      	b.n	8003c8a <HAL_SPI_Transmit+0x280>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2203      	movs	r2, #3
 8003a5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	88fa      	ldrh	r2, [r7, #6]
 8003a72:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	88fa      	ldrh	r2, [r7, #6]
 8003a78:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003aa0:	d10f      	bne.n	8003ac2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ab0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ac0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003acc:	2b40      	cmp	r3, #64	@ 0x40
 8003ace:	d007      	beq.n	8003ae0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ade:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ae8:	d152      	bne.n	8003b90 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d002      	beq.n	8003af8 <HAL_SPI_Transmit+0xee>
 8003af2:	8b7b      	ldrh	r3, [r7, #26]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d145      	bne.n	8003b84 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afc:	881a      	ldrh	r2, [r3, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b08:	1c9a      	adds	r2, r3, #2
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b1c:	e032      	b.n	8003b84 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 0302 	and.w	r3, r3, #2
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d112      	bne.n	8003b52 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b30:	881a      	ldrh	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3c:	1c9a      	adds	r2, r3, #2
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b50:	e018      	b.n	8003b84 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b52:	f7fe f88d 	bl	8001c70 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d803      	bhi.n	8003b6a <HAL_SPI_Transmit+0x160>
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b68:	d102      	bne.n	8003b70 <HAL_SPI_Transmit+0x166>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d109      	bne.n	8003b84 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e082      	b.n	8003c8a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1c7      	bne.n	8003b1e <HAL_SPI_Transmit+0x114>
 8003b8e:	e053      	b.n	8003c38 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <HAL_SPI_Transmit+0x194>
 8003b98:	8b7b      	ldrh	r3, [r7, #26]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d147      	bne.n	8003c2e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	330c      	adds	r3, #12
 8003ba8:	7812      	ldrb	r2, [r2, #0]
 8003baa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003bc4:	e033      	b.n	8003c2e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d113      	bne.n	8003bfc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	330c      	adds	r3, #12
 8003bde:	7812      	ldrb	r2, [r2, #0]
 8003be0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be6:	1c5a      	adds	r2, r3, #1
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bfa:	e018      	b.n	8003c2e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bfc:	f7fe f838 	bl	8001c70 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	683a      	ldr	r2, [r7, #0]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d803      	bhi.n	8003c14 <HAL_SPI_Transmit+0x20a>
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c12:	d102      	bne.n	8003c1a <HAL_SPI_Transmit+0x210>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d109      	bne.n	8003c2e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e02d      	b.n	8003c8a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1c6      	bne.n	8003bc6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c38:	69fa      	ldr	r2, [r7, #28]
 8003c3a:	6839      	ldr	r1, [r7, #0]
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f001 f8d3 	bl	8004de8 <SPI_EndRxTxTransaction>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10a      	bne.n	8003c6c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c56:	2300      	movs	r3, #0
 8003c58:	617b      	str	r3, [r7, #20]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	617b      	str	r3, [r7, #20]
 8003c6a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e000      	b.n	8003c8a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003c88:	2300      	movs	r3, #0
  }
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3720      	adds	r7, #32
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b088      	sub	sp, #32
 8003c96:	af02      	add	r7, sp, #8
 8003c98:	60f8      	str	r0, [r7, #12]
 8003c9a:	60b9      	str	r1, [r7, #8]
 8003c9c:	603b      	str	r3, [r7, #0]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d001      	beq.n	8003cb2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e104      	b.n	8003ebc <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cba:	d112      	bne.n	8003ce2 <HAL_SPI_Receive+0x50>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d10e      	bne.n	8003ce2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2204      	movs	r2, #4
 8003cc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003ccc:	88fa      	ldrh	r2, [r7, #6]
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	68b9      	ldr	r1, [r7, #8]
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f8f3 	bl	8003ec4 <HAL_SPI_TransmitReceive>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	e0ec      	b.n	8003ebc <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ce2:	f7fd ffc5 	bl	8001c70 <HAL_GetTick>
 8003ce6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d002      	beq.n	8003cf4 <HAL_SPI_Receive+0x62>
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e0e1      	b.n	8003ebc <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d101      	bne.n	8003d06 <HAL_SPI_Receive+0x74>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e0da      	b.n	8003ebc <HAL_SPI_Receive+0x22a>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2204      	movs	r2, #4
 8003d12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	88fa      	ldrh	r2, [r7, #6]
 8003d26:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	88fa      	ldrh	r2, [r7, #6]
 8003d2c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d54:	d10f      	bne.n	8003d76 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d74:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d80:	2b40      	cmp	r3, #64	@ 0x40
 8003d82:	d007      	beq.n	8003d94 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d92:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d170      	bne.n	8003e7e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003d9c:	e035      	b.n	8003e0a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d115      	bne.n	8003dd8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f103 020c 	add.w	r2, r3, #12
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db8:	7812      	ldrb	r2, [r2, #0]
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc2:	1c5a      	adds	r2, r3, #1
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003dd6:	e018      	b.n	8003e0a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003dd8:	f7fd ff4a 	bl	8001c70 <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d803      	bhi.n	8003df0 <HAL_SPI_Receive+0x15e>
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dee:	d102      	bne.n	8003df6 <HAL_SPI_Receive+0x164>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d109      	bne.n	8003e0a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e058      	b.n	8003ebc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1c4      	bne.n	8003d9e <HAL_SPI_Receive+0x10c>
 8003e14:	e038      	b.n	8003e88 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d113      	bne.n	8003e4c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68da      	ldr	r2, [r3, #12]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2e:	b292      	uxth	r2, r2
 8003e30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e36:	1c9a      	adds	r2, r3, #2
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e4a:	e018      	b.n	8003e7e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e4c:	f7fd ff10 	bl	8001c70 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d803      	bhi.n	8003e64 <HAL_SPI_Receive+0x1d2>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e62:	d102      	bne.n	8003e6a <HAL_SPI_Receive+0x1d8>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d109      	bne.n	8003e7e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e01e      	b.n	8003ebc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1c6      	bne.n	8003e16 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	6839      	ldr	r1, [r7, #0]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 ff45 	bl	8004d1c <SPI_EndRxTransaction>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d001      	beq.n	8003eba <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003eba:	2300      	movs	r3, #0
  }
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3718      	adds	r7, #24
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b08a      	sub	sp, #40	@ 0x28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
 8003ed0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ed6:	f7fd fecb 	bl	8001c70 <HAL_GetTick>
 8003eda:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ee2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003eea:	887b      	ldrh	r3, [r7, #2]
 8003eec:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003eee:	7ffb      	ldrb	r3, [r7, #31]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d00c      	beq.n	8003f0e <HAL_SPI_TransmitReceive+0x4a>
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003efa:	d106      	bne.n	8003f0a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d102      	bne.n	8003f0a <HAL_SPI_TransmitReceive+0x46>
 8003f04:	7ffb      	ldrb	r3, [r7, #31]
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d001      	beq.n	8003f0e <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e17f      	b.n	800420e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d005      	beq.n	8003f20 <HAL_SPI_TransmitReceive+0x5c>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <HAL_SPI_TransmitReceive+0x5c>
 8003f1a:	887b      	ldrh	r3, [r7, #2]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e174      	b.n	800420e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d101      	bne.n	8003f32 <HAL_SPI_TransmitReceive+0x6e>
 8003f2e:	2302      	movs	r3, #2
 8003f30:	e16d      	b.n	800420e <HAL_SPI_TransmitReceive+0x34a>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d003      	beq.n	8003f4e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2205      	movs	r2, #5
 8003f4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	887a      	ldrh	r2, [r7, #2]
 8003f5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	887a      	ldrh	r2, [r7, #2]
 8003f64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	887a      	ldrh	r2, [r7, #2]
 8003f70:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	887a      	ldrh	r2, [r7, #2]
 8003f76:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f8e:	2b40      	cmp	r3, #64	@ 0x40
 8003f90:	d007      	beq.n	8003fa2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fa0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003faa:	d17e      	bne.n	80040aa <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <HAL_SPI_TransmitReceive+0xf6>
 8003fb4:	8afb      	ldrh	r3, [r7, #22]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d16c      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbe:	881a      	ldrh	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fca:	1c9a      	adds	r2, r3, #2
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fde:	e059      	b.n	8004094 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d11b      	bne.n	8004026 <HAL_SPI_TransmitReceive+0x162>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d016      	beq.n	8004026 <HAL_SPI_TransmitReceive+0x162>
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d113      	bne.n	8004026 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004002:	881a      	ldrh	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400e:	1c9a      	adds	r2, r3, #2
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004022:	2300      	movs	r3, #0
 8004024:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b01      	cmp	r3, #1
 8004032:	d119      	bne.n	8004068 <HAL_SPI_TransmitReceive+0x1a4>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004038:	b29b      	uxth	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d014      	beq.n	8004068 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004048:	b292      	uxth	r2, r2
 800404a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004050:	1c9a      	adds	r2, r3, #2
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800405a:	b29b      	uxth	r3, r3
 800405c:	3b01      	subs	r3, #1
 800405e:	b29a      	uxth	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004064:	2301      	movs	r3, #1
 8004066:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004068:	f7fd fe02 	bl	8001c70 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004074:	429a      	cmp	r2, r3
 8004076:	d80d      	bhi.n	8004094 <HAL_SPI_TransmitReceive+0x1d0>
 8004078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800407a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407e:	d009      	beq.n	8004094 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e0bc      	b.n	800420e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1a0      	bne.n	8003fe0 <HAL_SPI_TransmitReceive+0x11c>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d19b      	bne.n	8003fe0 <HAL_SPI_TransmitReceive+0x11c>
 80040a8:	e082      	b.n	80041b0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_SPI_TransmitReceive+0x1f4>
 80040b2:	8afb      	ldrh	r3, [r7, #22]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d171      	bne.n	800419c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	330c      	adds	r3, #12
 80040c2:	7812      	ldrb	r2, [r2, #0]
 80040c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3b01      	subs	r3, #1
 80040d8:	b29a      	uxth	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040de:	e05d      	b.n	800419c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d11c      	bne.n	8004128 <HAL_SPI_TransmitReceive+0x264>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d017      	beq.n	8004128 <HAL_SPI_TransmitReceive+0x264>
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d114      	bne.n	8004128 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	330c      	adds	r3, #12
 8004108:	7812      	ldrb	r2, [r2, #0]
 800410a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800411a:	b29b      	uxth	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	b29a      	uxth	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b01      	cmp	r3, #1
 8004134:	d119      	bne.n	800416a <HAL_SPI_TransmitReceive+0x2a6>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800413a:	b29b      	uxth	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d014      	beq.n	800416a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414a:	b2d2      	uxtb	r2, r2
 800414c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004152:	1c5a      	adds	r2, r3, #1
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800415c:	b29b      	uxth	r3, r3
 800415e:	3b01      	subs	r3, #1
 8004160:	b29a      	uxth	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004166:	2301      	movs	r3, #1
 8004168:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800416a:	f7fd fd81 	bl	8001c70 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004176:	429a      	cmp	r2, r3
 8004178:	d803      	bhi.n	8004182 <HAL_SPI_TransmitReceive+0x2be>
 800417a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d102      	bne.n	8004188 <HAL_SPI_TransmitReceive+0x2c4>
 8004182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004184:	2b00      	cmp	r3, #0
 8004186:	d109      	bne.n	800419c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e038      	b.n	800420e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d19c      	bne.n	80040e0 <HAL_SPI_TransmitReceive+0x21c>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d197      	bne.n	80040e0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041b0:	6a3a      	ldr	r2, [r7, #32]
 80041b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fe17 	bl	8004de8 <SPI_EndRxTxTransaction>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d008      	beq.n	80041d2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2220      	movs	r2, #32
 80041c4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e01d      	b.n	800420e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10a      	bne.n	80041f0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041da:	2300      	movs	r3, #0
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	613b      	str	r3, [r7, #16]
 80041ee:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800420c:	2300      	movs	r3, #0
  }
}
 800420e:	4618      	mov	r0, r3
 8004210:	3728      	adds	r7, #40	@ 0x28
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
	...

08004218 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	4613      	mov	r3, r2
 8004224:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d001      	beq.n	8004236 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004232:	2302      	movs	r3, #2
 8004234:	e097      	b.n	8004366 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_SPI_Transmit_DMA+0x2a>
 800423c:	88fb      	ldrh	r3, [r7, #6]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d101      	bne.n	8004246 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e08f      	b.n	8004366 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_SPI_Transmit_DMA+0x3c>
 8004250:	2302      	movs	r3, #2
 8004252:	e088      	b.n	8004366 <HAL_SPI_Transmit_DMA+0x14e>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2203      	movs	r2, #3
 8004260:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	88fa      	ldrh	r2, [r7, #6]
 8004274:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	88fa      	ldrh	r2, [r7, #6]
 800427a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042a2:	d10f      	bne.n	80042c4 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042c2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042c8:	4a29      	ldr	r2, [pc, #164]	@ (8004370 <HAL_SPI_Transmit_DMA+0x158>)
 80042ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042d0:	4a28      	ldr	r2, [pc, #160]	@ (8004374 <HAL_SPI_Transmit_DMA+0x15c>)
 80042d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042d8:	4a27      	ldr	r2, [pc, #156]	@ (8004378 <HAL_SPI_Transmit_DMA+0x160>)
 80042da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042e0:	2200      	movs	r2, #0
 80042e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ec:	4619      	mov	r1, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	330c      	adds	r3, #12
 80042f4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042fa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80042fc:	f7fd fec2 	bl	8002084 <HAL_DMA_Start_IT>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00b      	beq.n	800431e <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800430a:	f043 0210 	orr.w	r2, r3, #16
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e023      	b.n	8004366 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004328:	2b40      	cmp	r3, #64	@ 0x40
 800432a:	d007      	beq.n	800433c <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800433a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685a      	ldr	r2, [r3, #4]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0220 	orr.w	r2, r2, #32
 8004352:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0202 	orr.w	r2, r2, #2
 8004362:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	08004b51 	.word	0x08004b51
 8004374:	08004971 	.word	0x08004971
 8004378:	08004ba5 	.word	0x08004ba5

0800437c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	4613      	mov	r3, r2
 8004388:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b01      	cmp	r3, #1
 8004394:	d001      	beq.n	800439a <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8004396:	2302      	movs	r3, #2
 8004398:	e0a9      	b.n	80044ee <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d110      	bne.n	80043c4 <HAL_SPI_Receive_DMA+0x48>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043aa:	d10b      	bne.n	80043c4 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2204      	movs	r2, #4
 80043b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80043b4:	88fb      	ldrh	r3, [r7, #6]
 80043b6:	68ba      	ldr	r2, [r7, #8]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f8a2 	bl	8004504 <HAL_SPI_TransmitReceive_DMA>
 80043c0:	4603      	mov	r3, r0
 80043c2:	e094      	b.n	80044ee <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <HAL_SPI_Receive_DMA+0x54>
 80043ca:	88fb      	ldrh	r3, [r7, #6]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e08c      	b.n	80044ee <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d101      	bne.n	80043e2 <HAL_SPI_Receive_DMA+0x66>
 80043de:	2302      	movs	r3, #2
 80043e0:	e085      	b.n	80044ee <HAL_SPI_Receive_DMA+0x172>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2204      	movs	r2, #4
 80043ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	88fa      	ldrh	r2, [r7, #6]
 8004402:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	88fa      	ldrh	r2, [r7, #6]
 8004408:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800442a:	d10f      	bne.n	800444c <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800443a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800444a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004450:	4a29      	ldr	r2, [pc, #164]	@ (80044f8 <HAL_SPI_Receive_DMA+0x17c>)
 8004452:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004458:	4a28      	ldr	r2, [pc, #160]	@ (80044fc <HAL_SPI_Receive_DMA+0x180>)
 800445a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004460:	4a27      	ldr	r2, [pc, #156]	@ (8004500 <HAL_SPI_Receive_DMA+0x184>)
 8004462:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004468:	2200      	movs	r2, #0
 800446a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	330c      	adds	r3, #12
 8004476:	4619      	mov	r1, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004482:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004484:	f7fd fdfe 	bl	8002084 <HAL_DMA_Start_IT>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00b      	beq.n	80044a6 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004492:	f043 0210 	orr.w	r2, r3, #16
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e023      	b.n	80044ee <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b0:	2b40      	cmp	r3, #64	@ 0x40
 80044b2:	d007      	beq.n	80044c4 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044c2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0220 	orr.w	r2, r2, #32
 80044da:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	08004b6d 	.word	0x08004b6d
 80044fc:	08004a19 	.word	0x08004a19
 8004500:	08004ba5 	.word	0x08004ba5

08004504 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
 8004510:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004518:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004520:	7dfb      	ldrb	r3, [r7, #23]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d00c      	beq.n	8004540 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800452c:	d106      	bne.n	800453c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d102      	bne.n	800453c <HAL_SPI_TransmitReceive_DMA+0x38>
 8004536:	7dfb      	ldrb	r3, [r7, #23]
 8004538:	2b04      	cmp	r3, #4
 800453a:	d001      	beq.n	8004540 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 800453c:	2302      	movs	r3, #2
 800453e:	e0cf      	b.n	80046e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d005      	beq.n	8004552 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800454c:	887b      	ldrh	r3, [r7, #2]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e0c4      	b.n	80046e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800455c:	2b01      	cmp	r3, #1
 800455e:	d101      	bne.n	8004564 <HAL_SPI_TransmitReceive_DMA+0x60>
 8004560:	2302      	movs	r3, #2
 8004562:	e0bd      	b.n	80046e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b04      	cmp	r3, #4
 8004576:	d003      	beq.n	8004580 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2205      	movs	r2, #5
 800457c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	887a      	ldrh	r2, [r7, #2]
 8004590:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	887a      	ldrh	r2, [r7, #2]
 8004596:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	887a      	ldrh	r2, [r7, #2]
 80045a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	887a      	ldrh	r2, [r7, #2]
 80045a8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b04      	cmp	r3, #4
 80045c0:	d108      	bne.n	80045d4 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045c6:	4a48      	ldr	r2, [pc, #288]	@ (80046e8 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80045c8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ce:	4a47      	ldr	r2, [pc, #284]	@ (80046ec <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80045d0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80045d2:	e007      	b.n	80045e4 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d8:	4a45      	ldr	r2, [pc, #276]	@ (80046f0 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80045da:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e0:	4a44      	ldr	r2, [pc, #272]	@ (80046f4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80045e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e8:	4a43      	ldr	r2, [pc, #268]	@ (80046f8 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80045ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f0:	2200      	movs	r2, #0
 80045f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	330c      	adds	r3, #12
 80045fe:	4619      	mov	r1, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004604:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800460a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800460c:	f7fd fd3a 	bl	8002084 <HAL_DMA_Start_IT>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00b      	beq.n	800462e <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800461a:	f043 0210 	orr.w	r2, r3, #16
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e058      	b.n	80046e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f042 0201 	orr.w	r2, r2, #1
 800463c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004642:	2200      	movs	r2, #0
 8004644:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800464a:	2200      	movs	r2, #0
 800464c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004652:	2200      	movs	r2, #0
 8004654:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800465a:	2200      	movs	r2, #0
 800465c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004666:	4619      	mov	r1, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	330c      	adds	r3, #12
 800466e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004674:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004676:	f7fd fd05 	bl	8002084 <HAL_DMA_Start_IT>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00b      	beq.n	8004698 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004684:	f043 0210 	orr.w	r2, r3, #16
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e023      	b.n	80046e0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a2:	2b40      	cmp	r3, #64	@ 0x40
 80046a4:	d007      	beq.n	80046b6 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046b4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f042 0220 	orr.w	r2, r2, #32
 80046cc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f042 0202 	orr.w	r2, r2, #2
 80046dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3718      	adds	r7, #24
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	08004b6d 	.word	0x08004b6d
 80046ec:	08004a19 	.word	0x08004a19
 80046f0:	08004b89 	.word	0x08004b89
 80046f4:	08004ac1 	.word	0x08004ac1
 80046f8:	08004ba5 	.word	0x08004ba5

080046fc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10e      	bne.n	800473c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004724:	2b00      	cmp	r3, #0
 8004726:	d009      	beq.n	800473c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800472e:	2b00      	cmp	r3, #0
 8004730:	d004      	beq.n	800473c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	4798      	blx	r3
    return;
 800473a:	e0ce      	b.n	80048da <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d009      	beq.n	800475a <HAL_SPI_IRQHandler+0x5e>
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800474c:	2b00      	cmp	r3, #0
 800474e:	d004      	beq.n	800475a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	4798      	blx	r3
    return;
 8004758:	e0bf      	b.n	80048da <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	f003 0320 	and.w	r3, r3, #32
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10a      	bne.n	800477a <HAL_SPI_IRQHandler+0x7e>
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800476a:	2b00      	cmp	r3, #0
 800476c:	d105      	bne.n	800477a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 80b0 	beq.w	80048da <HAL_SPI_IRQHandler+0x1de>
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	f003 0320 	and.w	r3, r3, #32
 8004780:	2b00      	cmp	r3, #0
 8004782:	f000 80aa 	beq.w	80048da <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800478c:	2b00      	cmp	r3, #0
 800478e:	d023      	beq.n	80047d8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b03      	cmp	r3, #3
 800479a:	d011      	beq.n	80047c0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047a0:	f043 0204 	orr.w	r2, r3, #4
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047a8:	2300      	movs	r3, #0
 80047aa:	617b      	str	r3, [r7, #20]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	617b      	str	r3, [r7, #20]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	617b      	str	r3, [r7, #20]
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	e00b      	b.n	80047d8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047c0:	2300      	movs	r3, #0
 80047c2:	613b      	str	r3, [r7, #16]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	613b      	str	r3, [r7, #16]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	613b      	str	r3, [r7, #16]
 80047d4:	693b      	ldr	r3, [r7, #16]
        return;
 80047d6:	e080      	b.n	80048da <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	f003 0320 	and.w	r3, r3, #32
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d014      	beq.n	800480c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e6:	f043 0201 	orr.w	r2, r3, #1
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80047ee:	2300      	movs	r3, #0
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004808:	601a      	str	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00c      	beq.n	8004830 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481a:	f043 0208 	orr.w	r2, r3, #8
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004822:	2300      	movs	r3, #0
 8004824:	60bb      	str	r3, [r7, #8]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	60bb      	str	r3, [r7, #8]
 800482e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004834:	2b00      	cmp	r3, #0
 8004836:	d04f      	beq.n	80048d8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004846:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d104      	bne.n	8004864 <HAL_SPI_IRQHandler+0x168>
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	2b00      	cmp	r3, #0
 8004862:	d034      	beq.n	80048ce <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0203 	bic.w	r2, r2, #3
 8004872:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004878:	2b00      	cmp	r3, #0
 800487a:	d011      	beq.n	80048a0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004880:	4a17      	ldr	r2, [pc, #92]	@ (80048e0 <HAL_SPI_IRQHandler+0x1e4>)
 8004882:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004888:	4618      	mov	r0, r3
 800488a:	f7fd fcc3 	bl	8002214 <HAL_DMA_Abort_IT>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d005      	beq.n	80048a0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004898:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d016      	beq.n	80048d6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ac:	4a0c      	ldr	r2, [pc, #48]	@ (80048e0 <HAL_SPI_IRQHandler+0x1e4>)
 80048ae:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7fd fcad 	bl	8002214 <HAL_DMA_Abort_IT>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00a      	beq.n	80048d6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80048cc:	e003      	b.n	80048d6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f844 	bl	800495c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80048d4:	e000      	b.n	80048d8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80048d6:	bf00      	nop
    return;
 80048d8:	bf00      	nop
  }
}
 80048da:	3720      	adds	r7, #32
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	08004be5 	.word	0x08004be5

080048e4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800497e:	f7fd f977 	bl	8001c70 <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004992:	d03b      	beq.n	8004a0c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0220 	bic.w	r2, r2, #32
 80049a2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 0202 	bic.w	r2, r2, #2
 80049b2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	2164      	movs	r1, #100	@ 0x64
 80049b8:	6978      	ldr	r0, [r7, #20]
 80049ba:	f000 fa15 	bl	8004de8 <SPI_EndRxTxTransaction>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d005      	beq.n	80049d0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c8:	f043 0220 	orr.w	r2, r3, #32
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10a      	bne.n	80049ee <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049d8:	2300      	movs	r3, #0
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	60fb      	str	r3, [r7, #12]
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	2200      	movs	r2, #0
 80049f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004a04:	6978      	ldr	r0, [r7, #20]
 8004a06:	f7ff ffa9 	bl	800495c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004a0a:	e002      	b.n	8004a12 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004a0c:	6978      	ldr	r0, [r7, #20]
 8004a0e:	f7ff ff69 	bl	80048e4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a12:	3718      	adds	r7, #24
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a24:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a26:	f7fd f923 	bl	8001c70 <HAL_GetTick>
 8004a2a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a3a:	d03b      	beq.n	8004ab4 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 0220 	bic.w	r2, r2, #32
 8004a4a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10d      	bne.n	8004a70 <SPI_DMAReceiveCplt+0x58>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a5c:	d108      	bne.n	8004a70 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685a      	ldr	r2, [r3, #4]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f022 0203 	bic.w	r2, r2, #3
 8004a6c:	605a      	str	r2, [r3, #4]
 8004a6e:	e007      	b.n	8004a80 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0201 	bic.w	r2, r2, #1
 8004a7e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	2164      	movs	r1, #100	@ 0x64
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 f949 	bl	8004d1c <SPI_EndRxTransaction>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2220      	movs	r2, #32
 8004a94:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d003      	beq.n	8004ab4 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f7ff ff55 	bl	800495c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004ab2:	e002      	b.n	8004aba <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	f7ff ff1f 	bl	80048f8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004acc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ace:	f7fd f8cf 	bl	8001c70 <HAL_GetTick>
 8004ad2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ade:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ae2:	d02f      	beq.n	8004b44 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0220 	bic.w	r2, r2, #32
 8004af2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	2164      	movs	r1, #100	@ 0x64
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 f975 	bl	8004de8 <SPI_EndRxTxTransaction>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d005      	beq.n	8004b10 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b08:	f043 0220 	orr.w	r2, r3, #32
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0203 	bic.w	r2, r2, #3
 8004b1e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f7ff ff0d 	bl	800495c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b42:	e002      	b.n	8004b4a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f7ff fee1 	bl	800490c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f7ff fede 	bl	8004920 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b64:	bf00      	nop
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b78:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f7ff feda 	bl	8004934 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b80:	bf00      	nop
 8004b82:	3710      	adds	r7, #16
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b94:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f7ff fed6 	bl	8004948 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b9c:	bf00      	nop
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0203 	bic.w	r2, r2, #3
 8004bc0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc6:	f043 0210 	orr.w	r2, r3, #16
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f7ff fec0 	bl	800495c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bdc:	bf00      	nop
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f7ff feac 	bl	800495c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c04:	bf00      	nop
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b088      	sub	sp, #32
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c1c:	f7fd f828 	bl	8001c70 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c24:	1a9b      	subs	r3, r3, r2
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	4413      	add	r3, r2
 8004c2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c2c:	f7fd f820 	bl	8001c70 <HAL_GetTick>
 8004c30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c32:	4b39      	ldr	r3, [pc, #228]	@ (8004d18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	015b      	lsls	r3, r3, #5
 8004c38:	0d1b      	lsrs	r3, r3, #20
 8004c3a:	69fa      	ldr	r2, [r7, #28]
 8004c3c:	fb02 f303 	mul.w	r3, r2, r3
 8004c40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c42:	e054      	b.n	8004cee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c4a:	d050      	beq.n	8004cee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c4c:	f7fd f810 	bl	8001c70 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	69fa      	ldr	r2, [r7, #28]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d902      	bls.n	8004c62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d13d      	bne.n	8004cde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c7a:	d111      	bne.n	8004ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c84:	d004      	beq.n	8004c90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c8e:	d107      	bne.n	8004ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca8:	d10f      	bne.n	8004cca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e017      	b.n	8004d0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d101      	bne.n	8004ce8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	3b01      	subs	r3, #1
 8004cec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689a      	ldr	r2, [r3, #8]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	68ba      	ldr	r2, [r7, #8]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	bf0c      	ite	eq
 8004cfe:	2301      	moveq	r3, #1
 8004d00:	2300      	movne	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	461a      	mov	r2, r3
 8004d06:	79fb      	ldrb	r3, [r7, #7]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d19b      	bne.n	8004c44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3720      	adds	r7, #32
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	20000000 	.word	0x20000000

08004d1c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af02      	add	r7, sp, #8
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d30:	d111      	bne.n	8004d56 <SPI_EndRxTransaction+0x3a>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d3a:	d004      	beq.n	8004d46 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d44:	d107      	bne.n	8004d56 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d54:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d5e:	d12a      	bne.n	8004db6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d68:	d012      	beq.n	8004d90 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	9300      	str	r3, [sp, #0]
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	2200      	movs	r2, #0
 8004d72:	2180      	movs	r1, #128	@ 0x80
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f7ff ff49 	bl	8004c0c <SPI_WaitFlagStateUntilTimeout>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d02d      	beq.n	8004ddc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d84:	f043 0220 	orr.w	r2, r3, #32
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e026      	b.n	8004dde <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	2200      	movs	r2, #0
 8004d98:	2101      	movs	r1, #1
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f7ff ff36 	bl	8004c0c <SPI_WaitFlagStateUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d01a      	beq.n	8004ddc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004daa:	f043 0220 	orr.w	r2, r3, #32
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e013      	b.n	8004dde <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	9300      	str	r3, [sp, #0]
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	2101      	movs	r1, #1
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f7ff ff23 	bl	8004c0c <SPI_WaitFlagStateUntilTimeout>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d007      	beq.n	8004ddc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd0:	f043 0220 	orr.w	r2, r3, #32
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e000      	b.n	8004dde <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
	...

08004de8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b088      	sub	sp, #32
 8004dec:	af02      	add	r7, sp, #8
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	2102      	movs	r1, #2
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f7ff ff04 	bl	8004c0c <SPI_WaitFlagStateUntilTimeout>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d007      	beq.n	8004e1a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0e:	f043 0220 	orr.w	r2, r3, #32
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e032      	b.n	8004e80 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8004e88 <SPI_EndRxTxTransaction+0xa0>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e8c <SPI_EndRxTxTransaction+0xa4>)
 8004e20:	fba2 2303 	umull	r2, r3, r2, r3
 8004e24:	0d5b      	lsrs	r3, r3, #21
 8004e26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004e2a:	fb02 f303 	mul.w	r3, r2, r3
 8004e2e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e38:	d112      	bne.n	8004e60 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	2200      	movs	r2, #0
 8004e42:	2180      	movs	r1, #128	@ 0x80
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f7ff fee1 	bl	8004c0c <SPI_WaitFlagStateUntilTimeout>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d016      	beq.n	8004e7e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e54:	f043 0220 	orr.w	r2, r3, #32
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e00f      	b.n	8004e80 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00a      	beq.n	8004e7c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e76:	2b80      	cmp	r3, #128	@ 0x80
 8004e78:	d0f2      	beq.n	8004e60 <SPI_EndRxTxTransaction+0x78>
 8004e7a:	e000      	b.n	8004e7e <SPI_EndRxTxTransaction+0x96>
        break;
 8004e7c:	bf00      	nop
  }

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3718      	adds	r7, #24
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	20000000 	.word	0x20000000
 8004e8c:	165e9f81 	.word	0x165e9f81

08004e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e041      	b.n	8004f26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d106      	bne.n	8004ebc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7fc fbe4 	bl	8001684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3304      	adds	r3, #4
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4610      	mov	r0, r2
 8004ed0:	f000 f9c0 	bl	8005254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d001      	beq.n	8004f48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e04e      	b.n	8004fe6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68da      	ldr	r2, [r3, #12]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a23      	ldr	r2, [pc, #140]	@ (8004ff4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d022      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f72:	d01d      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1f      	ldr	r2, [pc, #124]	@ (8004ff8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d018      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1e      	ldr	r2, [pc, #120]	@ (8004ffc <HAL_TIM_Base_Start_IT+0xcc>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d013      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005000 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d00e      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a1b      	ldr	r2, [pc, #108]	@ (8005004 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d009      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a19      	ldr	r2, [pc, #100]	@ (8005008 <HAL_TIM_Base_Start_IT+0xd8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d004      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a18      	ldr	r2, [pc, #96]	@ (800500c <HAL_TIM_Base_Start_IT+0xdc>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d111      	bne.n	8004fd4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2b06      	cmp	r3, #6
 8004fc0:	d010      	beq.n	8004fe4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f042 0201 	orr.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd2:	e007      	b.n	8004fe4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0201 	orr.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	40010000 	.word	0x40010000
 8004ff8:	40000400 	.word	0x40000400
 8004ffc:	40000800 	.word	0x40000800
 8005000:	40000c00 	.word	0x40000c00
 8005004:	40010400 	.word	0x40010400
 8005008:	40014000 	.word	0x40014000
 800500c:	40001800 	.word	0x40001800

08005010 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d020      	beq.n	8005074 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01b      	beq.n	8005074 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f06f 0202 	mvn.w	r2, #2
 8005044:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2201      	movs	r2, #1
 800504a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 f8dc 	bl	8005218 <HAL_TIM_IC_CaptureCallback>
 8005060:	e005      	b.n	800506e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f8ce 	bl	8005204 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 f8df 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	2b00      	cmp	r3, #0
 800507c:	d020      	beq.n	80050c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0304 	and.w	r3, r3, #4
 8005084:	2b00      	cmp	r3, #0
 8005086:	d01b      	beq.n	80050c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0204 	mvn.w	r2, #4
 8005090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2202      	movs	r2, #2
 8005096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f8b6 	bl	8005218 <HAL_TIM_IC_CaptureCallback>
 80050ac:	e005      	b.n	80050ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f8a8 	bl	8005204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f8b9 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d020      	beq.n	800510c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f003 0308 	and.w	r3, r3, #8
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d01b      	beq.n	800510c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0208 	mvn.w	r2, #8
 80050dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2204      	movs	r2, #4
 80050e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f890 	bl	8005218 <HAL_TIM_IC_CaptureCallback>
 80050f8:	e005      	b.n	8005106 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f882 	bl	8005204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f893 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	f003 0310 	and.w	r3, r3, #16
 8005112:	2b00      	cmp	r3, #0
 8005114:	d020      	beq.n	8005158 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	2b00      	cmp	r3, #0
 800511e:	d01b      	beq.n	8005158 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f06f 0210 	mvn.w	r2, #16
 8005128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2208      	movs	r2, #8
 800512e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800513a:	2b00      	cmp	r3, #0
 800513c:	d003      	beq.n	8005146 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f86a 	bl	8005218 <HAL_TIM_IC_CaptureCallback>
 8005144:	e005      	b.n	8005152 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 f85c 	bl	8005204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 f86d 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00c      	beq.n	800517c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	d007      	beq.n	800517c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0201 	mvn.w	r2, #1
 8005174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f83a 	bl	80051f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00c      	beq.n	80051a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800518c:	2b00      	cmp	r3, #0
 800518e:	d007      	beq.n	80051a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f910 	bl	80053c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00c      	beq.n	80051c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d007      	beq.n	80051c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f83e 	bl	8005240 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f003 0320 	and.w	r3, r3, #32
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00c      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f003 0320 	and.w	r3, r3, #32
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d007      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f06f 0220 	mvn.w	r2, #32
 80051e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 f8e2 	bl	80053ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051e8:	bf00      	nop
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a46      	ldr	r2, [pc, #280]	@ (8005380 <TIM_Base_SetConfig+0x12c>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d013      	beq.n	8005294 <TIM_Base_SetConfig+0x40>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005272:	d00f      	beq.n	8005294 <TIM_Base_SetConfig+0x40>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a43      	ldr	r2, [pc, #268]	@ (8005384 <TIM_Base_SetConfig+0x130>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d00b      	beq.n	8005294 <TIM_Base_SetConfig+0x40>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a42      	ldr	r2, [pc, #264]	@ (8005388 <TIM_Base_SetConfig+0x134>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d007      	beq.n	8005294 <TIM_Base_SetConfig+0x40>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a41      	ldr	r2, [pc, #260]	@ (800538c <TIM_Base_SetConfig+0x138>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d003      	beq.n	8005294 <TIM_Base_SetConfig+0x40>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a40      	ldr	r2, [pc, #256]	@ (8005390 <TIM_Base_SetConfig+0x13c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d108      	bne.n	80052a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800529a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a35      	ldr	r2, [pc, #212]	@ (8005380 <TIM_Base_SetConfig+0x12c>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d02b      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052b4:	d027      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a32      	ldr	r2, [pc, #200]	@ (8005384 <TIM_Base_SetConfig+0x130>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d023      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a31      	ldr	r2, [pc, #196]	@ (8005388 <TIM_Base_SetConfig+0x134>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d01f      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a30      	ldr	r2, [pc, #192]	@ (800538c <TIM_Base_SetConfig+0x138>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d01b      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a2f      	ldr	r2, [pc, #188]	@ (8005390 <TIM_Base_SetConfig+0x13c>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d017      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a2e      	ldr	r2, [pc, #184]	@ (8005394 <TIM_Base_SetConfig+0x140>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d013      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a2d      	ldr	r2, [pc, #180]	@ (8005398 <TIM_Base_SetConfig+0x144>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d00f      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a2c      	ldr	r2, [pc, #176]	@ (800539c <TIM_Base_SetConfig+0x148>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d00b      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a2b      	ldr	r2, [pc, #172]	@ (80053a0 <TIM_Base_SetConfig+0x14c>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d007      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a2a      	ldr	r2, [pc, #168]	@ (80053a4 <TIM_Base_SetConfig+0x150>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d003      	beq.n	8005306 <TIM_Base_SetConfig+0xb2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a29      	ldr	r2, [pc, #164]	@ (80053a8 <TIM_Base_SetConfig+0x154>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d108      	bne.n	8005318 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800530c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4313      	orrs	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	689a      	ldr	r2, [r3, #8]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a10      	ldr	r2, [pc, #64]	@ (8005380 <TIM_Base_SetConfig+0x12c>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d003      	beq.n	800534c <TIM_Base_SetConfig+0xf8>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a12      	ldr	r2, [pc, #72]	@ (8005390 <TIM_Base_SetConfig+0x13c>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d103      	bne.n	8005354 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	691a      	ldr	r2, [r3, #16]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b01      	cmp	r3, #1
 8005364:	d105      	bne.n	8005372 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	f023 0201 	bic.w	r2, r3, #1
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	611a      	str	r2, [r3, #16]
  }
}
 8005372:	bf00      	nop
 8005374:	3714      	adds	r7, #20
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40010000 	.word	0x40010000
 8005384:	40000400 	.word	0x40000400
 8005388:	40000800 	.word	0x40000800
 800538c:	40000c00 	.word	0x40000c00
 8005390:	40010400 	.word	0x40010400
 8005394:	40014000 	.word	0x40014000
 8005398:	40014400 	.word	0x40014400
 800539c:	40014800 	.word	0x40014800
 80053a0:	40001800 	.word	0x40001800
 80053a4:	40001c00 	.word	0x40001c00
 80053a8:	40002000 	.word	0x40002000

080053ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e042      	b.n	800546c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d106      	bne.n	8005400 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f7fc f96a 	bl	80016d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2224      	movs	r2, #36	@ 0x24
 8005404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68da      	ldr	r2, [r3, #12]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005416:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 ff59 	bl	80062d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	691a      	ldr	r2, [r3, #16]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800542c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	695a      	ldr	r2, [r3, #20]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800543c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68da      	ldr	r2, [r3, #12]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800544c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2220      	movs	r2, #32
 8005458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2220      	movs	r2, #32
 8005460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3708      	adds	r7, #8
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b08a      	sub	sp, #40	@ 0x28
 8005478:	af02      	add	r7, sp, #8
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	4613      	mov	r3, r2
 8005482:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005484:	2300      	movs	r3, #0
 8005486:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b20      	cmp	r3, #32
 8005492:	d175      	bne.n	8005580 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d002      	beq.n	80054a0 <HAL_UART_Transmit+0x2c>
 800549a:	88fb      	ldrh	r3, [r7, #6]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e06e      	b.n	8005582 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2221      	movs	r2, #33	@ 0x21
 80054ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054b2:	f7fc fbdd 	bl	8001c70 <HAL_GetTick>
 80054b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	88fa      	ldrh	r2, [r7, #6]
 80054bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	88fa      	ldrh	r2, [r7, #6]
 80054c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054cc:	d108      	bne.n	80054e0 <HAL_UART_Transmit+0x6c>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d104      	bne.n	80054e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	61bb      	str	r3, [r7, #24]
 80054de:	e003      	b.n	80054e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054e4:	2300      	movs	r3, #0
 80054e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054e8:	e02e      	b.n	8005548 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	2200      	movs	r2, #0
 80054f2:	2180      	movs	r1, #128	@ 0x80
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f000 fc31 	bl	8005d5c <UART_WaitOnFlagUntilTimeout>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d005      	beq.n	800550c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e03a      	b.n	8005582 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10b      	bne.n	800552a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	881b      	ldrh	r3, [r3, #0]
 8005516:	461a      	mov	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005520:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	3302      	adds	r3, #2
 8005526:	61bb      	str	r3, [r7, #24]
 8005528:	e007      	b.n	800553a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	781a      	ldrb	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	3301      	adds	r3, #1
 8005538:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800553e:	b29b      	uxth	r3, r3
 8005540:	3b01      	subs	r3, #1
 8005542:	b29a      	uxth	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800554c:	b29b      	uxth	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1cb      	bne.n	80054ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	9300      	str	r3, [sp, #0]
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	2200      	movs	r2, #0
 800555a:	2140      	movs	r1, #64	@ 0x40
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fbfd 	bl	8005d5c <UART_WaitOnFlagUntilTimeout>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d005      	beq.n	8005574 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2220      	movs	r2, #32
 800556c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e006      	b.n	8005582 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800557c:	2300      	movs	r3, #0
 800557e:	e000      	b.n	8005582 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005580:	2302      	movs	r3, #2
  }
}
 8005582:	4618      	mov	r0, r3
 8005584:	3720      	adds	r7, #32
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b084      	sub	sp, #16
 800558e:	af00      	add	r7, sp, #0
 8005590:	60f8      	str	r0, [r7, #12]
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	4613      	mov	r3, r2
 8005596:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	2b20      	cmp	r3, #32
 80055a2:	d112      	bne.n	80055ca <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d002      	beq.n	80055b0 <HAL_UART_Receive_DMA+0x26>
 80055aa:	88fb      	ldrh	r3, [r7, #6]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d101      	bne.n	80055b4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e00b      	b.n	80055cc <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80055ba:	88fb      	ldrh	r3, [r7, #6]
 80055bc:	461a      	mov	r2, r3
 80055be:	68b9      	ldr	r1, [r7, #8]
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f000 fc25 	bl	8005e10 <UART_Start_Receive_DMA>
 80055c6:	4603      	mov	r3, r0
 80055c8:	e000      	b.n	80055cc <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80055ca:	2302      	movs	r3, #2
  }
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3710      	adds	r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b0ba      	sub	sp, #232	@ 0xe8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005600:	2300      	movs	r3, #0
 8005602:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005612:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10f      	bne.n	800563a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800561a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800561e:	f003 0320 	and.w	r3, r3, #32
 8005622:	2b00      	cmp	r3, #0
 8005624:	d009      	beq.n	800563a <HAL_UART_IRQHandler+0x66>
 8005626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 fd8d 	bl	8006152 <UART_Receive_IT>
      return;
 8005638:	e25b      	b.n	8005af2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800563a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 80de 	beq.w	8005800 <HAL_UART_IRQHandler+0x22c>
 8005644:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d106      	bne.n	800565e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005654:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 80d1 	beq.w	8005800 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800565e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <HAL_UART_IRQHandler+0xae>
 800566a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800566e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005672:	2b00      	cmp	r3, #0
 8005674:	d005      	beq.n	8005682 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567a:	f043 0201 	orr.w	r2, r3, #1
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005686:	f003 0304 	and.w	r3, r3, #4
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00b      	beq.n	80056a6 <HAL_UART_IRQHandler+0xd2>
 800568e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	d005      	beq.n	80056a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800569e:	f043 0202 	orr.w	r2, r3, #2
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80056a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056aa:	f003 0302 	and.w	r3, r3, #2
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00b      	beq.n	80056ca <HAL_UART_IRQHandler+0xf6>
 80056b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d005      	beq.n	80056ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c2:	f043 0204 	orr.w	r2, r3, #4
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80056ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d011      	beq.n	80056fa <HAL_UART_IRQHandler+0x126>
 80056d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056da:	f003 0320 	and.w	r3, r3, #32
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d105      	bne.n	80056ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80056e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d005      	beq.n	80056fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f2:	f043 0208 	orr.w	r2, r3, #8
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 81f2 	beq.w	8005ae8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005708:	f003 0320 	and.w	r3, r3, #32
 800570c:	2b00      	cmp	r3, #0
 800570e:	d008      	beq.n	8005722 <HAL_UART_IRQHandler+0x14e>
 8005710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	d002      	beq.n	8005722 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 fd18 	bl	8006152 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572c:	2b40      	cmp	r3, #64	@ 0x40
 800572e:	bf0c      	ite	eq
 8005730:	2301      	moveq	r3, #1
 8005732:	2300      	movne	r3, #0
 8005734:	b2db      	uxtb	r3, r3
 8005736:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b00      	cmp	r3, #0
 8005744:	d103      	bne.n	800574e <HAL_UART_IRQHandler+0x17a>
 8005746:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800574a:	2b00      	cmp	r3, #0
 800574c:	d04f      	beq.n	80057ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 fc20 	bl	8005f94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800575e:	2b40      	cmp	r3, #64	@ 0x40
 8005760:	d141      	bne.n	80057e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	3314      	adds	r3, #20
 8005768:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005770:	e853 3f00 	ldrex	r3, [r3]
 8005774:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005778:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800577c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005780:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3314      	adds	r3, #20
 800578a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800578e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005792:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005796:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800579a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800579e:	e841 2300 	strex	r3, r2, [r1]
 80057a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80057a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1d9      	bne.n	8005762 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d013      	beq.n	80057de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ba:	4a7e      	ldr	r2, [pc, #504]	@ (80059b4 <HAL_UART_IRQHandler+0x3e0>)
 80057bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fc fd26 	bl	8002214 <HAL_DMA_Abort_IT>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d016      	beq.n	80057fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80057d8:	4610      	mov	r0, r2
 80057da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057dc:	e00e      	b.n	80057fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f9a8 	bl	8005b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e4:	e00a      	b.n	80057fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f9a4 	bl	8005b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ec:	e006      	b.n	80057fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f9a0 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80057fa:	e175      	b.n	8005ae8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057fc:	bf00      	nop
    return;
 80057fe:	e173      	b.n	8005ae8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005804:	2b01      	cmp	r3, #1
 8005806:	f040 814f 	bne.w	8005aa8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800580a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580e:	f003 0310 	and.w	r3, r3, #16
 8005812:	2b00      	cmp	r3, #0
 8005814:	f000 8148 	beq.w	8005aa8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800581c:	f003 0310 	and.w	r3, r3, #16
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 8141 	beq.w	8005aa8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005826:	2300      	movs	r3, #0
 8005828:	60bb      	str	r3, [r7, #8]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	60bb      	str	r3, [r7, #8]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	60bb      	str	r3, [r7, #8]
 800583a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005846:	2b40      	cmp	r3, #64	@ 0x40
 8005848:	f040 80b6 	bne.w	80059b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005858:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800585c:	2b00      	cmp	r3, #0
 800585e:	f000 8145 	beq.w	8005aec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005866:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800586a:	429a      	cmp	r2, r3
 800586c:	f080 813e 	bcs.w	8005aec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005876:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005882:	f000 8088 	beq.w	8005996 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	330c      	adds	r3, #12
 800588c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800589c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	330c      	adds	r3, #12
 80058ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80058b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80058be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80058ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1d9      	bne.n	8005886 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	3314      	adds	r3, #20
 80058d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058dc:	e853 3f00 	ldrex	r3, [r3]
 80058e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80058e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058e4:	f023 0301 	bic.w	r3, r3, #1
 80058e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3314      	adds	r3, #20
 80058f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80058f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80058fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80058fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005908:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1e1      	bne.n	80058d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	3314      	adds	r3, #20
 8005914:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800591e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005924:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	3314      	adds	r3, #20
 800592e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005932:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005934:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005938:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800593a:	e841 2300 	strex	r3, r2, [r1]
 800593e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005940:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1e3      	bne.n	800590e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2220      	movs	r2, #32
 800594a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	330c      	adds	r3, #12
 800595a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005964:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005966:	f023 0310 	bic.w	r3, r3, #16
 800596a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	330c      	adds	r3, #12
 8005974:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005978:	65ba      	str	r2, [r7, #88]	@ 0x58
 800597a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800597e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005980:	e841 2300 	strex	r3, r2, [r1]
 8005984:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005986:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1e3      	bne.n	8005954 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005990:	4618      	mov	r0, r3
 8005992:	f7fc fbcf 	bl	8002134 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2202      	movs	r2, #2
 800599a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	4619      	mov	r1, r3
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f8cb 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059b2:	e09b      	b.n	8005aec <HAL_UART_IRQHandler+0x518>
 80059b4:	0800605b 	.word	0x0800605b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	f000 808e 	beq.w	8005af0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80059d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 8089 	beq.w	8005af0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	330c      	adds	r3, #12
 80059e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e8:	e853 3f00 	ldrex	r3, [r3]
 80059ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	330c      	adds	r3, #12
 80059fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005a02:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a0a:	e841 2300 	strex	r3, r2, [r1]
 8005a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1e3      	bne.n	80059de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	3314      	adds	r3, #20
 8005a1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a20:	e853 3f00 	ldrex	r3, [r3]
 8005a24:	623b      	str	r3, [r7, #32]
   return(result);
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	f023 0301 	bic.w	r3, r3, #1
 8005a2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	3314      	adds	r3, #20
 8005a36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a42:	e841 2300 	strex	r3, r2, [r1]
 8005a46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1e3      	bne.n	8005a16 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2220      	movs	r2, #32
 8005a52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	330c      	adds	r3, #12
 8005a62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	e853 3f00 	ldrex	r3, [r3]
 8005a6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f023 0310 	bic.w	r3, r3, #16
 8005a72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	330c      	adds	r3, #12
 8005a7c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005a80:	61fa      	str	r2, [r7, #28]
 8005a82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a84:	69b9      	ldr	r1, [r7, #24]
 8005a86:	69fa      	ldr	r2, [r7, #28]
 8005a88:	e841 2300 	strex	r3, r2, [r1]
 8005a8c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d1e3      	bne.n	8005a5c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2202      	movs	r2, #2
 8005a98:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f851 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005aa6:	e023      	b.n	8005af0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d009      	beq.n	8005ac8 <HAL_UART_IRQHandler+0x4f4>
 8005ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f000 fade 	bl	8006082 <UART_Transmit_IT>
    return;
 8005ac6:	e014      	b.n	8005af2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00e      	beq.n	8005af2 <HAL_UART_IRQHandler+0x51e>
 8005ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d008      	beq.n	8005af2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 fb1e 	bl	8006122 <UART_EndTransmit_IT>
    return;
 8005ae6:	e004      	b.n	8005af2 <HAL_UART_IRQHandler+0x51e>
    return;
 8005ae8:	bf00      	nop
 8005aea:	e002      	b.n	8005af2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005aec:	bf00      	nop
 8005aee:	e000      	b.n	8005af2 <HAL_UART_IRQHandler+0x51e>
      return;
 8005af0:	bf00      	nop
  }
}
 8005af2:	37e8      	adds	r7, #232	@ 0xe8
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b09c      	sub	sp, #112	@ 0x70
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d172      	bne.n	8005c62 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b7e:	2200      	movs	r2, #0
 8005b80:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	330c      	adds	r3, #12
 8005b88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b8c:	e853 3f00 	ldrex	r3, [r3]
 8005b90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	330c      	adds	r3, #12
 8005ba0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005ba2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ba4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ba8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005baa:	e841 2300 	strex	r3, r2, [r1]
 8005bae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005bb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1e5      	bne.n	8005b82 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	3314      	adds	r3, #20
 8005bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc0:	e853 3f00 	ldrex	r3, [r3]
 8005bc4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc8:	f023 0301 	bic.w	r3, r3, #1
 8005bcc:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	3314      	adds	r3, #20
 8005bd4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005bd6:	647a      	str	r2, [r7, #68]	@ 0x44
 8005bd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bde:	e841 2300 	strex	r3, r2, [r1]
 8005be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1e5      	bne.n	8005bb6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	3314      	adds	r3, #20
 8005bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c00:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	3314      	adds	r3, #20
 8005c08:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005c0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e5      	bne.n	8005bea <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005c1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c20:	2220      	movs	r2, #32
 8005c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d119      	bne.n	8005c62 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	330c      	adds	r3, #12
 8005c34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	e853 3f00 	ldrex	r3, [r3]
 8005c3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f023 0310 	bic.w	r3, r3, #16
 8005c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	330c      	adds	r3, #12
 8005c4c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005c4e:	61fa      	str	r2, [r7, #28]
 8005c50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c52:	69b9      	ldr	r1, [r7, #24]
 8005c54:	69fa      	ldr	r2, [r7, #28]
 8005c56:	e841 2300 	strex	r3, r2, [r1]
 8005c5a:	617b      	str	r3, [r7, #20]
   return(result);
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1e5      	bne.n	8005c2e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c64:	2200      	movs	r2, #0
 8005c66:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d106      	bne.n	8005c7e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c74:	4619      	mov	r1, r3
 8005c76:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005c78:	f7ff ff66 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c7c:	e002      	b.n	8005c84 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005c7e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005c80:	f7ff ff44 	bl	8005b0c <HAL_UART_RxCpltCallback>
}
 8005c84:	bf00      	nop
 8005c86:	3770      	adds	r7, #112	@ 0x70
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c98:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d108      	bne.n	8005cba <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005cac:	085b      	lsrs	r3, r3, #1
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f7ff ff48 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005cb8:	e002      	b.n	8005cc0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f7ff ff30 	bl	8005b20 <HAL_UART_RxHalfCpltCallback>
}
 8005cc0:	bf00      	nop
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	695b      	ldr	r3, [r3, #20]
 8005ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ce4:	2b80      	cmp	r3, #128	@ 0x80
 8005ce6:	bf0c      	ite	eq
 8005ce8:	2301      	moveq	r3, #1
 8005cea:	2300      	movne	r3, #0
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b21      	cmp	r3, #33	@ 0x21
 8005cfa:	d108      	bne.n	8005d0e <UART_DMAError+0x46>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d005      	beq.n	8005d0e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	2200      	movs	r2, #0
 8005d06:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005d08:	68b8      	ldr	r0, [r7, #8]
 8005d0a:	f000 f91b 	bl	8005f44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	695b      	ldr	r3, [r3, #20]
 8005d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d18:	2b40      	cmp	r3, #64	@ 0x40
 8005d1a:	bf0c      	ite	eq
 8005d1c:	2301      	moveq	r3, #1
 8005d1e:	2300      	movne	r3, #0
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b22      	cmp	r3, #34	@ 0x22
 8005d2e:	d108      	bne.n	8005d42 <UART_DMAError+0x7a>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d005      	beq.n	8005d42 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005d3c:	68b8      	ldr	r0, [r7, #8]
 8005d3e:	f000 f929 	bl	8005f94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d46:	f043 0210 	orr.w	r2, r3, #16
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d4e:	68b8      	ldr	r0, [r7, #8]
 8005d50:	f7ff fef0 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d54:	bf00      	nop
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d6c:	e03b      	b.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d6e:	6a3b      	ldr	r3, [r7, #32]
 8005d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d74:	d037      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d76:	f7fb ff7b 	bl	8001c70 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	6a3a      	ldr	r2, [r7, #32]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d302      	bcc.n	8005d8c <UART_WaitOnFlagUntilTimeout+0x30>
 8005d86:	6a3b      	ldr	r3, [r7, #32]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d101      	bne.n	8005d90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e03a      	b.n	8005e06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	f003 0304 	and.w	r3, r3, #4
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d023      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	2b80      	cmp	r3, #128	@ 0x80
 8005da2:	d020      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2b40      	cmp	r3, #64	@ 0x40
 8005da8:	d01d      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0308 	and.w	r3, r3, #8
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d116      	bne.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005db8:	2300      	movs	r3, #0
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	617b      	str	r3, [r7, #20]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	617b      	str	r3, [r7, #20]
 8005dcc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f000 f8e0 	bl	8005f94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2208      	movs	r2, #8
 8005dd8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e00f      	b.n	8005e06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	4013      	ands	r3, r2
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	bf0c      	ite	eq
 8005df6:	2301      	moveq	r3, #1
 8005df8:	2300      	movne	r3, #0
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	79fb      	ldrb	r3, [r7, #7]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d0b4      	beq.n	8005d6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b098      	sub	sp, #96	@ 0x60
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	88fa      	ldrh	r2, [r7, #6]
 8005e28:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2222      	movs	r2, #34	@ 0x22
 8005e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	4a3e      	ldr	r2, [pc, #248]	@ (8005f38 <UART_Start_Receive_DMA+0x128>)
 8005e3e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e44:	4a3d      	ldr	r2, [pc, #244]	@ (8005f3c <UART_Start_Receive_DMA+0x12c>)
 8005e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e4c:	4a3c      	ldr	r2, [pc, #240]	@ (8005f40 <UART_Start_Receive_DMA+0x130>)
 8005e4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e54:	2200      	movs	r2, #0
 8005e56:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005e58:	f107 0308 	add.w	r3, r7, #8
 8005e5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4619      	mov	r1, r3
 8005e6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	88fb      	ldrh	r3, [r7, #6]
 8005e70:	f7fc f908 	bl	8002084 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005e74:	2300      	movs	r3, #0
 8005e76:	613b      	str	r3, [r7, #16]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	613b      	str	r3, [r7, #16]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	613b      	str	r3, [r7, #16]
 8005e88:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d019      	beq.n	8005ec6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	330c      	adds	r3, #12
 8005e98:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e9c:	e853 3f00 	ldrex	r3, [r3]
 8005ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ea8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	330c      	adds	r3, #12
 8005eb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005eb2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005eb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005eba:	e841 2300 	strex	r3, r2, [r1]
 8005ebe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005ec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d1e5      	bne.n	8005e92 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	3314      	adds	r3, #20
 8005ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed0:	e853 3f00 	ldrex	r3, [r3]
 8005ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed8:	f043 0301 	orr.w	r3, r3, #1
 8005edc:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	3314      	adds	r3, #20
 8005ee4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ee6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005ee8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005eec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005eee:	e841 2300 	strex	r3, r2, [r1]
 8005ef2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1e5      	bne.n	8005ec6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	3314      	adds	r3, #20
 8005f00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	e853 3f00 	ldrex	r3, [r3]
 8005f08:	617b      	str	r3, [r7, #20]
   return(result);
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f10:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	3314      	adds	r3, #20
 8005f18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005f1a:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1e:	6a39      	ldr	r1, [r7, #32]
 8005f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f22:	e841 2300 	strex	r3, r2, [r1]
 8005f26:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1e5      	bne.n	8005efa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3760      	adds	r7, #96	@ 0x60
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	08005b61 	.word	0x08005b61
 8005f3c:	08005c8d 	.word	0x08005c8d
 8005f40:	08005cc9 	.word	0x08005cc9

08005f44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b089      	sub	sp, #36	@ 0x24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	330c      	adds	r3, #12
 8005f52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	e853 3f00 	ldrex	r3, [r3]
 8005f5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005f62:	61fb      	str	r3, [r7, #28]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	330c      	adds	r3, #12
 8005f6a:	69fa      	ldr	r2, [r7, #28]
 8005f6c:	61ba      	str	r2, [r7, #24]
 8005f6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f70:	6979      	ldr	r1, [r7, #20]
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	e841 2300 	strex	r3, r2, [r1]
 8005f78:	613b      	str	r3, [r7, #16]
   return(result);
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d1e5      	bne.n	8005f4c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005f88:	bf00      	nop
 8005f8a:	3724      	adds	r7, #36	@ 0x24
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b095      	sub	sp, #84	@ 0x54
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	330c      	adds	r3, #12
 8005fa2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa6:	e853 3f00 	ldrex	r3, [r3]
 8005faa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	330c      	adds	r3, #12
 8005fba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005fbc:	643a      	str	r2, [r7, #64]	@ 0x40
 8005fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fc4:	e841 2300 	strex	r3, r2, [r1]
 8005fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1e5      	bne.n	8005f9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	3314      	adds	r3, #20
 8005fd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd8:	6a3b      	ldr	r3, [r7, #32]
 8005fda:	e853 3f00 	ldrex	r3, [r3]
 8005fde:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	f023 0301 	bic.w	r3, r3, #1
 8005fe6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	3314      	adds	r3, #20
 8005fee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ff0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ff6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ff8:	e841 2300 	strex	r3, r2, [r1]
 8005ffc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1e5      	bne.n	8005fd0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006008:	2b01      	cmp	r3, #1
 800600a:	d119      	bne.n	8006040 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	330c      	adds	r3, #12
 8006012:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	e853 3f00 	ldrex	r3, [r3]
 800601a:	60bb      	str	r3, [r7, #8]
   return(result);
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f023 0310 	bic.w	r3, r3, #16
 8006022:	647b      	str	r3, [r7, #68]	@ 0x44
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	330c      	adds	r3, #12
 800602a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800602c:	61ba      	str	r2, [r7, #24]
 800602e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006030:	6979      	ldr	r1, [r7, #20]
 8006032:	69ba      	ldr	r2, [r7, #24]
 8006034:	e841 2300 	strex	r3, r2, [r1]
 8006038:	613b      	str	r3, [r7, #16]
   return(result);
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1e5      	bne.n	800600c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2220      	movs	r2, #32
 8006044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2200      	movs	r2, #0
 800604c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800604e:	bf00      	nop
 8006050:	3754      	adds	r7, #84	@ 0x54
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b084      	sub	sp, #16
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006066:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f7ff fd5d 	bl	8005b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800607a:	bf00      	nop
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006082:	b480      	push	{r7}
 8006084:	b085      	sub	sp, #20
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b21      	cmp	r3, #33	@ 0x21
 8006094:	d13e      	bne.n	8006114 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609e:	d114      	bne.n	80060ca <UART_Transmit_IT+0x48>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d110      	bne.n	80060ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	881b      	ldrh	r3, [r3, #0]
 80060b2:	461a      	mov	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	1c9a      	adds	r2, r3, #2
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	621a      	str	r2, [r3, #32]
 80060c8:	e008      	b.n	80060dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	1c59      	adds	r1, r3, #1
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6211      	str	r1, [r2, #32]
 80060d4:	781a      	ldrb	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	3b01      	subs	r3, #1
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	4619      	mov	r1, r3
 80060ea:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10f      	bne.n	8006110 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68da      	ldr	r2, [r3, #12]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68da      	ldr	r2, [r3, #12]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800610e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	e000      	b.n	8006116 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006114:	2302      	movs	r3, #2
  }
}
 8006116:	4618      	mov	r0, r3
 8006118:	3714      	adds	r7, #20
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr

08006122 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b082      	sub	sp, #8
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68da      	ldr	r2, [r3, #12]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006138:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f7ff fcd8 	bl	8005af8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}

08006152 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b08c      	sub	sp, #48	@ 0x30
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b22      	cmp	r3, #34	@ 0x22
 8006164:	f040 80ae 	bne.w	80062c4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006170:	d117      	bne.n	80061a2 <UART_Receive_IT+0x50>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d113      	bne.n	80061a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800617a:	2300      	movs	r3, #0
 800617c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006182:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	b29b      	uxth	r3, r3
 800618c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006190:	b29a      	uxth	r2, r3
 8006192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006194:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619a:	1c9a      	adds	r2, r3, #2
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	629a      	str	r2, [r3, #40]	@ 0x28
 80061a0:	e026      	b.n	80061f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80061a8:	2300      	movs	r3, #0
 80061aa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061b4:	d007      	beq.n	80061c6 <UART_Receive_IT+0x74>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10a      	bne.n	80061d4 <UART_Receive_IT+0x82>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d106      	bne.n	80061d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	b2da      	uxtb	r2, r3
 80061ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d0:	701a      	strb	r2, [r3, #0]
 80061d2:	e008      	b.n	80061e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061e0:	b2da      	uxtb	r2, r3
 80061e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ea:	1c5a      	adds	r2, r3, #1
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	3b01      	subs	r3, #1
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	4619      	mov	r1, r3
 80061fe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006200:	2b00      	cmp	r3, #0
 8006202:	d15d      	bne.n	80062c0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68da      	ldr	r2, [r3, #12]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f022 0220 	bic.w	r2, r2, #32
 8006212:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68da      	ldr	r2, [r3, #12]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006222:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	695a      	ldr	r2, [r3, #20]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f022 0201 	bic.w	r2, r2, #1
 8006232:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2220      	movs	r2, #32
 8006238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006246:	2b01      	cmp	r3, #1
 8006248:	d135      	bne.n	80062b6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	330c      	adds	r3, #12
 8006256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	e853 3f00 	ldrex	r3, [r3]
 800625e:	613b      	str	r3, [r7, #16]
   return(result);
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f023 0310 	bic.w	r3, r3, #16
 8006266:	627b      	str	r3, [r7, #36]	@ 0x24
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	330c      	adds	r3, #12
 800626e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006270:	623a      	str	r2, [r7, #32]
 8006272:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006274:	69f9      	ldr	r1, [r7, #28]
 8006276:	6a3a      	ldr	r2, [r7, #32]
 8006278:	e841 2300 	strex	r3, r2, [r1]
 800627c:	61bb      	str	r3, [r7, #24]
   return(result);
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1e5      	bne.n	8006250 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0310 	and.w	r3, r3, #16
 800628e:	2b10      	cmp	r3, #16
 8006290:	d10a      	bne.n	80062a8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006292:	2300      	movs	r3, #0
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	60fb      	str	r3, [r7, #12]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	60fb      	str	r3, [r7, #12]
 80062a6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062ac:	4619      	mov	r1, r3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7ff fc4a 	bl	8005b48 <HAL_UARTEx_RxEventCallback>
 80062b4:	e002      	b.n	80062bc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f7ff fc28 	bl	8005b0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80062bc:	2300      	movs	r3, #0
 80062be:	e002      	b.n	80062c6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80062c0:	2300      	movs	r3, #0
 80062c2:	e000      	b.n	80062c6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80062c4:	2302      	movs	r3, #2
  }
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3730      	adds	r7, #48	@ 0x30
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
	...

080062d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062d4:	b0c0      	sub	sp, #256	@ 0x100
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80062e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ec:	68d9      	ldr	r1, [r3, #12]
 80062ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	ea40 0301 	orr.w	r3, r0, r1
 80062f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80062fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	431a      	orrs	r2, r3
 8006308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	431a      	orrs	r2, r3
 8006310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006314:	69db      	ldr	r3, [r3, #28]
 8006316:	4313      	orrs	r3, r2
 8006318:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800631c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006328:	f021 010c 	bic.w	r1, r1, #12
 800632c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006336:	430b      	orrs	r3, r1
 8006338:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800633a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800634a:	6999      	ldr	r1, [r3, #24]
 800634c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	ea40 0301 	orr.w	r3, r0, r1
 8006356:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	4b8f      	ldr	r3, [pc, #572]	@ (800659c <UART_SetConfig+0x2cc>)
 8006360:	429a      	cmp	r2, r3
 8006362:	d005      	beq.n	8006370 <UART_SetConfig+0xa0>
 8006364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	4b8d      	ldr	r3, [pc, #564]	@ (80065a0 <UART_SetConfig+0x2d0>)
 800636c:	429a      	cmp	r2, r3
 800636e:	d104      	bne.n	800637a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006370:	f7fd faae 	bl	80038d0 <HAL_RCC_GetPCLK2Freq>
 8006374:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006378:	e003      	b.n	8006382 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800637a:	f7fd fa95 	bl	80038a8 <HAL_RCC_GetPCLK1Freq>
 800637e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006386:	69db      	ldr	r3, [r3, #28]
 8006388:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800638c:	f040 810c 	bne.w	80065a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006390:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006394:	2200      	movs	r2, #0
 8006396:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800639a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800639e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80063a2:	4622      	mov	r2, r4
 80063a4:	462b      	mov	r3, r5
 80063a6:	1891      	adds	r1, r2, r2
 80063a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80063aa:	415b      	adcs	r3, r3
 80063ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80063b2:	4621      	mov	r1, r4
 80063b4:	eb12 0801 	adds.w	r8, r2, r1
 80063b8:	4629      	mov	r1, r5
 80063ba:	eb43 0901 	adc.w	r9, r3, r1
 80063be:	f04f 0200 	mov.w	r2, #0
 80063c2:	f04f 0300 	mov.w	r3, #0
 80063c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063d2:	4690      	mov	r8, r2
 80063d4:	4699      	mov	r9, r3
 80063d6:	4623      	mov	r3, r4
 80063d8:	eb18 0303 	adds.w	r3, r8, r3
 80063dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80063e0:	462b      	mov	r3, r5
 80063e2:	eb49 0303 	adc.w	r3, r9, r3
 80063e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80063ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80063f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80063fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80063fe:	460b      	mov	r3, r1
 8006400:	18db      	adds	r3, r3, r3
 8006402:	653b      	str	r3, [r7, #80]	@ 0x50
 8006404:	4613      	mov	r3, r2
 8006406:	eb42 0303 	adc.w	r3, r2, r3
 800640a:	657b      	str	r3, [r7, #84]	@ 0x54
 800640c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006410:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006414:	f7fa fb4a 	bl	8000aac <__aeabi_uldivmod>
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	4b61      	ldr	r3, [pc, #388]	@ (80065a4 <UART_SetConfig+0x2d4>)
 800641e:	fba3 2302 	umull	r2, r3, r3, r2
 8006422:	095b      	lsrs	r3, r3, #5
 8006424:	011c      	lsls	r4, r3, #4
 8006426:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800642a:	2200      	movs	r2, #0
 800642c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006430:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006434:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006438:	4642      	mov	r2, r8
 800643a:	464b      	mov	r3, r9
 800643c:	1891      	adds	r1, r2, r2
 800643e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006440:	415b      	adcs	r3, r3
 8006442:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006444:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006448:	4641      	mov	r1, r8
 800644a:	eb12 0a01 	adds.w	sl, r2, r1
 800644e:	4649      	mov	r1, r9
 8006450:	eb43 0b01 	adc.w	fp, r3, r1
 8006454:	f04f 0200 	mov.w	r2, #0
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006460:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006464:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006468:	4692      	mov	sl, r2
 800646a:	469b      	mov	fp, r3
 800646c:	4643      	mov	r3, r8
 800646e:	eb1a 0303 	adds.w	r3, sl, r3
 8006472:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006476:	464b      	mov	r3, r9
 8006478:	eb4b 0303 	adc.w	r3, fp, r3
 800647c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800648c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006490:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006494:	460b      	mov	r3, r1
 8006496:	18db      	adds	r3, r3, r3
 8006498:	643b      	str	r3, [r7, #64]	@ 0x40
 800649a:	4613      	mov	r3, r2
 800649c:	eb42 0303 	adc.w	r3, r2, r3
 80064a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80064a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80064aa:	f7fa faff 	bl	8000aac <__aeabi_uldivmod>
 80064ae:	4602      	mov	r2, r0
 80064b0:	460b      	mov	r3, r1
 80064b2:	4611      	mov	r1, r2
 80064b4:	4b3b      	ldr	r3, [pc, #236]	@ (80065a4 <UART_SetConfig+0x2d4>)
 80064b6:	fba3 2301 	umull	r2, r3, r3, r1
 80064ba:	095b      	lsrs	r3, r3, #5
 80064bc:	2264      	movs	r2, #100	@ 0x64
 80064be:	fb02 f303 	mul.w	r3, r2, r3
 80064c2:	1acb      	subs	r3, r1, r3
 80064c4:	00db      	lsls	r3, r3, #3
 80064c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80064ca:	4b36      	ldr	r3, [pc, #216]	@ (80065a4 <UART_SetConfig+0x2d4>)
 80064cc:	fba3 2302 	umull	r2, r3, r3, r2
 80064d0:	095b      	lsrs	r3, r3, #5
 80064d2:	005b      	lsls	r3, r3, #1
 80064d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80064d8:	441c      	add	r4, r3
 80064da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064de:	2200      	movs	r2, #0
 80064e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80064e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80064ec:	4642      	mov	r2, r8
 80064ee:	464b      	mov	r3, r9
 80064f0:	1891      	adds	r1, r2, r2
 80064f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80064f4:	415b      	adcs	r3, r3
 80064f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80064fc:	4641      	mov	r1, r8
 80064fe:	1851      	adds	r1, r2, r1
 8006500:	6339      	str	r1, [r7, #48]	@ 0x30
 8006502:	4649      	mov	r1, r9
 8006504:	414b      	adcs	r3, r1
 8006506:	637b      	str	r3, [r7, #52]	@ 0x34
 8006508:	f04f 0200 	mov.w	r2, #0
 800650c:	f04f 0300 	mov.w	r3, #0
 8006510:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006514:	4659      	mov	r1, fp
 8006516:	00cb      	lsls	r3, r1, #3
 8006518:	4651      	mov	r1, sl
 800651a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800651e:	4651      	mov	r1, sl
 8006520:	00ca      	lsls	r2, r1, #3
 8006522:	4610      	mov	r0, r2
 8006524:	4619      	mov	r1, r3
 8006526:	4603      	mov	r3, r0
 8006528:	4642      	mov	r2, r8
 800652a:	189b      	adds	r3, r3, r2
 800652c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006530:	464b      	mov	r3, r9
 8006532:	460a      	mov	r2, r1
 8006534:	eb42 0303 	adc.w	r3, r2, r3
 8006538:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800653c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006548:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800654c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006550:	460b      	mov	r3, r1
 8006552:	18db      	adds	r3, r3, r3
 8006554:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006556:	4613      	mov	r3, r2
 8006558:	eb42 0303 	adc.w	r3, r2, r3
 800655c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800655e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006562:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006566:	f7fa faa1 	bl	8000aac <__aeabi_uldivmod>
 800656a:	4602      	mov	r2, r0
 800656c:	460b      	mov	r3, r1
 800656e:	4b0d      	ldr	r3, [pc, #52]	@ (80065a4 <UART_SetConfig+0x2d4>)
 8006570:	fba3 1302 	umull	r1, r3, r3, r2
 8006574:	095b      	lsrs	r3, r3, #5
 8006576:	2164      	movs	r1, #100	@ 0x64
 8006578:	fb01 f303 	mul.w	r3, r1, r3
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	00db      	lsls	r3, r3, #3
 8006580:	3332      	adds	r3, #50	@ 0x32
 8006582:	4a08      	ldr	r2, [pc, #32]	@ (80065a4 <UART_SetConfig+0x2d4>)
 8006584:	fba2 2303 	umull	r2, r3, r2, r3
 8006588:	095b      	lsrs	r3, r3, #5
 800658a:	f003 0207 	and.w	r2, r3, #7
 800658e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4422      	add	r2, r4
 8006596:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006598:	e106      	b.n	80067a8 <UART_SetConfig+0x4d8>
 800659a:	bf00      	nop
 800659c:	40011000 	.word	0x40011000
 80065a0:	40011400 	.word	0x40011400
 80065a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065ac:	2200      	movs	r2, #0
 80065ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80065b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80065b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80065ba:	4642      	mov	r2, r8
 80065bc:	464b      	mov	r3, r9
 80065be:	1891      	adds	r1, r2, r2
 80065c0:	6239      	str	r1, [r7, #32]
 80065c2:	415b      	adcs	r3, r3
 80065c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80065c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80065ca:	4641      	mov	r1, r8
 80065cc:	1854      	adds	r4, r2, r1
 80065ce:	4649      	mov	r1, r9
 80065d0:	eb43 0501 	adc.w	r5, r3, r1
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	00eb      	lsls	r3, r5, #3
 80065de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065e2:	00e2      	lsls	r2, r4, #3
 80065e4:	4614      	mov	r4, r2
 80065e6:	461d      	mov	r5, r3
 80065e8:	4643      	mov	r3, r8
 80065ea:	18e3      	adds	r3, r4, r3
 80065ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80065f0:	464b      	mov	r3, r9
 80065f2:	eb45 0303 	adc.w	r3, r5, r3
 80065f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80065fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006606:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800660a:	f04f 0200 	mov.w	r2, #0
 800660e:	f04f 0300 	mov.w	r3, #0
 8006612:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006616:	4629      	mov	r1, r5
 8006618:	008b      	lsls	r3, r1, #2
 800661a:	4621      	mov	r1, r4
 800661c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006620:	4621      	mov	r1, r4
 8006622:	008a      	lsls	r2, r1, #2
 8006624:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006628:	f7fa fa40 	bl	8000aac <__aeabi_uldivmod>
 800662c:	4602      	mov	r2, r0
 800662e:	460b      	mov	r3, r1
 8006630:	4b60      	ldr	r3, [pc, #384]	@ (80067b4 <UART_SetConfig+0x4e4>)
 8006632:	fba3 2302 	umull	r2, r3, r3, r2
 8006636:	095b      	lsrs	r3, r3, #5
 8006638:	011c      	lsls	r4, r3, #4
 800663a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800663e:	2200      	movs	r2, #0
 8006640:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006644:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006648:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800664c:	4642      	mov	r2, r8
 800664e:	464b      	mov	r3, r9
 8006650:	1891      	adds	r1, r2, r2
 8006652:	61b9      	str	r1, [r7, #24]
 8006654:	415b      	adcs	r3, r3
 8006656:	61fb      	str	r3, [r7, #28]
 8006658:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800665c:	4641      	mov	r1, r8
 800665e:	1851      	adds	r1, r2, r1
 8006660:	6139      	str	r1, [r7, #16]
 8006662:	4649      	mov	r1, r9
 8006664:	414b      	adcs	r3, r1
 8006666:	617b      	str	r3, [r7, #20]
 8006668:	f04f 0200 	mov.w	r2, #0
 800666c:	f04f 0300 	mov.w	r3, #0
 8006670:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006674:	4659      	mov	r1, fp
 8006676:	00cb      	lsls	r3, r1, #3
 8006678:	4651      	mov	r1, sl
 800667a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800667e:	4651      	mov	r1, sl
 8006680:	00ca      	lsls	r2, r1, #3
 8006682:	4610      	mov	r0, r2
 8006684:	4619      	mov	r1, r3
 8006686:	4603      	mov	r3, r0
 8006688:	4642      	mov	r2, r8
 800668a:	189b      	adds	r3, r3, r2
 800668c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006690:	464b      	mov	r3, r9
 8006692:	460a      	mov	r2, r1
 8006694:	eb42 0303 	adc.w	r3, r2, r3
 8006698:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800669c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80066a8:	f04f 0200 	mov.w	r2, #0
 80066ac:	f04f 0300 	mov.w	r3, #0
 80066b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80066b4:	4649      	mov	r1, r9
 80066b6:	008b      	lsls	r3, r1, #2
 80066b8:	4641      	mov	r1, r8
 80066ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066be:	4641      	mov	r1, r8
 80066c0:	008a      	lsls	r2, r1, #2
 80066c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80066c6:	f7fa f9f1 	bl	8000aac <__aeabi_uldivmod>
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	4611      	mov	r1, r2
 80066d0:	4b38      	ldr	r3, [pc, #224]	@ (80067b4 <UART_SetConfig+0x4e4>)
 80066d2:	fba3 2301 	umull	r2, r3, r3, r1
 80066d6:	095b      	lsrs	r3, r3, #5
 80066d8:	2264      	movs	r2, #100	@ 0x64
 80066da:	fb02 f303 	mul.w	r3, r2, r3
 80066de:	1acb      	subs	r3, r1, r3
 80066e0:	011b      	lsls	r3, r3, #4
 80066e2:	3332      	adds	r3, #50	@ 0x32
 80066e4:	4a33      	ldr	r2, [pc, #204]	@ (80067b4 <UART_SetConfig+0x4e4>)
 80066e6:	fba2 2303 	umull	r2, r3, r2, r3
 80066ea:	095b      	lsrs	r3, r3, #5
 80066ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066f0:	441c      	add	r4, r3
 80066f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066f6:	2200      	movs	r2, #0
 80066f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80066fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80066fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006700:	4642      	mov	r2, r8
 8006702:	464b      	mov	r3, r9
 8006704:	1891      	adds	r1, r2, r2
 8006706:	60b9      	str	r1, [r7, #8]
 8006708:	415b      	adcs	r3, r3
 800670a:	60fb      	str	r3, [r7, #12]
 800670c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006710:	4641      	mov	r1, r8
 8006712:	1851      	adds	r1, r2, r1
 8006714:	6039      	str	r1, [r7, #0]
 8006716:	4649      	mov	r1, r9
 8006718:	414b      	adcs	r3, r1
 800671a:	607b      	str	r3, [r7, #4]
 800671c:	f04f 0200 	mov.w	r2, #0
 8006720:	f04f 0300 	mov.w	r3, #0
 8006724:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006728:	4659      	mov	r1, fp
 800672a:	00cb      	lsls	r3, r1, #3
 800672c:	4651      	mov	r1, sl
 800672e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006732:	4651      	mov	r1, sl
 8006734:	00ca      	lsls	r2, r1, #3
 8006736:	4610      	mov	r0, r2
 8006738:	4619      	mov	r1, r3
 800673a:	4603      	mov	r3, r0
 800673c:	4642      	mov	r2, r8
 800673e:	189b      	adds	r3, r3, r2
 8006740:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006742:	464b      	mov	r3, r9
 8006744:	460a      	mov	r2, r1
 8006746:	eb42 0303 	adc.w	r3, r2, r3
 800674a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800674c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	663b      	str	r3, [r7, #96]	@ 0x60
 8006756:	667a      	str	r2, [r7, #100]	@ 0x64
 8006758:	f04f 0200 	mov.w	r2, #0
 800675c:	f04f 0300 	mov.w	r3, #0
 8006760:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006764:	4649      	mov	r1, r9
 8006766:	008b      	lsls	r3, r1, #2
 8006768:	4641      	mov	r1, r8
 800676a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800676e:	4641      	mov	r1, r8
 8006770:	008a      	lsls	r2, r1, #2
 8006772:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006776:	f7fa f999 	bl	8000aac <__aeabi_uldivmod>
 800677a:	4602      	mov	r2, r0
 800677c:	460b      	mov	r3, r1
 800677e:	4b0d      	ldr	r3, [pc, #52]	@ (80067b4 <UART_SetConfig+0x4e4>)
 8006780:	fba3 1302 	umull	r1, r3, r3, r2
 8006784:	095b      	lsrs	r3, r3, #5
 8006786:	2164      	movs	r1, #100	@ 0x64
 8006788:	fb01 f303 	mul.w	r3, r1, r3
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	011b      	lsls	r3, r3, #4
 8006790:	3332      	adds	r3, #50	@ 0x32
 8006792:	4a08      	ldr	r2, [pc, #32]	@ (80067b4 <UART_SetConfig+0x4e4>)
 8006794:	fba2 2303 	umull	r2, r3, r2, r3
 8006798:	095b      	lsrs	r3, r3, #5
 800679a:	f003 020f 	and.w	r2, r3, #15
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4422      	add	r2, r4
 80067a6:	609a      	str	r2, [r3, #8]
}
 80067a8:	bf00      	nop
 80067aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80067ae:	46bd      	mov	sp, r7
 80067b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067b4:	51eb851f 	.word	0x51eb851f

080067b8 <__NVIC_SetPriority>:
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	4603      	mov	r3, r0
 80067c0:	6039      	str	r1, [r7, #0]
 80067c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	db0a      	blt.n	80067e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	b2da      	uxtb	r2, r3
 80067d0:	490c      	ldr	r1, [pc, #48]	@ (8006804 <__NVIC_SetPriority+0x4c>)
 80067d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067d6:	0112      	lsls	r2, r2, #4
 80067d8:	b2d2      	uxtb	r2, r2
 80067da:	440b      	add	r3, r1
 80067dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80067e0:	e00a      	b.n	80067f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	b2da      	uxtb	r2, r3
 80067e6:	4908      	ldr	r1, [pc, #32]	@ (8006808 <__NVIC_SetPriority+0x50>)
 80067e8:	79fb      	ldrb	r3, [r7, #7]
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	3b04      	subs	r3, #4
 80067f0:	0112      	lsls	r2, r2, #4
 80067f2:	b2d2      	uxtb	r2, r2
 80067f4:	440b      	add	r3, r1
 80067f6:	761a      	strb	r2, [r3, #24]
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	e000e100 	.word	0xe000e100
 8006808:	e000ed00 	.word	0xe000ed00

0800680c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800680c:	b580      	push	{r7, lr}
 800680e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006810:	2100      	movs	r1, #0
 8006812:	f06f 0004 	mvn.w	r0, #4
 8006816:	f7ff ffcf 	bl	80067b8 <__NVIC_SetPriority>
#endif
}
 800681a:	bf00      	nop
 800681c:	bd80      	pop	{r7, pc}
	...

08006820 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006826:	f3ef 8305 	mrs	r3, IPSR
 800682a:	603b      	str	r3, [r7, #0]
  return(result);
 800682c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800682e:	2b00      	cmp	r3, #0
 8006830:	d003      	beq.n	800683a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006832:	f06f 0305 	mvn.w	r3, #5
 8006836:	607b      	str	r3, [r7, #4]
 8006838:	e00c      	b.n	8006854 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800683a:	4b0a      	ldr	r3, [pc, #40]	@ (8006864 <osKernelInitialize+0x44>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d105      	bne.n	800684e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006842:	4b08      	ldr	r3, [pc, #32]	@ (8006864 <osKernelInitialize+0x44>)
 8006844:	2201      	movs	r2, #1
 8006846:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006848:	2300      	movs	r3, #0
 800684a:	607b      	str	r3, [r7, #4]
 800684c:	e002      	b.n	8006854 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800684e:	f04f 33ff 	mov.w	r3, #4294967295
 8006852:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006854:	687b      	ldr	r3, [r7, #4]
}
 8006856:	4618      	mov	r0, r3
 8006858:	370c      	adds	r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	20000590 	.word	0x20000590

08006868 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800686e:	f3ef 8305 	mrs	r3, IPSR
 8006872:	603b      	str	r3, [r7, #0]
  return(result);
 8006874:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <osKernelStart+0x1a>
    stat = osErrorISR;
 800687a:	f06f 0305 	mvn.w	r3, #5
 800687e:	607b      	str	r3, [r7, #4]
 8006880:	e010      	b.n	80068a4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006882:	4b0b      	ldr	r3, [pc, #44]	@ (80068b0 <osKernelStart+0x48>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b01      	cmp	r3, #1
 8006888:	d109      	bne.n	800689e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800688a:	f7ff ffbf 	bl	800680c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800688e:	4b08      	ldr	r3, [pc, #32]	@ (80068b0 <osKernelStart+0x48>)
 8006890:	2202      	movs	r2, #2
 8006892:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006894:	f001 fe38 	bl	8008508 <vTaskStartScheduler>
      stat = osOK;
 8006898:	2300      	movs	r3, #0
 800689a:	607b      	str	r3, [r7, #4]
 800689c:	e002      	b.n	80068a4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800689e:	f04f 33ff 	mov.w	r3, #4294967295
 80068a2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80068a4:	687b      	ldr	r3, [r7, #4]
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3708      	adds	r7, #8
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	20000590 	.word	0x20000590

080068b4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b08e      	sub	sp, #56	@ 0x38
 80068b8:	af04      	add	r7, sp, #16
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80068c0:	2300      	movs	r3, #0
 80068c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068c4:	f3ef 8305 	mrs	r3, IPSR
 80068c8:	617b      	str	r3, [r7, #20]
  return(result);
 80068ca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d17e      	bne.n	80069ce <osThreadNew+0x11a>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d07b      	beq.n	80069ce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80068d6:	2380      	movs	r3, #128	@ 0x80
 80068d8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80068da:	2318      	movs	r3, #24
 80068dc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80068de:	2300      	movs	r3, #0
 80068e0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80068e2:	f04f 33ff 	mov.w	r3, #4294967295
 80068e6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d045      	beq.n	800697a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d002      	beq.n	80068fc <osThreadNew+0x48>
        name = attr->name;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d002      	beq.n	800690a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d008      	beq.n	8006922 <osThreadNew+0x6e>
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	2b38      	cmp	r3, #56	@ 0x38
 8006914:	d805      	bhi.n	8006922 <osThreadNew+0x6e>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f003 0301 	and.w	r3, r3, #1
 800691e:	2b00      	cmp	r3, #0
 8006920:	d001      	beq.n	8006926 <osThreadNew+0x72>
        return (NULL);
 8006922:	2300      	movs	r3, #0
 8006924:	e054      	b.n	80069d0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	695b      	ldr	r3, [r3, #20]
 8006932:	089b      	lsrs	r3, r3, #2
 8006934:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00e      	beq.n	800695c <osThreadNew+0xa8>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	2b5b      	cmp	r3, #91	@ 0x5b
 8006944:	d90a      	bls.n	800695c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800694a:	2b00      	cmp	r3, #0
 800694c:	d006      	beq.n	800695c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d002      	beq.n	800695c <osThreadNew+0xa8>
        mem = 1;
 8006956:	2301      	movs	r3, #1
 8006958:	61bb      	str	r3, [r7, #24]
 800695a:	e010      	b.n	800697e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d10c      	bne.n	800697e <osThreadNew+0xca>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d108      	bne.n	800697e <osThreadNew+0xca>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d104      	bne.n	800697e <osThreadNew+0xca>
          mem = 0;
 8006974:	2300      	movs	r3, #0
 8006976:	61bb      	str	r3, [r7, #24]
 8006978:	e001      	b.n	800697e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800697a:	2300      	movs	r3, #0
 800697c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d110      	bne.n	80069a6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800698c:	9202      	str	r2, [sp, #8]
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	9300      	str	r3, [sp, #0]
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	6a3a      	ldr	r2, [r7, #32]
 8006998:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f001 fa7c 	bl	8007e98 <xTaskCreateStatic>
 80069a0:	4603      	mov	r3, r0
 80069a2:	613b      	str	r3, [r7, #16]
 80069a4:	e013      	b.n	80069ce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d110      	bne.n	80069ce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80069ac:	6a3b      	ldr	r3, [r7, #32]
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	f107 0310 	add.w	r3, r7, #16
 80069b4:	9301      	str	r3, [sp, #4]
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f001 faca 	bl	8007f58 <xTaskCreate>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d001      	beq.n	80069ce <osThreadNew+0x11a>
            hTask = NULL;
 80069ca:	2300      	movs	r3, #0
 80069cc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80069ce:	693b      	ldr	r3, [r7, #16]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3728      	adds	r7, #40	@ 0x28
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 80069d8:	b580      	push	{r7, lr}
 80069da:	b086      	sub	sp, #24
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069e4:	f3ef 8305 	mrs	r3, IPSR
 80069e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80069ea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d003      	beq.n	80069f8 <osThreadTerminate+0x20>
    stat = osErrorISR;
 80069f0:	f06f 0305 	mvn.w	r3, #5
 80069f4:	617b      	str	r3, [r7, #20]
 80069f6:	e017      	b.n	8006a28 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d103      	bne.n	8006a06 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 80069fe:	f06f 0303 	mvn.w	r3, #3
 8006a02:	617b      	str	r3, [r7, #20]
 8006a04:	e010      	b.n	8006a28 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8006a06:	6938      	ldr	r0, [r7, #16]
 8006a08:	f001 fd16 	bl	8008438 <eTaskGetState>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
 8006a12:	2b04      	cmp	r3, #4
 8006a14:	d005      	beq.n	8006a22 <osThreadTerminate+0x4a>
      stat = osOK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8006a1a:	6938      	ldr	r0, [r7, #16]
 8006a1c:	f001 fbe2 	bl	80081e4 <vTaskDelete>
 8006a20:	e002      	b.n	8006a28 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8006a22:	f06f 0302 	mvn.w	r3, #2
 8006a26:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8006a28:	697b      	ldr	r3, [r7, #20]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3718      	adds	r7, #24
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006a32:	b580      	push	{r7, lr}
 8006a34:	b08a      	sub	sp, #40	@ 0x28
 8006a36:	af02      	add	r7, sp, #8
 8006a38:	60f8      	str	r0, [r7, #12]
 8006a3a:	60b9      	str	r1, [r7, #8]
 8006a3c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a42:	f3ef 8305 	mrs	r3, IPSR
 8006a46:	613b      	str	r3, [r7, #16]
  return(result);
 8006a48:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d175      	bne.n	8006b3a <osSemaphoreNew+0x108>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d072      	beq.n	8006b3a <osSemaphoreNew+0x108>
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d86e      	bhi.n	8006b3a <osSemaphoreNew+0x108>
    mem = -1;
 8006a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a60:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d015      	beq.n	8006a94 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d006      	beq.n	8006a7e <osSemaphoreNew+0x4c>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	2b4f      	cmp	r3, #79	@ 0x4f
 8006a76:	d902      	bls.n	8006a7e <osSemaphoreNew+0x4c>
        mem = 1;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	61bb      	str	r3, [r7, #24]
 8006a7c:	e00c      	b.n	8006a98 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d108      	bne.n	8006a98 <osSemaphoreNew+0x66>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d104      	bne.n	8006a98 <osSemaphoreNew+0x66>
          mem = 0;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	61bb      	str	r3, [r7, #24]
 8006a92:	e001      	b.n	8006a98 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006a94:	2300      	movs	r3, #0
 8006a96:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006a98:	69bb      	ldr	r3, [r7, #24]
 8006a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a9e:	d04c      	beq.n	8006b3a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d128      	bne.n	8006af8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d10a      	bne.n	8006ac2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	2203      	movs	r2, #3
 8006ab2:	9200      	str	r2, [sp, #0]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	2001      	movs	r0, #1
 8006aba:	f000 fa2b 	bl	8006f14 <xQueueGenericCreateStatic>
 8006abe:	61f8      	str	r0, [r7, #28]
 8006ac0:	e005      	b.n	8006ace <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006ac2:	2203      	movs	r2, #3
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	2001      	movs	r0, #1
 8006ac8:	f000 faa1 	bl	800700e <xQueueGenericCreate>
 8006acc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d022      	beq.n	8006b1a <osSemaphoreNew+0xe8>
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d01f      	beq.n	8006b1a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006ada:	2300      	movs	r3, #0
 8006adc:	2200      	movs	r2, #0
 8006ade:	2100      	movs	r1, #0
 8006ae0:	69f8      	ldr	r0, [r7, #28]
 8006ae2:	f000 fb61 	bl	80071a8 <xQueueGenericSend>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d016      	beq.n	8006b1a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006aec:	69f8      	ldr	r0, [r7, #28]
 8006aee:	f000 ffff 	bl	8007af0 <vQueueDelete>
            hSemaphore = NULL;
 8006af2:	2300      	movs	r3, #0
 8006af4:	61fb      	str	r3, [r7, #28]
 8006af6:	e010      	b.n	8006b1a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d108      	bne.n	8006b10 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	461a      	mov	r2, r3
 8006b04:	68b9      	ldr	r1, [r7, #8]
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f000 fadf 	bl	80070ca <xQueueCreateCountingSemaphoreStatic>
 8006b0c:	61f8      	str	r0, [r7, #28]
 8006b0e:	e004      	b.n	8006b1a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006b10:	68b9      	ldr	r1, [r7, #8]
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f000 fb12 	bl	800713c <xQueueCreateCountingSemaphore>
 8006b18:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00c      	beq.n	8006b3a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <osSemaphoreNew+0xfc>
          name = attr->name;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	617b      	str	r3, [r7, #20]
 8006b2c:	e001      	b.n	8006b32 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006b32:	6979      	ldr	r1, [r7, #20]
 8006b34:	69f8      	ldr	r0, [r7, #28]
 8006b36:	f001 f927 	bl	8007d88 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006b3a:	69fb      	ldr	r3, [r7, #28]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3720      	adds	r7, #32
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b086      	sub	sp, #24
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006b52:	2300      	movs	r3, #0
 8006b54:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d103      	bne.n	8006b64 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006b5c:	f06f 0303 	mvn.w	r3, #3
 8006b60:	617b      	str	r3, [r7, #20]
 8006b62:	e039      	b.n	8006bd8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b64:	f3ef 8305 	mrs	r3, IPSR
 8006b68:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d022      	beq.n	8006bb6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d003      	beq.n	8006b7e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006b76:	f06f 0303 	mvn.w	r3, #3
 8006b7a:	617b      	str	r3, [r7, #20]
 8006b7c:	e02c      	b.n	8006bd8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006b82:	f107 0308 	add.w	r3, r7, #8
 8006b86:	461a      	mov	r2, r3
 8006b88:	2100      	movs	r1, #0
 8006b8a:	6938      	ldr	r0, [r7, #16]
 8006b8c:	f000 ff2e 	bl	80079ec <xQueueReceiveFromISR>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d003      	beq.n	8006b9e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006b96:	f06f 0302 	mvn.w	r3, #2
 8006b9a:	617b      	str	r3, [r7, #20]
 8006b9c:	e01c      	b.n	8006bd8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d019      	beq.n	8006bd8 <osSemaphoreAcquire+0x94>
 8006ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8006be4 <osSemaphoreAcquire+0xa0>)
 8006ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006baa:	601a      	str	r2, [r3, #0]
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	f3bf 8f6f 	isb	sy
 8006bb4:	e010      	b.n	8006bd8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006bb6:	6839      	ldr	r1, [r7, #0]
 8006bb8:	6938      	ldr	r0, [r7, #16]
 8006bba:	f000 fe07 	bl	80077cc <xQueueSemaphoreTake>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d009      	beq.n	8006bd8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d003      	beq.n	8006bd2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006bca:	f06f 0301 	mvn.w	r3, #1
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	e002      	b.n	8006bd8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8006bd2:	f06f 0302 	mvn.w	r3, #2
 8006bd6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006bd8:	697b      	ldr	r3, [r7, #20]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3718      	adds	r7, #24
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	e000ed04 	.word	0xe000ed04

08006be8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d103      	bne.n	8006c06 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006bfe:	f06f 0303 	mvn.w	r3, #3
 8006c02:	617b      	str	r3, [r7, #20]
 8006c04:	e02c      	b.n	8006c60 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c06:	f3ef 8305 	mrs	r3, IPSR
 8006c0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d01a      	beq.n	8006c48 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006c12:	2300      	movs	r3, #0
 8006c14:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006c16:	f107 0308 	add.w	r3, r7, #8
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	6938      	ldr	r0, [r7, #16]
 8006c1e:	f000 fc63 	bl	80074e8 <xQueueGiveFromISR>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d003      	beq.n	8006c30 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006c28:	f06f 0302 	mvn.w	r3, #2
 8006c2c:	617b      	str	r3, [r7, #20]
 8006c2e:	e017      	b.n	8006c60 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d014      	beq.n	8006c60 <osSemaphoreRelease+0x78>
 8006c36:	4b0d      	ldr	r3, [pc, #52]	@ (8006c6c <osSemaphoreRelease+0x84>)
 8006c38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c3c:	601a      	str	r2, [r3, #0]
 8006c3e:	f3bf 8f4f 	dsb	sy
 8006c42:	f3bf 8f6f 	isb	sy
 8006c46:	e00b      	b.n	8006c60 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006c48:	2300      	movs	r3, #0
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	2100      	movs	r1, #0
 8006c4e:	6938      	ldr	r0, [r7, #16]
 8006c50:	f000 faaa 	bl	80071a8 <xQueueGenericSend>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d002      	beq.n	8006c60 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006c5a:	f06f 0302 	mvn.w	r3, #2
 8006c5e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006c60:	697b      	ldr	r3, [r7, #20]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3718      	adds	r7, #24
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	e000ed04 	.word	0xe000ed04

08006c70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4a07      	ldr	r2, [pc, #28]	@ (8006c9c <vApplicationGetIdleTaskMemory+0x2c>)
 8006c80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	4a06      	ldr	r2, [pc, #24]	@ (8006ca0 <vApplicationGetIdleTaskMemory+0x30>)
 8006c86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2280      	movs	r2, #128	@ 0x80
 8006c8c:	601a      	str	r2, [r3, #0]
}
 8006c8e:	bf00      	nop
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	20000594 	.word	0x20000594
 8006ca0:	200005f0 	.word	0x200005f0

08006ca4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4a07      	ldr	r2, [pc, #28]	@ (8006cd0 <vApplicationGetTimerTaskMemory+0x2c>)
 8006cb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	4a06      	ldr	r2, [pc, #24]	@ (8006cd4 <vApplicationGetTimerTaskMemory+0x30>)
 8006cba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006cc2:	601a      	str	r2, [r3, #0]
}
 8006cc4:	bf00      	nop
 8006cc6:	3714      	adds	r7, #20
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	200007f0 	.word	0x200007f0
 8006cd4:	2000084c 	.word	0x2000084c

08006cd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f103 0208 	add.w	r2, r3, #8
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f04f 32ff 	mov.w	r2, #4294967295
 8006cf0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f103 0208 	add.w	r2, r3, #8
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f103 0208 	add.w	r2, r3, #8
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d26:	bf00      	nop
 8006d28:	370c      	adds	r7, #12
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr

08006d32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d32:	b480      	push	{r7}
 8006d34:	b085      	sub	sp, #20
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
 8006d3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	689a      	ldr	r2, [r3, #8]
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	683a      	ldr	r2, [r7, #0]
 8006d56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	1c5a      	adds	r2, r3, #1
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	601a      	str	r2, [r3, #0]
}
 8006d6e:	bf00      	nop
 8006d70:	3714      	adds	r7, #20
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr

08006d7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d7a:	b480      	push	{r7}
 8006d7c:	b085      	sub	sp, #20
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
 8006d82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d90:	d103      	bne.n	8006d9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	60fb      	str	r3, [r7, #12]
 8006d98:	e00c      	b.n	8006db4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	3308      	adds	r3, #8
 8006d9e:	60fb      	str	r3, [r7, #12]
 8006da0:	e002      	b.n	8006da8 <vListInsert+0x2e>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68ba      	ldr	r2, [r7, #8]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d2f6      	bcs.n	8006da2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	683a      	ldr	r2, [r7, #0]
 8006dce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	1c5a      	adds	r2, r3, #1
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	601a      	str	r2, [r3, #0]
}
 8006de0:	bf00      	nop
 8006de2:	3714      	adds	r7, #20
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	691b      	ldr	r3, [r3, #16]
 8006df8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	6892      	ldr	r2, [r2, #8]
 8006e02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	6852      	ldr	r2, [r2, #4]
 8006e0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d103      	bne.n	8006e20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	1e5a      	subs	r2, r3, #1
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3714      	adds	r7, #20
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d10b      	bne.n	8006e6c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e58:	f383 8811 	msr	BASEPRI, r3
 8006e5c:	f3bf 8f6f 	isb	sy
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e66:	bf00      	nop
 8006e68:	bf00      	nop
 8006e6a:	e7fd      	b.n	8006e68 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006e6c:	f002 fe04 	bl	8009a78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e78:	68f9      	ldr	r1, [r7, #12]
 8006e7a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006e7c:	fb01 f303 	mul.w	r3, r1, r3
 8006e80:	441a      	add	r2, r3
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	68f9      	ldr	r1, [r7, #12]
 8006ea0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006ea2:	fb01 f303 	mul.w	r3, r1, r3
 8006ea6:	441a      	add	r2, r3
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	22ff      	movs	r2, #255	@ 0xff
 8006eb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	22ff      	movs	r2, #255	@ 0xff
 8006eb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d114      	bne.n	8006eec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d01a      	beq.n	8006f00 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	3310      	adds	r3, #16
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f001 fda8 	bl	8008a24 <xTaskRemoveFromEventList>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d012      	beq.n	8006f00 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006eda:	4b0d      	ldr	r3, [pc, #52]	@ (8006f10 <xQueueGenericReset+0xd0>)
 8006edc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	e009      	b.n	8006f00 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	3310      	adds	r3, #16
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7ff fef1 	bl	8006cd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	3324      	adds	r3, #36	@ 0x24
 8006efa:	4618      	mov	r0, r3
 8006efc:	f7ff feec 	bl	8006cd8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f00:	f002 fdec 	bl	8009adc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f04:	2301      	movs	r3, #1
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3710      	adds	r7, #16
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	bf00      	nop
 8006f10:	e000ed04 	.word	0xe000ed04

08006f14 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b08e      	sub	sp, #56	@ 0x38
 8006f18:	af02      	add	r7, sp, #8
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
 8006f20:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10b      	bne.n	8006f40 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2c:	f383 8811 	msr	BASEPRI, r3
 8006f30:	f3bf 8f6f 	isb	sy
 8006f34:	f3bf 8f4f 	dsb	sy
 8006f38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006f3a:	bf00      	nop
 8006f3c:	bf00      	nop
 8006f3e:	e7fd      	b.n	8006f3c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10b      	bne.n	8006f5e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f4a:	f383 8811 	msr	BASEPRI, r3
 8006f4e:	f3bf 8f6f 	isb	sy
 8006f52:	f3bf 8f4f 	dsb	sy
 8006f56:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006f58:	bf00      	nop
 8006f5a:	bf00      	nop
 8006f5c:	e7fd      	b.n	8006f5a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d002      	beq.n	8006f6a <xQueueGenericCreateStatic+0x56>
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <xQueueGenericCreateStatic+0x5a>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e000      	b.n	8006f70 <xQueueGenericCreateStatic+0x5c>
 8006f6e:	2300      	movs	r3, #0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d10b      	bne.n	8006f8c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	623b      	str	r3, [r7, #32]
}
 8006f86:	bf00      	nop
 8006f88:	bf00      	nop
 8006f8a:	e7fd      	b.n	8006f88 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d102      	bne.n	8006f98 <xQueueGenericCreateStatic+0x84>
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d101      	bne.n	8006f9c <xQueueGenericCreateStatic+0x88>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e000      	b.n	8006f9e <xQueueGenericCreateStatic+0x8a>
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10b      	bne.n	8006fba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa6:	f383 8811 	msr	BASEPRI, r3
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	f3bf 8f4f 	dsb	sy
 8006fb2:	61fb      	str	r3, [r7, #28]
}
 8006fb4:	bf00      	nop
 8006fb6:	bf00      	nop
 8006fb8:	e7fd      	b.n	8006fb6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006fba:	2350      	movs	r3, #80	@ 0x50
 8006fbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	2b50      	cmp	r3, #80	@ 0x50
 8006fc2:	d00b      	beq.n	8006fdc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc8:	f383 8811 	msr	BASEPRI, r3
 8006fcc:	f3bf 8f6f 	isb	sy
 8006fd0:	f3bf 8f4f 	dsb	sy
 8006fd4:	61bb      	str	r3, [r7, #24]
}
 8006fd6:	bf00      	nop
 8006fd8:	bf00      	nop
 8006fda:	e7fd      	b.n	8006fd8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006fdc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00d      	beq.n	8007004 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006ff0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff6:	9300      	str	r3, [sp, #0]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	68b9      	ldr	r1, [r7, #8]
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 f840 	bl	8007084 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007006:	4618      	mov	r0, r3
 8007008:	3730      	adds	r7, #48	@ 0x30
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800700e:	b580      	push	{r7, lr}
 8007010:	b08a      	sub	sp, #40	@ 0x28
 8007012:	af02      	add	r7, sp, #8
 8007014:	60f8      	str	r0, [r7, #12]
 8007016:	60b9      	str	r1, [r7, #8]
 8007018:	4613      	mov	r3, r2
 800701a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10b      	bne.n	800703a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007026:	f383 8811 	msr	BASEPRI, r3
 800702a:	f3bf 8f6f 	isb	sy
 800702e:	f3bf 8f4f 	dsb	sy
 8007032:	613b      	str	r3, [r7, #16]
}
 8007034:	bf00      	nop
 8007036:	bf00      	nop
 8007038:	e7fd      	b.n	8007036 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	68ba      	ldr	r2, [r7, #8]
 800703e:	fb02 f303 	mul.w	r3, r2, r3
 8007042:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	3350      	adds	r3, #80	@ 0x50
 8007048:	4618      	mov	r0, r3
 800704a:	f002 fe37 	bl	8009cbc <pvPortMalloc>
 800704e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d011      	beq.n	800707a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	3350      	adds	r3, #80	@ 0x50
 800705e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007068:	79fa      	ldrb	r2, [r7, #7]
 800706a:	69bb      	ldr	r3, [r7, #24]
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	4613      	mov	r3, r2
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	68b9      	ldr	r1, [r7, #8]
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f000 f805 	bl	8007084 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800707a:	69bb      	ldr	r3, [r7, #24]
	}
 800707c:	4618      	mov	r0, r3
 800707e:	3720      	adds	r7, #32
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
 8007090:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d103      	bne.n	80070a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	e002      	b.n	80070a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80070ac:	69bb      	ldr	r3, [r7, #24]
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80070b2:	2101      	movs	r1, #1
 80070b4:	69b8      	ldr	r0, [r7, #24]
 80070b6:	f7ff fec3 	bl	8006e40 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	78fa      	ldrb	r2, [r7, #3]
 80070be:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80070c2:	bf00      	nop
 80070c4:	3710      	adds	r7, #16
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}

080070ca <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80070ca:	b580      	push	{r7, lr}
 80070cc:	b08a      	sub	sp, #40	@ 0x28
 80070ce:	af02      	add	r7, sp, #8
 80070d0:	60f8      	str	r0, [r7, #12]
 80070d2:	60b9      	str	r1, [r7, #8]
 80070d4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10b      	bne.n	80070f4 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	61bb      	str	r3, [r7, #24]
}
 80070ee:	bf00      	nop
 80070f0:	bf00      	nop
 80070f2:	e7fd      	b.n	80070f0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d90b      	bls.n	8007114 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	617b      	str	r3, [r7, #20]
}
 800710e:	bf00      	nop
 8007110:	bf00      	nop
 8007112:	e7fd      	b.n	8007110 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007114:	2302      	movs	r3, #2
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	2100      	movs	r1, #0
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f7ff fef8 	bl	8006f14 <xQueueGenericCreateStatic>
 8007124:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d002      	beq.n	8007132 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	68ba      	ldr	r2, [r7, #8]
 8007130:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007132:	69fb      	ldr	r3, [r7, #28]
	}
 8007134:	4618      	mov	r0, r3
 8007136:	3720      	adds	r7, #32
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d10b      	bne.n	8007164 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800714c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007150:	f383 8811 	msr	BASEPRI, r3
 8007154:	f3bf 8f6f 	isb	sy
 8007158:	f3bf 8f4f 	dsb	sy
 800715c:	613b      	str	r3, [r7, #16]
}
 800715e:	bf00      	nop
 8007160:	bf00      	nop
 8007162:	e7fd      	b.n	8007160 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	429a      	cmp	r2, r3
 800716a:	d90b      	bls.n	8007184 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800716c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007170:	f383 8811 	msr	BASEPRI, r3
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	f3bf 8f4f 	dsb	sy
 800717c:	60fb      	str	r3, [r7, #12]
}
 800717e:	bf00      	nop
 8007180:	bf00      	nop
 8007182:	e7fd      	b.n	8007180 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007184:	2202      	movs	r2, #2
 8007186:	2100      	movs	r1, #0
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7ff ff40 	bl	800700e <xQueueGenericCreate>
 800718e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d002      	beq.n	800719c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	683a      	ldr	r2, [r7, #0]
 800719a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800719c:	697b      	ldr	r3, [r7, #20]
	}
 800719e:	4618      	mov	r0, r3
 80071a0:	3718      	adds	r7, #24
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
	...

080071a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b08e      	sub	sp, #56	@ 0x38
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	607a      	str	r2, [r7, #4]
 80071b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80071b6:	2300      	movs	r3, #0
 80071b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80071be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10b      	bne.n	80071dc <xQueueGenericSend+0x34>
	__asm volatile
 80071c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c8:	f383 8811 	msr	BASEPRI, r3
 80071cc:	f3bf 8f6f 	isb	sy
 80071d0:	f3bf 8f4f 	dsb	sy
 80071d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80071d6:	bf00      	nop
 80071d8:	bf00      	nop
 80071da:	e7fd      	b.n	80071d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d103      	bne.n	80071ea <xQueueGenericSend+0x42>
 80071e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d101      	bne.n	80071ee <xQueueGenericSend+0x46>
 80071ea:	2301      	movs	r3, #1
 80071ec:	e000      	b.n	80071f0 <xQueueGenericSend+0x48>
 80071ee:	2300      	movs	r3, #0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10b      	bne.n	800720c <xQueueGenericSend+0x64>
	__asm volatile
 80071f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f8:	f383 8811 	msr	BASEPRI, r3
 80071fc:	f3bf 8f6f 	isb	sy
 8007200:	f3bf 8f4f 	dsb	sy
 8007204:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007206:	bf00      	nop
 8007208:	bf00      	nop
 800720a:	e7fd      	b.n	8007208 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	2b02      	cmp	r3, #2
 8007210:	d103      	bne.n	800721a <xQueueGenericSend+0x72>
 8007212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007216:	2b01      	cmp	r3, #1
 8007218:	d101      	bne.n	800721e <xQueueGenericSend+0x76>
 800721a:	2301      	movs	r3, #1
 800721c:	e000      	b.n	8007220 <xQueueGenericSend+0x78>
 800721e:	2300      	movs	r3, #0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10b      	bne.n	800723c <xQueueGenericSend+0x94>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	623b      	str	r3, [r7, #32]
}
 8007236:	bf00      	nop
 8007238:	bf00      	nop
 800723a:	e7fd      	b.n	8007238 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800723c:	f001 fdb2 	bl	8008da4 <xTaskGetSchedulerState>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d102      	bne.n	800724c <xQueueGenericSend+0xa4>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <xQueueGenericSend+0xa8>
 800724c:	2301      	movs	r3, #1
 800724e:	e000      	b.n	8007252 <xQueueGenericSend+0xaa>
 8007250:	2300      	movs	r3, #0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d10b      	bne.n	800726e <xQueueGenericSend+0xc6>
	__asm volatile
 8007256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800725a:	f383 8811 	msr	BASEPRI, r3
 800725e:	f3bf 8f6f 	isb	sy
 8007262:	f3bf 8f4f 	dsb	sy
 8007266:	61fb      	str	r3, [r7, #28]
}
 8007268:	bf00      	nop
 800726a:	bf00      	nop
 800726c:	e7fd      	b.n	800726a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800726e:	f002 fc03 	bl	8009a78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007274:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800727a:	429a      	cmp	r2, r3
 800727c:	d302      	bcc.n	8007284 <xQueueGenericSend+0xdc>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2b02      	cmp	r3, #2
 8007282:	d129      	bne.n	80072d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007284:	683a      	ldr	r2, [r7, #0]
 8007286:	68b9      	ldr	r1, [r7, #8]
 8007288:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800728a:	f000 fc6d 	bl	8007b68 <prvCopyDataToQueue>
 800728e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007294:	2b00      	cmp	r3, #0
 8007296:	d010      	beq.n	80072ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729a:	3324      	adds	r3, #36	@ 0x24
 800729c:	4618      	mov	r0, r3
 800729e:	f001 fbc1 	bl	8008a24 <xTaskRemoveFromEventList>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d013      	beq.n	80072d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80072a8:	4b3f      	ldr	r3, [pc, #252]	@ (80073a8 <xQueueGenericSend+0x200>)
 80072aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072ae:	601a      	str	r2, [r3, #0]
 80072b0:	f3bf 8f4f 	dsb	sy
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	e00a      	b.n	80072d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80072ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d007      	beq.n	80072d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80072c0:	4b39      	ldr	r3, [pc, #228]	@ (80073a8 <xQueueGenericSend+0x200>)
 80072c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072c6:	601a      	str	r2, [r3, #0]
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80072d0:	f002 fc04 	bl	8009adc <vPortExitCritical>
				return pdPASS;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e063      	b.n	80073a0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d103      	bne.n	80072e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80072de:	f002 fbfd 	bl	8009adc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80072e2:	2300      	movs	r3, #0
 80072e4:	e05c      	b.n	80073a0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d106      	bne.n	80072fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072ec:	f107 0314 	add.w	r3, r7, #20
 80072f0:	4618      	mov	r0, r3
 80072f2:	f001 fbfb 	bl	8008aec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072f6:	2301      	movs	r3, #1
 80072f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072fa:	f002 fbef 	bl	8009adc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072fe:	f001 f96b 	bl	80085d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007302:	f002 fbb9 	bl	8009a78 <vPortEnterCritical>
 8007306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007308:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800730c:	b25b      	sxtb	r3, r3
 800730e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007312:	d103      	bne.n	800731c <xQueueGenericSend+0x174>
 8007314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007316:	2200      	movs	r2, #0
 8007318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007322:	b25b      	sxtb	r3, r3
 8007324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007328:	d103      	bne.n	8007332 <xQueueGenericSend+0x18a>
 800732a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732c:	2200      	movs	r2, #0
 800732e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007332:	f002 fbd3 	bl	8009adc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007336:	1d3a      	adds	r2, r7, #4
 8007338:	f107 0314 	add.w	r3, r7, #20
 800733c:	4611      	mov	r1, r2
 800733e:	4618      	mov	r0, r3
 8007340:	f001 fbea 	bl	8008b18 <xTaskCheckForTimeOut>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d124      	bne.n	8007394 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800734a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800734c:	f000 fd04 	bl	8007d58 <prvIsQueueFull>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d018      	beq.n	8007388 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	3310      	adds	r3, #16
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	4611      	mov	r1, r2
 800735e:	4618      	mov	r0, r3
 8007360:	f001 fb0e 	bl	8008980 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007364:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007366:	f000 fc8f 	bl	8007c88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800736a:	f001 f943 	bl	80085f4 <xTaskResumeAll>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	f47f af7c 	bne.w	800726e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007376:	4b0c      	ldr	r3, [pc, #48]	@ (80073a8 <xQueueGenericSend+0x200>)
 8007378:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800737c:	601a      	str	r2, [r3, #0]
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	f3bf 8f6f 	isb	sy
 8007386:	e772      	b.n	800726e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007388:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800738a:	f000 fc7d 	bl	8007c88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800738e:	f001 f931 	bl	80085f4 <xTaskResumeAll>
 8007392:	e76c      	b.n	800726e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007394:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007396:	f000 fc77 	bl	8007c88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800739a:	f001 f92b 	bl	80085f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800739e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3738      	adds	r7, #56	@ 0x38
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	e000ed04 	.word	0xe000ed04

080073ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b090      	sub	sp, #64	@ 0x40
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]
 80073b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80073be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10b      	bne.n	80073dc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80073c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c8:	f383 8811 	msr	BASEPRI, r3
 80073cc:	f3bf 8f6f 	isb	sy
 80073d0:	f3bf 8f4f 	dsb	sy
 80073d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80073d6:	bf00      	nop
 80073d8:	bf00      	nop
 80073da:	e7fd      	b.n	80073d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d103      	bne.n	80073ea <xQueueGenericSendFromISR+0x3e>
 80073e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <xQueueGenericSendFromISR+0x42>
 80073ea:	2301      	movs	r3, #1
 80073ec:	e000      	b.n	80073f0 <xQueueGenericSendFromISR+0x44>
 80073ee:	2300      	movs	r3, #0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10b      	bne.n	800740c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80073f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f8:	f383 8811 	msr	BASEPRI, r3
 80073fc:	f3bf 8f6f 	isb	sy
 8007400:	f3bf 8f4f 	dsb	sy
 8007404:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007406:	bf00      	nop
 8007408:	bf00      	nop
 800740a:	e7fd      	b.n	8007408 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	2b02      	cmp	r3, #2
 8007410:	d103      	bne.n	800741a <xQueueGenericSendFromISR+0x6e>
 8007412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007416:	2b01      	cmp	r3, #1
 8007418:	d101      	bne.n	800741e <xQueueGenericSendFromISR+0x72>
 800741a:	2301      	movs	r3, #1
 800741c:	e000      	b.n	8007420 <xQueueGenericSendFromISR+0x74>
 800741e:	2300      	movs	r3, #0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10b      	bne.n	800743c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007428:	f383 8811 	msr	BASEPRI, r3
 800742c:	f3bf 8f6f 	isb	sy
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	623b      	str	r3, [r7, #32]
}
 8007436:	bf00      	nop
 8007438:	bf00      	nop
 800743a:	e7fd      	b.n	8007438 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800743c:	f002 fbfc 	bl	8009c38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007440:	f3ef 8211 	mrs	r2, BASEPRI
 8007444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007448:	f383 8811 	msr	BASEPRI, r3
 800744c:	f3bf 8f6f 	isb	sy
 8007450:	f3bf 8f4f 	dsb	sy
 8007454:	61fa      	str	r2, [r7, #28]
 8007456:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007458:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800745a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800745c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800745e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007464:	429a      	cmp	r2, r3
 8007466:	d302      	bcc.n	800746e <xQueueGenericSendFromISR+0xc2>
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b02      	cmp	r3, #2
 800746c:	d12f      	bne.n	80074ce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800746e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007470:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007474:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800747a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	68b9      	ldr	r1, [r7, #8]
 8007482:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007484:	f000 fb70 	bl	8007b68 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007488:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800748c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007490:	d112      	bne.n	80074b8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007496:	2b00      	cmp	r3, #0
 8007498:	d016      	beq.n	80074c8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800749a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800749c:	3324      	adds	r3, #36	@ 0x24
 800749e:	4618      	mov	r0, r3
 80074a0:	f001 fac0 	bl	8008a24 <xTaskRemoveFromEventList>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00e      	beq.n	80074c8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	601a      	str	r2, [r3, #0]
 80074b6:	e007      	b.n	80074c8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80074b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80074bc:	3301      	adds	r3, #1
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	b25a      	sxtb	r2, r3
 80074c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80074c8:	2301      	movs	r3, #1
 80074ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80074cc:	e001      	b.n	80074d2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80074ce:	2300      	movs	r3, #0
 80074d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80074dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80074de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3740      	adds	r7, #64	@ 0x40
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b08e      	sub	sp, #56	@ 0x38
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80074f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10b      	bne.n	8007514 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80074fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	623b      	str	r3, [r7, #32]
}
 800750e:	bf00      	nop
 8007510:	bf00      	nop
 8007512:	e7fd      	b.n	8007510 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00b      	beq.n	8007534 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	61fb      	str	r3, [r7, #28]
}
 800752e:	bf00      	nop
 8007530:	bf00      	nop
 8007532:	e7fd      	b.n	8007530 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d103      	bne.n	8007544 <xQueueGiveFromISR+0x5c>
 800753c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <xQueueGiveFromISR+0x60>
 8007544:	2301      	movs	r3, #1
 8007546:	e000      	b.n	800754a <xQueueGiveFromISR+0x62>
 8007548:	2300      	movs	r3, #0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10b      	bne.n	8007566 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800754e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	61bb      	str	r3, [r7, #24]
}
 8007560:	bf00      	nop
 8007562:	bf00      	nop
 8007564:	e7fd      	b.n	8007562 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007566:	f002 fb67 	bl	8009c38 <vPortValidateInterruptPriority>
	__asm volatile
 800756a:	f3ef 8211 	mrs	r2, BASEPRI
 800756e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007572:	f383 8811 	msr	BASEPRI, r3
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	617a      	str	r2, [r7, #20]
 8007580:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007582:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007584:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800758a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007590:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007592:	429a      	cmp	r2, r3
 8007594:	d22b      	bcs.n	80075ee <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007598:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800759c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80075a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a2:	1c5a      	adds	r2, r3, #1
 80075a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80075a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80075ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b0:	d112      	bne.n	80075d8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d016      	beq.n	80075e8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075bc:	3324      	adds	r3, #36	@ 0x24
 80075be:	4618      	mov	r0, r3
 80075c0:	f001 fa30 	bl	8008a24 <xTaskRemoveFromEventList>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d00e      	beq.n	80075e8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00b      	beq.n	80075e8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	2201      	movs	r2, #1
 80075d4:	601a      	str	r2, [r3, #0]
 80075d6:	e007      	b.n	80075e8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80075d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075dc:	3301      	adds	r3, #1
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	b25a      	sxtb	r2, r3
 80075e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80075e8:	2301      	movs	r3, #1
 80075ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ec:	e001      	b.n	80075f2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80075ee:	2300      	movs	r3, #0
 80075f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80075f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f383 8811 	msr	BASEPRI, r3
}
 80075fc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80075fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007600:	4618      	mov	r0, r3
 8007602:	3738      	adds	r7, #56	@ 0x38
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b08c      	sub	sp, #48	@ 0x30
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007614:	2300      	movs	r3, #0
 8007616:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800761c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10b      	bne.n	800763a <xQueueReceive+0x32>
	__asm volatile
 8007622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007626:	f383 8811 	msr	BASEPRI, r3
 800762a:	f3bf 8f6f 	isb	sy
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	623b      	str	r3, [r7, #32]
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop
 8007638:	e7fd      	b.n	8007636 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d103      	bne.n	8007648 <xQueueReceive+0x40>
 8007640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007644:	2b00      	cmp	r3, #0
 8007646:	d101      	bne.n	800764c <xQueueReceive+0x44>
 8007648:	2301      	movs	r3, #1
 800764a:	e000      	b.n	800764e <xQueueReceive+0x46>
 800764c:	2300      	movs	r3, #0
 800764e:	2b00      	cmp	r3, #0
 8007650:	d10b      	bne.n	800766a <xQueueReceive+0x62>
	__asm volatile
 8007652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007656:	f383 8811 	msr	BASEPRI, r3
 800765a:	f3bf 8f6f 	isb	sy
 800765e:	f3bf 8f4f 	dsb	sy
 8007662:	61fb      	str	r3, [r7, #28]
}
 8007664:	bf00      	nop
 8007666:	bf00      	nop
 8007668:	e7fd      	b.n	8007666 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800766a:	f001 fb9b 	bl	8008da4 <xTaskGetSchedulerState>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d102      	bne.n	800767a <xQueueReceive+0x72>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <xQueueReceive+0x76>
 800767a:	2301      	movs	r3, #1
 800767c:	e000      	b.n	8007680 <xQueueReceive+0x78>
 800767e:	2300      	movs	r3, #0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d10b      	bne.n	800769c <xQueueReceive+0x94>
	__asm volatile
 8007684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007688:	f383 8811 	msr	BASEPRI, r3
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	f3bf 8f4f 	dsb	sy
 8007694:	61bb      	str	r3, [r7, #24]
}
 8007696:	bf00      	nop
 8007698:	bf00      	nop
 800769a:	e7fd      	b.n	8007698 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800769c:	f002 f9ec 	bl	8009a78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076a4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d01f      	beq.n	80076ec <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80076ac:	68b9      	ldr	r1, [r7, #8]
 80076ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076b0:	f000 fac4 	bl	8007c3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80076b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b6:	1e5a      	subs	r2, r3, #1
 80076b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ba:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076be:	691b      	ldr	r3, [r3, #16]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00f      	beq.n	80076e4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c6:	3310      	adds	r3, #16
 80076c8:	4618      	mov	r0, r3
 80076ca:	f001 f9ab 	bl	8008a24 <xTaskRemoveFromEventList>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d007      	beq.n	80076e4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80076d4:	4b3c      	ldr	r3, [pc, #240]	@ (80077c8 <xQueueReceive+0x1c0>)
 80076d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076da:	601a      	str	r2, [r3, #0]
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80076e4:	f002 f9fa 	bl	8009adc <vPortExitCritical>
				return pdPASS;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e069      	b.n	80077c0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d103      	bne.n	80076fa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80076f2:	f002 f9f3 	bl	8009adc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80076f6:	2300      	movs	r3, #0
 80076f8:	e062      	b.n	80077c0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80076fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d106      	bne.n	800770e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007700:	f107 0310 	add.w	r3, r7, #16
 8007704:	4618      	mov	r0, r3
 8007706:	f001 f9f1 	bl	8008aec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800770a:	2301      	movs	r3, #1
 800770c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800770e:	f002 f9e5 	bl	8009adc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007712:	f000 ff61 	bl	80085d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007716:	f002 f9af 	bl	8009a78 <vPortEnterCritical>
 800771a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800771c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007720:	b25b      	sxtb	r3, r3
 8007722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007726:	d103      	bne.n	8007730 <xQueueReceive+0x128>
 8007728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772a:	2200      	movs	r2, #0
 800772c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007732:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007736:	b25b      	sxtb	r3, r3
 8007738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800773c:	d103      	bne.n	8007746 <xQueueReceive+0x13e>
 800773e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007740:	2200      	movs	r2, #0
 8007742:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007746:	f002 f9c9 	bl	8009adc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800774a:	1d3a      	adds	r2, r7, #4
 800774c:	f107 0310 	add.w	r3, r7, #16
 8007750:	4611      	mov	r1, r2
 8007752:	4618      	mov	r0, r3
 8007754:	f001 f9e0 	bl	8008b18 <xTaskCheckForTimeOut>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d123      	bne.n	80077a6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800775e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007760:	f000 fae4 	bl	8007d2c <prvIsQueueEmpty>
 8007764:	4603      	mov	r3, r0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d017      	beq.n	800779a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800776a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776c:	3324      	adds	r3, #36	@ 0x24
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	4611      	mov	r1, r2
 8007772:	4618      	mov	r0, r3
 8007774:	f001 f904 	bl	8008980 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007778:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800777a:	f000 fa85 	bl	8007c88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800777e:	f000 ff39 	bl	80085f4 <xTaskResumeAll>
 8007782:	4603      	mov	r3, r0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d189      	bne.n	800769c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007788:	4b0f      	ldr	r3, [pc, #60]	@ (80077c8 <xQueueReceive+0x1c0>)
 800778a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	e780      	b.n	800769c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800779a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800779c:	f000 fa74 	bl	8007c88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077a0:	f000 ff28 	bl	80085f4 <xTaskResumeAll>
 80077a4:	e77a      	b.n	800769c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80077a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077a8:	f000 fa6e 	bl	8007c88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077ac:	f000 ff22 	bl	80085f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077b2:	f000 fabb 	bl	8007d2c <prvIsQueueEmpty>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	f43f af6f 	beq.w	800769c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80077be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3730      	adds	r7, #48	@ 0x30
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	e000ed04 	.word	0xe000ed04

080077cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b08e      	sub	sp, #56	@ 0x38
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80077d6:	2300      	movs	r3, #0
 80077d8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80077de:	2300      	movs	r3, #0
 80077e0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80077e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10b      	bne.n	8007800 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80077e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ec:	f383 8811 	msr	BASEPRI, r3
 80077f0:	f3bf 8f6f 	isb	sy
 80077f4:	f3bf 8f4f 	dsb	sy
 80077f8:	623b      	str	r3, [r7, #32]
}
 80077fa:	bf00      	nop
 80077fc:	bf00      	nop
 80077fe:	e7fd      	b.n	80077fc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00b      	beq.n	8007820 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	61fb      	str	r3, [r7, #28]
}
 800781a:	bf00      	nop
 800781c:	bf00      	nop
 800781e:	e7fd      	b.n	800781c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007820:	f001 fac0 	bl	8008da4 <xTaskGetSchedulerState>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d102      	bne.n	8007830 <xQueueSemaphoreTake+0x64>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <xQueueSemaphoreTake+0x68>
 8007830:	2301      	movs	r3, #1
 8007832:	e000      	b.n	8007836 <xQueueSemaphoreTake+0x6a>
 8007834:	2300      	movs	r3, #0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d10b      	bne.n	8007852 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800783a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783e:	f383 8811 	msr	BASEPRI, r3
 8007842:	f3bf 8f6f 	isb	sy
 8007846:	f3bf 8f4f 	dsb	sy
 800784a:	61bb      	str	r3, [r7, #24]
}
 800784c:	bf00      	nop
 800784e:	bf00      	nop
 8007850:	e7fd      	b.n	800784e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007852:	f002 f911 	bl	8009a78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800785c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785e:	2b00      	cmp	r3, #0
 8007860:	d024      	beq.n	80078ac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007864:	1e5a      	subs	r2, r3, #1
 8007866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007868:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800786a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d104      	bne.n	800787c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007872:	f001 fc11 	bl	8009098 <pvTaskIncrementMutexHeldCount>
 8007876:	4602      	mov	r2, r0
 8007878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800787c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787e:	691b      	ldr	r3, [r3, #16]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00f      	beq.n	80078a4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007886:	3310      	adds	r3, #16
 8007888:	4618      	mov	r0, r3
 800788a:	f001 f8cb 	bl	8008a24 <xTaskRemoveFromEventList>
 800788e:	4603      	mov	r3, r0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d007      	beq.n	80078a4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007894:	4b54      	ldr	r3, [pc, #336]	@ (80079e8 <xQueueSemaphoreTake+0x21c>)
 8007896:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800789a:	601a      	str	r2, [r3, #0]
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80078a4:	f002 f91a 	bl	8009adc <vPortExitCritical>
				return pdPASS;
 80078a8:	2301      	movs	r3, #1
 80078aa:	e098      	b.n	80079de <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d112      	bne.n	80078d8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80078b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00b      	beq.n	80078d0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80078b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078bc:	f383 8811 	msr	BASEPRI, r3
 80078c0:	f3bf 8f6f 	isb	sy
 80078c4:	f3bf 8f4f 	dsb	sy
 80078c8:	617b      	str	r3, [r7, #20]
}
 80078ca:	bf00      	nop
 80078cc:	bf00      	nop
 80078ce:	e7fd      	b.n	80078cc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80078d0:	f002 f904 	bl	8009adc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80078d4:	2300      	movs	r3, #0
 80078d6:	e082      	b.n	80079de <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80078d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d106      	bne.n	80078ec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80078de:	f107 030c 	add.w	r3, r7, #12
 80078e2:	4618      	mov	r0, r3
 80078e4:	f001 f902 	bl	8008aec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80078e8:	2301      	movs	r3, #1
 80078ea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80078ec:	f002 f8f6 	bl	8009adc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80078f0:	f000 fe72 	bl	80085d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80078f4:	f002 f8c0 	bl	8009a78 <vPortEnterCritical>
 80078f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078fe:	b25b      	sxtb	r3, r3
 8007900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007904:	d103      	bne.n	800790e <xQueueSemaphoreTake+0x142>
 8007906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007908:	2200      	movs	r2, #0
 800790a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800790e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007910:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007914:	b25b      	sxtb	r3, r3
 8007916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800791a:	d103      	bne.n	8007924 <xQueueSemaphoreTake+0x158>
 800791c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800791e:	2200      	movs	r2, #0
 8007920:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007924:	f002 f8da 	bl	8009adc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007928:	463a      	mov	r2, r7
 800792a:	f107 030c 	add.w	r3, r7, #12
 800792e:	4611      	mov	r1, r2
 8007930:	4618      	mov	r0, r3
 8007932:	f001 f8f1 	bl	8008b18 <xTaskCheckForTimeOut>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d132      	bne.n	80079a2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800793c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800793e:	f000 f9f5 	bl	8007d2c <prvIsQueueEmpty>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d026      	beq.n	8007996 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d109      	bne.n	8007964 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007950:	f002 f892 	bl	8009a78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	4618      	mov	r0, r3
 800795a:	f001 fa41 	bl	8008de0 <xTaskPriorityInherit>
 800795e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007960:	f002 f8bc 	bl	8009adc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007966:	3324      	adds	r3, #36	@ 0x24
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	4611      	mov	r1, r2
 800796c:	4618      	mov	r0, r3
 800796e:	f001 f807 	bl	8008980 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007972:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007974:	f000 f988 	bl	8007c88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007978:	f000 fe3c 	bl	80085f4 <xTaskResumeAll>
 800797c:	4603      	mov	r3, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	f47f af67 	bne.w	8007852 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007984:	4b18      	ldr	r3, [pc, #96]	@ (80079e8 <xQueueSemaphoreTake+0x21c>)
 8007986:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	f3bf 8f4f 	dsb	sy
 8007990:	f3bf 8f6f 	isb	sy
 8007994:	e75d      	b.n	8007852 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007996:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007998:	f000 f976 	bl	8007c88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800799c:	f000 fe2a 	bl	80085f4 <xTaskResumeAll>
 80079a0:	e757      	b.n	8007852 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80079a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80079a4:	f000 f970 	bl	8007c88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80079a8:	f000 fe24 	bl	80085f4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80079ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80079ae:	f000 f9bd 	bl	8007d2c <prvIsQueueEmpty>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f43f af4c 	beq.w	8007852 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80079ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00d      	beq.n	80079dc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80079c0:	f002 f85a 	bl	8009a78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80079c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80079c6:	f000 f8b7 	bl	8007b38 <prvGetDisinheritPriorityAfterTimeout>
 80079ca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80079cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80079d2:	4618      	mov	r0, r3
 80079d4:	f001 fadc 	bl	8008f90 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80079d8:	f002 f880 	bl	8009adc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80079dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3738      	adds	r7, #56	@ 0x38
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	e000ed04 	.word	0xe000ed04

080079ec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b08e      	sub	sp, #56	@ 0x38
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	60f8      	str	r0, [r7, #12]
 80079f4:	60b9      	str	r1, [r7, #8]
 80079f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80079fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10b      	bne.n	8007a1a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a06:	f383 8811 	msr	BASEPRI, r3
 8007a0a:	f3bf 8f6f 	isb	sy
 8007a0e:	f3bf 8f4f 	dsb	sy
 8007a12:	623b      	str	r3, [r7, #32]
}
 8007a14:	bf00      	nop
 8007a16:	bf00      	nop
 8007a18:	e7fd      	b.n	8007a16 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d103      	bne.n	8007a28 <xQueueReceiveFromISR+0x3c>
 8007a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d101      	bne.n	8007a2c <xQueueReceiveFromISR+0x40>
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e000      	b.n	8007a2e <xQueueReceiveFromISR+0x42>
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10b      	bne.n	8007a4a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	61fb      	str	r3, [r7, #28]
}
 8007a44:	bf00      	nop
 8007a46:	bf00      	nop
 8007a48:	e7fd      	b.n	8007a46 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a4a:	f002 f8f5 	bl	8009c38 <vPortValidateInterruptPriority>
	__asm volatile
 8007a4e:	f3ef 8211 	mrs	r2, BASEPRI
 8007a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a56:	f383 8811 	msr	BASEPRI, r3
 8007a5a:	f3bf 8f6f 	isb	sy
 8007a5e:	f3bf 8f4f 	dsb	sy
 8007a62:	61ba      	str	r2, [r7, #24]
 8007a64:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007a66:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a6e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d02f      	beq.n	8007ad6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a80:	68b9      	ldr	r1, [r7, #8]
 8007a82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a84:	f000 f8da 	bl	8007c3c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8a:	1e5a      	subs	r2, r3, #1
 8007a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007a90:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a98:	d112      	bne.n	8007ac0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d016      	beq.n	8007ad0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa4:	3310      	adds	r3, #16
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f000 ffbc 	bl	8008a24 <xTaskRemoveFromEventList>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00e      	beq.n	8007ad0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00b      	beq.n	8007ad0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	601a      	str	r2, [r3, #0]
 8007abe:	e007      	b.n	8007ad0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007ac0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	b25a      	sxtb	r2, r3
 8007aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad4:	e001      	b.n	8007ada <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007adc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	f383 8811 	msr	BASEPRI, r3
}
 8007ae4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3738      	adds	r7, #56	@ 0x38
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d10b      	bne.n	8007b1a <vQueueDelete+0x2a>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	60bb      	str	r3, [r7, #8]
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	e7fd      	b.n	8007b16 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f000 f95e 	bl	8007ddc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d102      	bne.n	8007b30 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007b2a:	68f8      	ldr	r0, [r7, #12]
 8007b2c:	f002 f994 	bl	8009e58 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007b30:	bf00      	nop
 8007b32:	3710      	adds	r7, #16
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d006      	beq.n	8007b56 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007b52:	60fb      	str	r3, [r7, #12]
 8007b54:	e001      	b.n	8007b5a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007b56:	2300      	movs	r3, #0
 8007b58:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
	}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3714      	adds	r7, #20
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b086      	sub	sp, #24
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007b74:	2300      	movs	r3, #0
 8007b76:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b7c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10d      	bne.n	8007ba2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d14d      	bne.n	8007c2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	4618      	mov	r0, r3
 8007b94:	f001 f98c 	bl	8008eb0 <xTaskPriorityDisinherit>
 8007b98:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	609a      	str	r2, [r3, #8]
 8007ba0:	e043      	b.n	8007c2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d119      	bne.n	8007bdc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6858      	ldr	r0, [r3, #4]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	68b9      	ldr	r1, [r7, #8]
 8007bb4:	f008 fe59 	bl	801086a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	685a      	ldr	r2, [r3, #4]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc0:	441a      	add	r2, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	685a      	ldr	r2, [r3, #4]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d32b      	bcc.n	8007c2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	605a      	str	r2, [r3, #4]
 8007bda:	e026      	b.n	8007c2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	68d8      	ldr	r0, [r3, #12]
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be4:	461a      	mov	r2, r3
 8007be6:	68b9      	ldr	r1, [r7, #8]
 8007be8:	f008 fe3f 	bl	801086a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	68da      	ldr	r2, [r3, #12]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf4:	425b      	negs	r3, r3
 8007bf6:	441a      	add	r2, r3
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	68da      	ldr	r2, [r3, #12]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d207      	bcs.n	8007c18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	689a      	ldr	r2, [r3, #8]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c10:	425b      	negs	r3, r3
 8007c12:	441a      	add	r2, r3
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	d105      	bne.n	8007c2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d002      	beq.n	8007c2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	3b01      	subs	r3, #1
 8007c28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	1c5a      	adds	r2, r3, #1
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007c32:	697b      	ldr	r3, [r7, #20]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3718      	adds	r7, #24
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d018      	beq.n	8007c80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	68da      	ldr	r2, [r3, #12]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	441a      	add	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	68da      	ldr	r2, [r3, #12]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d303      	bcc.n	8007c70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	68d9      	ldr	r1, [r3, #12]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c78:	461a      	mov	r2, r3
 8007c7a:	6838      	ldr	r0, [r7, #0]
 8007c7c:	f008 fdf5 	bl	801086a <memcpy>
	}
}
 8007c80:	bf00      	nop
 8007c82:	3708      	adds	r7, #8
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b084      	sub	sp, #16
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c90:	f001 fef2 	bl	8009a78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c9c:	e011      	b.n	8007cc2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d012      	beq.n	8007ccc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	3324      	adds	r3, #36	@ 0x24
 8007caa:	4618      	mov	r0, r3
 8007cac:	f000 feba 	bl	8008a24 <xTaskRemoveFromEventList>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d001      	beq.n	8007cba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007cb6:	f000 ff93 	bl	8008be0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	dce9      	bgt.n	8007c9e <prvUnlockQueue+0x16>
 8007cca:	e000      	b.n	8007cce <prvUnlockQueue+0x46>
					break;
 8007ccc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	22ff      	movs	r2, #255	@ 0xff
 8007cd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007cd6:	f001 ff01 	bl	8009adc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007cda:	f001 fecd 	bl	8009a78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ce4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ce6:	e011      	b.n	8007d0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	691b      	ldr	r3, [r3, #16]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d012      	beq.n	8007d16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	3310      	adds	r3, #16
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f000 fe95 	bl	8008a24 <xTaskRemoveFromEventList>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007d00:	f000 ff6e 	bl	8008be0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007d04:	7bbb      	ldrb	r3, [r7, #14]
 8007d06:	3b01      	subs	r3, #1
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007d0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	dce9      	bgt.n	8007ce8 <prvUnlockQueue+0x60>
 8007d14:	e000      	b.n	8007d18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007d16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	22ff      	movs	r2, #255	@ 0xff
 8007d1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007d20:	f001 fedc 	bl	8009adc <vPortExitCritical>
}
 8007d24:	bf00      	nop
 8007d26:	3710      	adds	r7, #16
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d34:	f001 fea0 	bl	8009a78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d102      	bne.n	8007d46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007d40:	2301      	movs	r3, #1
 8007d42:	60fb      	str	r3, [r7, #12]
 8007d44:	e001      	b.n	8007d4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007d46:	2300      	movs	r3, #0
 8007d48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d4a:	f001 fec7 	bl	8009adc <vPortExitCritical>

	return xReturn;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d60:	f001 fe8a 	bl	8009a78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d102      	bne.n	8007d76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007d70:	2301      	movs	r3, #1
 8007d72:	60fb      	str	r3, [r7, #12]
 8007d74:	e001      	b.n	8007d7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007d76:	2300      	movs	r3, #0
 8007d78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d7a:	f001 feaf 	bl	8009adc <vPortExitCritical>

	return xReturn;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3710      	adds	r7, #16
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d92:	2300      	movs	r3, #0
 8007d94:	60fb      	str	r3, [r7, #12]
 8007d96:	e014      	b.n	8007dc2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d98:	4a0f      	ldr	r2, [pc, #60]	@ (8007dd8 <vQueueAddToRegistry+0x50>)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d10b      	bne.n	8007dbc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007da4:	490c      	ldr	r1, [pc, #48]	@ (8007dd8 <vQueueAddToRegistry+0x50>)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007dae:	4a0a      	ldr	r2, [pc, #40]	@ (8007dd8 <vQueueAddToRegistry+0x50>)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	00db      	lsls	r3, r3, #3
 8007db4:	4413      	add	r3, r2
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007dba:	e006      	b.n	8007dca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	60fb      	str	r3, [r7, #12]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2b07      	cmp	r3, #7
 8007dc6:	d9e7      	bls.n	8007d98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007dc8:	bf00      	nop
 8007dca:	bf00      	nop
 8007dcc:	3714      	adds	r7, #20
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	20000c4c 	.word	0x20000c4c

08007ddc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007de4:	2300      	movs	r3, #0
 8007de6:	60fb      	str	r3, [r7, #12]
 8007de8:	e016      	b.n	8007e18 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007dea:	4a10      	ldr	r2, [pc, #64]	@ (8007e2c <vQueueUnregisterQueue+0x50>)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	00db      	lsls	r3, r3, #3
 8007df0:	4413      	add	r3, r2
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d10b      	bne.n	8007e12 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8007e2c <vQueueUnregisterQueue+0x50>)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2100      	movs	r1, #0
 8007e00:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007e04:	4a09      	ldr	r2, [pc, #36]	@ (8007e2c <vQueueUnregisterQueue+0x50>)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	00db      	lsls	r3, r3, #3
 8007e0a:	4413      	add	r3, r2
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	605a      	str	r2, [r3, #4]
				break;
 8007e10:	e006      	b.n	8007e20 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	3301      	adds	r3, #1
 8007e16:	60fb      	str	r3, [r7, #12]
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2b07      	cmp	r3, #7
 8007e1c:	d9e5      	bls.n	8007dea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007e1e:	bf00      	nop
 8007e20:	bf00      	nop
 8007e22:	3714      	adds	r7, #20
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr
 8007e2c:	20000c4c 	.word	0x20000c4c

08007e30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007e40:	f001 fe1a 	bl	8009a78 <vPortEnterCritical>
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e4a:	b25b      	sxtb	r3, r3
 8007e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e50:	d103      	bne.n	8007e5a <vQueueWaitForMessageRestricted+0x2a>
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e60:	b25b      	sxtb	r3, r3
 8007e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e66:	d103      	bne.n	8007e70 <vQueueWaitForMessageRestricted+0x40>
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e70:	f001 fe34 	bl	8009adc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d106      	bne.n	8007e8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	3324      	adds	r3, #36	@ 0x24
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	68b9      	ldr	r1, [r7, #8]
 8007e84:	4618      	mov	r0, r3
 8007e86:	f000 fda1 	bl	80089cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007e8a:	6978      	ldr	r0, [r7, #20]
 8007e8c:	f7ff fefc 	bl	8007c88 <prvUnlockQueue>
	}
 8007e90:	bf00      	nop
 8007e92:	3718      	adds	r7, #24
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b08e      	sub	sp, #56	@ 0x38
 8007e9c:	af04      	add	r7, sp, #16
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
 8007ea4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10b      	bne.n	8007ec4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb0:	f383 8811 	msr	BASEPRI, r3
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	623b      	str	r3, [r7, #32]
}
 8007ebe:	bf00      	nop
 8007ec0:	bf00      	nop
 8007ec2:	e7fd      	b.n	8007ec0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d10b      	bne.n	8007ee2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ece:	f383 8811 	msr	BASEPRI, r3
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	61fb      	str	r3, [r7, #28]
}
 8007edc:	bf00      	nop
 8007ede:	bf00      	nop
 8007ee0:	e7fd      	b.n	8007ede <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007ee2:	235c      	movs	r3, #92	@ 0x5c
 8007ee4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	2b5c      	cmp	r3, #92	@ 0x5c
 8007eea:	d00b      	beq.n	8007f04 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef0:	f383 8811 	msr	BASEPRI, r3
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	f3bf 8f4f 	dsb	sy
 8007efc:	61bb      	str	r3, [r7, #24]
}
 8007efe:	bf00      	nop
 8007f00:	bf00      	nop
 8007f02:	e7fd      	b.n	8007f00 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007f04:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d01e      	beq.n	8007f4a <xTaskCreateStatic+0xb2>
 8007f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d01b      	beq.n	8007f4a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f14:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f1a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1e:	2202      	movs	r2, #2
 8007f20:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007f24:	2300      	movs	r3, #0
 8007f26:	9303      	str	r3, [sp, #12]
 8007f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2a:	9302      	str	r3, [sp, #8]
 8007f2c:	f107 0314 	add.w	r3, r7, #20
 8007f30:	9301      	str	r3, [sp, #4]
 8007f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f34:	9300      	str	r3, [sp, #0]
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	68b9      	ldr	r1, [r7, #8]
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f000 f850 	bl	8007fe2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007f44:	f000 f8de 	bl	8008104 <prvAddNewTaskToReadyList>
 8007f48:	e001      	b.n	8007f4e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007f4e:	697b      	ldr	r3, [r7, #20]
	}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3728      	adds	r7, #40	@ 0x28
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b08c      	sub	sp, #48	@ 0x30
 8007f5c:	af04      	add	r7, sp, #16
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	603b      	str	r3, [r7, #0]
 8007f64:	4613      	mov	r3, r2
 8007f66:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007f68:	88fb      	ldrh	r3, [r7, #6]
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f001 fea5 	bl	8009cbc <pvPortMalloc>
 8007f72:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d00e      	beq.n	8007f98 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007f7a:	205c      	movs	r0, #92	@ 0x5c
 8007f7c:	f001 fe9e 	bl	8009cbc <pvPortMalloc>
 8007f80:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d003      	beq.n	8007f90 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007f8e:	e005      	b.n	8007f9c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007f90:	6978      	ldr	r0, [r7, #20]
 8007f92:	f001 ff61 	bl	8009e58 <vPortFree>
 8007f96:	e001      	b.n	8007f9c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f9c:	69fb      	ldr	r3, [r7, #28]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d017      	beq.n	8007fd2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007faa:	88fa      	ldrh	r2, [r7, #6]
 8007fac:	2300      	movs	r3, #0
 8007fae:	9303      	str	r3, [sp, #12]
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	9302      	str	r3, [sp, #8]
 8007fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fb6:	9301      	str	r3, [sp, #4]
 8007fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	68b9      	ldr	r1, [r7, #8]
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	f000 f80e 	bl	8007fe2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007fc6:	69f8      	ldr	r0, [r7, #28]
 8007fc8:	f000 f89c 	bl	8008104 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	61bb      	str	r3, [r7, #24]
 8007fd0:	e002      	b.n	8007fd8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8007fd6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007fd8:	69bb      	ldr	r3, [r7, #24]
	}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3720      	adds	r7, #32
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}

08007fe2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007fe2:	b580      	push	{r7, lr}
 8007fe4:	b088      	sub	sp, #32
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	60f8      	str	r0, [r7, #12]
 8007fea:	60b9      	str	r1, [r7, #8]
 8007fec:	607a      	str	r2, [r7, #4]
 8007fee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	21a5      	movs	r1, #165	@ 0xa5
 8007ffc:	f008 fba9 	bl	8010752 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008002:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800800a:	3b01      	subs	r3, #1
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	4413      	add	r3, r2
 8008010:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	f023 0307 	bic.w	r3, r3, #7
 8008018:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	f003 0307 	and.w	r3, r3, #7
 8008020:	2b00      	cmp	r3, #0
 8008022:	d00b      	beq.n	800803c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008028:	f383 8811 	msr	BASEPRI, r3
 800802c:	f3bf 8f6f 	isb	sy
 8008030:	f3bf 8f4f 	dsb	sy
 8008034:	617b      	str	r3, [r7, #20]
}
 8008036:	bf00      	nop
 8008038:	bf00      	nop
 800803a:	e7fd      	b.n	8008038 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d01f      	beq.n	8008082 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008042:	2300      	movs	r3, #0
 8008044:	61fb      	str	r3, [r7, #28]
 8008046:	e012      	b.n	800806e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008048:	68ba      	ldr	r2, [r7, #8]
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	4413      	add	r3, r2
 800804e:	7819      	ldrb	r1, [r3, #0]
 8008050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	4413      	add	r3, r2
 8008056:	3334      	adds	r3, #52	@ 0x34
 8008058:	460a      	mov	r2, r1
 800805a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800805c:	68ba      	ldr	r2, [r7, #8]
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	4413      	add	r3, r2
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d006      	beq.n	8008076 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	3301      	adds	r3, #1
 800806c:	61fb      	str	r3, [r7, #28]
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	2b0f      	cmp	r3, #15
 8008072:	d9e9      	bls.n	8008048 <prvInitialiseNewTask+0x66>
 8008074:	e000      	b.n	8008078 <prvInitialiseNewTask+0x96>
			{
				break;
 8008076:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807a:	2200      	movs	r2, #0
 800807c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008080:	e003      	b.n	800808a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008084:	2200      	movs	r2, #0
 8008086:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800808a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808c:	2b37      	cmp	r3, #55	@ 0x37
 800808e:	d901      	bls.n	8008094 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008090:	2337      	movs	r3, #55	@ 0x37
 8008092:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008096:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008098:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800809a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800809e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80080a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a2:	2200      	movs	r2, #0
 80080a4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80080a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a8:	3304      	adds	r3, #4
 80080aa:	4618      	mov	r0, r3
 80080ac:	f7fe fe34 	bl	8006d18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80080b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b2:	3318      	adds	r3, #24
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7fe fe2f 	bl	8006d18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80080ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80080c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80080ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080ce:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80080d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d2:	2200      	movs	r2, #0
 80080d4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80080d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	68f9      	ldr	r1, [r7, #12]
 80080e2:	69b8      	ldr	r0, [r7, #24]
 80080e4:	f001 fb9a 	bl	800981c <pxPortInitialiseStack>
 80080e8:	4602      	mov	r2, r0
 80080ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80080ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d002      	beq.n	80080fa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80080f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080fa:	bf00      	nop
 80080fc:	3720      	adds	r7, #32
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
	...

08008104 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b082      	sub	sp, #8
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800810c:	f001 fcb4 	bl	8009a78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008110:	4b2d      	ldr	r3, [pc, #180]	@ (80081c8 <prvAddNewTaskToReadyList+0xc4>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	3301      	adds	r3, #1
 8008116:	4a2c      	ldr	r2, [pc, #176]	@ (80081c8 <prvAddNewTaskToReadyList+0xc4>)
 8008118:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800811a:	4b2c      	ldr	r3, [pc, #176]	@ (80081cc <prvAddNewTaskToReadyList+0xc8>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d109      	bne.n	8008136 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008122:	4a2a      	ldr	r2, [pc, #168]	@ (80081cc <prvAddNewTaskToReadyList+0xc8>)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008128:	4b27      	ldr	r3, [pc, #156]	@ (80081c8 <prvAddNewTaskToReadyList+0xc4>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2b01      	cmp	r3, #1
 800812e:	d110      	bne.n	8008152 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008130:	f000 fd7a 	bl	8008c28 <prvInitialiseTaskLists>
 8008134:	e00d      	b.n	8008152 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008136:	4b26      	ldr	r3, [pc, #152]	@ (80081d0 <prvAddNewTaskToReadyList+0xcc>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d109      	bne.n	8008152 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800813e:	4b23      	ldr	r3, [pc, #140]	@ (80081cc <prvAddNewTaskToReadyList+0xc8>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008148:	429a      	cmp	r2, r3
 800814a:	d802      	bhi.n	8008152 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800814c:	4a1f      	ldr	r2, [pc, #124]	@ (80081cc <prvAddNewTaskToReadyList+0xc8>)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008152:	4b20      	ldr	r3, [pc, #128]	@ (80081d4 <prvAddNewTaskToReadyList+0xd0>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	3301      	adds	r3, #1
 8008158:	4a1e      	ldr	r2, [pc, #120]	@ (80081d4 <prvAddNewTaskToReadyList+0xd0>)
 800815a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800815c:	4b1d      	ldr	r3, [pc, #116]	@ (80081d4 <prvAddNewTaskToReadyList+0xd0>)
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008168:	4b1b      	ldr	r3, [pc, #108]	@ (80081d8 <prvAddNewTaskToReadyList+0xd4>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	429a      	cmp	r2, r3
 800816e:	d903      	bls.n	8008178 <prvAddNewTaskToReadyList+0x74>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008174:	4a18      	ldr	r2, [pc, #96]	@ (80081d8 <prvAddNewTaskToReadyList+0xd4>)
 8008176:	6013      	str	r3, [r2, #0]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800817c:	4613      	mov	r3, r2
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	4413      	add	r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	4a15      	ldr	r2, [pc, #84]	@ (80081dc <prvAddNewTaskToReadyList+0xd8>)
 8008186:	441a      	add	r2, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3304      	adds	r3, #4
 800818c:	4619      	mov	r1, r3
 800818e:	4610      	mov	r0, r2
 8008190:	f7fe fdcf 	bl	8006d32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008194:	f001 fca2 	bl	8009adc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008198:	4b0d      	ldr	r3, [pc, #52]	@ (80081d0 <prvAddNewTaskToReadyList+0xcc>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00e      	beq.n	80081be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80081a0:	4b0a      	ldr	r3, [pc, #40]	@ (80081cc <prvAddNewTaskToReadyList+0xc8>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d207      	bcs.n	80081be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80081ae:	4b0c      	ldr	r3, [pc, #48]	@ (80081e0 <prvAddNewTaskToReadyList+0xdc>)
 80081b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	f3bf 8f4f 	dsb	sy
 80081ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081be:	bf00      	nop
 80081c0:	3708      	adds	r7, #8
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	20001160 	.word	0x20001160
 80081cc:	20000c8c 	.word	0x20000c8c
 80081d0:	2000116c 	.word	0x2000116c
 80081d4:	2000117c 	.word	0x2000117c
 80081d8:	20001168 	.word	0x20001168
 80081dc:	20000c90 	.word	0x20000c90
 80081e0:	e000ed04 	.word	0xe000ed04

080081e4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80081ec:	f001 fc44 	bl	8009a78 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d102      	bne.n	80081fc <vTaskDelete+0x18>
 80081f6:	4b2d      	ldr	r3, [pc, #180]	@ (80082ac <vTaskDelete+0xc8>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	e000      	b.n	80081fe <vTaskDelete+0x1a>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	3304      	adds	r3, #4
 8008204:	4618      	mov	r0, r3
 8008206:	f7fe fdf1 	bl	8006dec <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820e:	2b00      	cmp	r3, #0
 8008210:	d004      	beq.n	800821c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	3318      	adds	r3, #24
 8008216:	4618      	mov	r0, r3
 8008218:	f7fe fde8 	bl	8006dec <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800821c:	4b24      	ldr	r3, [pc, #144]	@ (80082b0 <vTaskDelete+0xcc>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3301      	adds	r3, #1
 8008222:	4a23      	ldr	r2, [pc, #140]	@ (80082b0 <vTaskDelete+0xcc>)
 8008224:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008226:	4b21      	ldr	r3, [pc, #132]	@ (80082ac <vTaskDelete+0xc8>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	429a      	cmp	r2, r3
 800822e:	d10b      	bne.n	8008248 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	3304      	adds	r3, #4
 8008234:	4619      	mov	r1, r3
 8008236:	481f      	ldr	r0, [pc, #124]	@ (80082b4 <vTaskDelete+0xd0>)
 8008238:	f7fe fd7b 	bl	8006d32 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800823c:	4b1e      	ldr	r3, [pc, #120]	@ (80082b8 <vTaskDelete+0xd4>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	3301      	adds	r3, #1
 8008242:	4a1d      	ldr	r2, [pc, #116]	@ (80082b8 <vTaskDelete+0xd4>)
 8008244:	6013      	str	r3, [r2, #0]
 8008246:	e009      	b.n	800825c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008248:	4b1c      	ldr	r3, [pc, #112]	@ (80082bc <vTaskDelete+0xd8>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3b01      	subs	r3, #1
 800824e:	4a1b      	ldr	r2, [pc, #108]	@ (80082bc <vTaskDelete+0xd8>)
 8008250:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 fd56 	bl	8008d04 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008258:	f000 fd84 	bl	8008d64 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800825c:	f001 fc3e 	bl	8009adc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008260:	4b17      	ldr	r3, [pc, #92]	@ (80082c0 <vTaskDelete+0xdc>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d01c      	beq.n	80082a2 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8008268:	4b10      	ldr	r3, [pc, #64]	@ (80082ac <vTaskDelete+0xc8>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	429a      	cmp	r2, r3
 8008270:	d117      	bne.n	80082a2 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008272:	4b14      	ldr	r3, [pc, #80]	@ (80082c4 <vTaskDelete+0xe0>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00b      	beq.n	8008292 <vTaskDelete+0xae>
	__asm volatile
 800827a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800827e:	f383 8811 	msr	BASEPRI, r3
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	f3bf 8f4f 	dsb	sy
 800828a:	60bb      	str	r3, [r7, #8]
}
 800828c:	bf00      	nop
 800828e:	bf00      	nop
 8008290:	e7fd      	b.n	800828e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8008292:	4b0d      	ldr	r3, [pc, #52]	@ (80082c8 <vTaskDelete+0xe4>)
 8008294:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008298:	601a      	str	r2, [r3, #0]
 800829a:	f3bf 8f4f 	dsb	sy
 800829e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80082a2:	bf00      	nop
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	20000c8c 	.word	0x20000c8c
 80082b0:	2000117c 	.word	0x2000117c
 80082b4:	20001134 	.word	0x20001134
 80082b8:	20001148 	.word	0x20001148
 80082bc:	20001160 	.word	0x20001160
 80082c0:	2000116c 	.word	0x2000116c
 80082c4:	20001188 	.word	0x20001188
 80082c8:	e000ed04 	.word	0xe000ed04

080082cc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b08a      	sub	sp, #40	@ 0x28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80082d6:	2300      	movs	r3, #0
 80082d8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d10b      	bne.n	80082f8 <vTaskDelayUntil+0x2c>
	__asm volatile
 80082e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e4:	f383 8811 	msr	BASEPRI, r3
 80082e8:	f3bf 8f6f 	isb	sy
 80082ec:	f3bf 8f4f 	dsb	sy
 80082f0:	617b      	str	r3, [r7, #20]
}
 80082f2:	bf00      	nop
 80082f4:	bf00      	nop
 80082f6:	e7fd      	b.n	80082f4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d10b      	bne.n	8008316 <vTaskDelayUntil+0x4a>
	__asm volatile
 80082fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008302:	f383 8811 	msr	BASEPRI, r3
 8008306:	f3bf 8f6f 	isb	sy
 800830a:	f3bf 8f4f 	dsb	sy
 800830e:	613b      	str	r3, [r7, #16]
}
 8008310:	bf00      	nop
 8008312:	bf00      	nop
 8008314:	e7fd      	b.n	8008312 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008316:	4b2a      	ldr	r3, [pc, #168]	@ (80083c0 <vTaskDelayUntil+0xf4>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d00b      	beq.n	8008336 <vTaskDelayUntil+0x6a>
	__asm volatile
 800831e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008322:	f383 8811 	msr	BASEPRI, r3
 8008326:	f3bf 8f6f 	isb	sy
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	60fb      	str	r3, [r7, #12]
}
 8008330:	bf00      	nop
 8008332:	bf00      	nop
 8008334:	e7fd      	b.n	8008332 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8008336:	f000 f94f 	bl	80085d8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800833a:	4b22      	ldr	r3, [pc, #136]	@ (80083c4 <vTaskDelayUntil+0xf8>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	683a      	ldr	r2, [r7, #0]
 8008346:	4413      	add	r3, r2
 8008348:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	6a3a      	ldr	r2, [r7, #32]
 8008350:	429a      	cmp	r2, r3
 8008352:	d20b      	bcs.n	800836c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	69fa      	ldr	r2, [r7, #28]
 800835a:	429a      	cmp	r2, r3
 800835c:	d211      	bcs.n	8008382 <vTaskDelayUntil+0xb6>
 800835e:	69fa      	ldr	r2, [r7, #28]
 8008360:	6a3b      	ldr	r3, [r7, #32]
 8008362:	429a      	cmp	r2, r3
 8008364:	d90d      	bls.n	8008382 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008366:	2301      	movs	r3, #1
 8008368:	627b      	str	r3, [r7, #36]	@ 0x24
 800836a:	e00a      	b.n	8008382 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	69fa      	ldr	r2, [r7, #28]
 8008372:	429a      	cmp	r2, r3
 8008374:	d303      	bcc.n	800837e <vTaskDelayUntil+0xb2>
 8008376:	69fa      	ldr	r2, [r7, #28]
 8008378:	6a3b      	ldr	r3, [r7, #32]
 800837a:	429a      	cmp	r2, r3
 800837c:	d901      	bls.n	8008382 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800837e:	2301      	movs	r3, #1
 8008380:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	69fa      	ldr	r2, [r7, #28]
 8008386:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838a:	2b00      	cmp	r3, #0
 800838c:	d006      	beq.n	800839c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800838e:	69fa      	ldr	r2, [r7, #28]
 8008390:	6a3b      	ldr	r3, [r7, #32]
 8008392:	1ad3      	subs	r3, r2, r3
 8008394:	2100      	movs	r1, #0
 8008396:	4618      	mov	r0, r3
 8008398:	f000 fe92 	bl	80090c0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800839c:	f000 f92a 	bl	80085f4 <xTaskResumeAll>
 80083a0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d107      	bne.n	80083b8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80083a8:	4b07      	ldr	r3, [pc, #28]	@ (80083c8 <vTaskDelayUntil+0xfc>)
 80083aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083ae:	601a      	str	r2, [r3, #0]
 80083b0:	f3bf 8f4f 	dsb	sy
 80083b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80083b8:	bf00      	nop
 80083ba:	3728      	adds	r7, #40	@ 0x28
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	20001188 	.word	0x20001188
 80083c4:	20001164 	.word	0x20001164
 80083c8:	e000ed04 	.word	0xe000ed04

080083cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b084      	sub	sp, #16
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80083d4:	2300      	movs	r3, #0
 80083d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d018      	beq.n	8008410 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80083de:	4b14      	ldr	r3, [pc, #80]	@ (8008430 <vTaskDelay+0x64>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00b      	beq.n	80083fe <vTaskDelay+0x32>
	__asm volatile
 80083e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ea:	f383 8811 	msr	BASEPRI, r3
 80083ee:	f3bf 8f6f 	isb	sy
 80083f2:	f3bf 8f4f 	dsb	sy
 80083f6:	60bb      	str	r3, [r7, #8]
}
 80083f8:	bf00      	nop
 80083fa:	bf00      	nop
 80083fc:	e7fd      	b.n	80083fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80083fe:	f000 f8eb 	bl	80085d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008402:	2100      	movs	r1, #0
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 fe5b 	bl	80090c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800840a:	f000 f8f3 	bl	80085f4 <xTaskResumeAll>
 800840e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d107      	bne.n	8008426 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008416:	4b07      	ldr	r3, [pc, #28]	@ (8008434 <vTaskDelay+0x68>)
 8008418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008426:	bf00      	nop
 8008428:	3710      	adds	r7, #16
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	20001188 	.word	0x20001188
 8008434:	e000ed04 	.word	0xe000ed04

08008438 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8008438:	b580      	push	{r7, lr}
 800843a:	b088      	sub	sp, #32
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d10b      	bne.n	8008462 <eTaskGetState+0x2a>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	60bb      	str	r3, [r7, #8]
}
 800845c:	bf00      	nop
 800845e:	bf00      	nop
 8008460:	e7fd      	b.n	800845e <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8008462:	4b24      	ldr	r3, [pc, #144]	@ (80084f4 <eTaskGetState+0xbc>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	69ba      	ldr	r2, [r7, #24]
 8008468:	429a      	cmp	r2, r3
 800846a:	d102      	bne.n	8008472 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800846c:	2300      	movs	r3, #0
 800846e:	77fb      	strb	r3, [r7, #31]
 8008470:	e03a      	b.n	80084e8 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8008472:	f001 fb01 	bl	8009a78 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800847c:	4b1e      	ldr	r3, [pc, #120]	@ (80084f8 <eTaskGetState+0xc0>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8008482:	4b1e      	ldr	r3, [pc, #120]	@ (80084fc <eTaskGetState+0xc4>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8008488:	f001 fb28 	bl	8009adc <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800848c:	697a      	ldr	r2, [r7, #20]
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	429a      	cmp	r2, r3
 8008492:	d003      	beq.n	800849c <eTaskGetState+0x64>
 8008494:	697a      	ldr	r2, [r7, #20]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	429a      	cmp	r2, r3
 800849a:	d102      	bne.n	80084a2 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800849c:	2302      	movs	r3, #2
 800849e:	77fb      	strb	r3, [r7, #31]
 80084a0:	e022      	b.n	80084e8 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	4a16      	ldr	r2, [pc, #88]	@ (8008500 <eTaskGetState+0xc8>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d112      	bne.n	80084d0 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d10b      	bne.n	80084ca <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d102      	bne.n	80084c4 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 80084be:	2302      	movs	r3, #2
 80084c0:	77fb      	strb	r3, [r7, #31]
 80084c2:	e011      	b.n	80084e8 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 80084c4:	2303      	movs	r3, #3
 80084c6:	77fb      	strb	r3, [r7, #31]
 80084c8:	e00e      	b.n	80084e8 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 80084ca:	2302      	movs	r3, #2
 80084cc:	77fb      	strb	r3, [r7, #31]
 80084ce:	e00b      	b.n	80084e8 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008504 <eTaskGetState+0xcc>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d002      	beq.n	80084de <eTaskGetState+0xa6>
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d102      	bne.n	80084e4 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 80084de:	2304      	movs	r3, #4
 80084e0:	77fb      	strb	r3, [r7, #31]
 80084e2:	e001      	b.n	80084e8 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80084e4:	2301      	movs	r3, #1
 80084e6:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 80084e8:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80084ea:	4618      	mov	r0, r3
 80084ec:	3720      	adds	r7, #32
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	20000c8c 	.word	0x20000c8c
 80084f8:	20001118 	.word	0x20001118
 80084fc:	2000111c 	.word	0x2000111c
 8008500:	2000114c 	.word	0x2000114c
 8008504:	20001134 	.word	0x20001134

08008508 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b08a      	sub	sp, #40	@ 0x28
 800850c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800850e:	2300      	movs	r3, #0
 8008510:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008512:	2300      	movs	r3, #0
 8008514:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008516:	463a      	mov	r2, r7
 8008518:	1d39      	adds	r1, r7, #4
 800851a:	f107 0308 	add.w	r3, r7, #8
 800851e:	4618      	mov	r0, r3
 8008520:	f7fe fba6 	bl	8006c70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008524:	6839      	ldr	r1, [r7, #0]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68ba      	ldr	r2, [r7, #8]
 800852a:	9202      	str	r2, [sp, #8]
 800852c:	9301      	str	r3, [sp, #4]
 800852e:	2300      	movs	r3, #0
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	2300      	movs	r3, #0
 8008534:	460a      	mov	r2, r1
 8008536:	4922      	ldr	r1, [pc, #136]	@ (80085c0 <vTaskStartScheduler+0xb8>)
 8008538:	4822      	ldr	r0, [pc, #136]	@ (80085c4 <vTaskStartScheduler+0xbc>)
 800853a:	f7ff fcad 	bl	8007e98 <xTaskCreateStatic>
 800853e:	4603      	mov	r3, r0
 8008540:	4a21      	ldr	r2, [pc, #132]	@ (80085c8 <vTaskStartScheduler+0xc0>)
 8008542:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008544:	4b20      	ldr	r3, [pc, #128]	@ (80085c8 <vTaskStartScheduler+0xc0>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d002      	beq.n	8008552 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800854c:	2301      	movs	r3, #1
 800854e:	617b      	str	r3, [r7, #20]
 8008550:	e001      	b.n	8008556 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008552:	2300      	movs	r3, #0
 8008554:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d102      	bne.n	8008562 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800855c:	f000 fe04 	bl	8009168 <xTimerCreateTimerTask>
 8008560:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d116      	bne.n	8008596 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856c:	f383 8811 	msr	BASEPRI, r3
 8008570:	f3bf 8f6f 	isb	sy
 8008574:	f3bf 8f4f 	dsb	sy
 8008578:	613b      	str	r3, [r7, #16]
}
 800857a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800857c:	4b13      	ldr	r3, [pc, #76]	@ (80085cc <vTaskStartScheduler+0xc4>)
 800857e:	f04f 32ff 	mov.w	r2, #4294967295
 8008582:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008584:	4b12      	ldr	r3, [pc, #72]	@ (80085d0 <vTaskStartScheduler+0xc8>)
 8008586:	2201      	movs	r2, #1
 8008588:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800858a:	4b12      	ldr	r3, [pc, #72]	@ (80085d4 <vTaskStartScheduler+0xcc>)
 800858c:	2200      	movs	r2, #0
 800858e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008590:	f001 f9ce 	bl	8009930 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008594:	e00f      	b.n	80085b6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800859c:	d10b      	bne.n	80085b6 <vTaskStartScheduler+0xae>
	__asm volatile
 800859e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a2:	f383 8811 	msr	BASEPRI, r3
 80085a6:	f3bf 8f6f 	isb	sy
 80085aa:	f3bf 8f4f 	dsb	sy
 80085ae:	60fb      	str	r3, [r7, #12]
}
 80085b0:	bf00      	nop
 80085b2:	bf00      	nop
 80085b4:	e7fd      	b.n	80085b2 <vTaskStartScheduler+0xaa>
}
 80085b6:	bf00      	nop
 80085b8:	3718      	adds	r7, #24
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	bf00      	nop
 80085c0:	08011350 	.word	0x08011350
 80085c4:	08008bf9 	.word	0x08008bf9
 80085c8:	20001184 	.word	0x20001184
 80085cc:	20001180 	.word	0x20001180
 80085d0:	2000116c 	.word	0x2000116c
 80085d4:	20001164 	.word	0x20001164

080085d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80085d8:	b480      	push	{r7}
 80085da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80085dc:	4b04      	ldr	r3, [pc, #16]	@ (80085f0 <vTaskSuspendAll+0x18>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	3301      	adds	r3, #1
 80085e2:	4a03      	ldr	r2, [pc, #12]	@ (80085f0 <vTaskSuspendAll+0x18>)
 80085e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80085e6:	bf00      	nop
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr
 80085f0:	20001188 	.word	0x20001188

080085f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80085fe:	2300      	movs	r3, #0
 8008600:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008602:	4b42      	ldr	r3, [pc, #264]	@ (800870c <xTaskResumeAll+0x118>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10b      	bne.n	8008622 <xTaskResumeAll+0x2e>
	__asm volatile
 800860a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860e:	f383 8811 	msr	BASEPRI, r3
 8008612:	f3bf 8f6f 	isb	sy
 8008616:	f3bf 8f4f 	dsb	sy
 800861a:	603b      	str	r3, [r7, #0]
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	e7fd      	b.n	800861e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008622:	f001 fa29 	bl	8009a78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008626:	4b39      	ldr	r3, [pc, #228]	@ (800870c <xTaskResumeAll+0x118>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3b01      	subs	r3, #1
 800862c:	4a37      	ldr	r2, [pc, #220]	@ (800870c <xTaskResumeAll+0x118>)
 800862e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008630:	4b36      	ldr	r3, [pc, #216]	@ (800870c <xTaskResumeAll+0x118>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d162      	bne.n	80086fe <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008638:	4b35      	ldr	r3, [pc, #212]	@ (8008710 <xTaskResumeAll+0x11c>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d05e      	beq.n	80086fe <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008640:	e02f      	b.n	80086a2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008642:	4b34      	ldr	r3, [pc, #208]	@ (8008714 <xTaskResumeAll+0x120>)
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	3318      	adds	r3, #24
 800864e:	4618      	mov	r0, r3
 8008650:	f7fe fbcc 	bl	8006dec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	3304      	adds	r3, #4
 8008658:	4618      	mov	r0, r3
 800865a:	f7fe fbc7 	bl	8006dec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008662:	4b2d      	ldr	r3, [pc, #180]	@ (8008718 <xTaskResumeAll+0x124>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	429a      	cmp	r2, r3
 8008668:	d903      	bls.n	8008672 <xTaskResumeAll+0x7e>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866e:	4a2a      	ldr	r2, [pc, #168]	@ (8008718 <xTaskResumeAll+0x124>)
 8008670:	6013      	str	r3, [r2, #0]
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008676:	4613      	mov	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	4413      	add	r3, r2
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	4a27      	ldr	r2, [pc, #156]	@ (800871c <xTaskResumeAll+0x128>)
 8008680:	441a      	add	r2, r3
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	3304      	adds	r3, #4
 8008686:	4619      	mov	r1, r3
 8008688:	4610      	mov	r0, r2
 800868a:	f7fe fb52 	bl	8006d32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008692:	4b23      	ldr	r3, [pc, #140]	@ (8008720 <xTaskResumeAll+0x12c>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008698:	429a      	cmp	r2, r3
 800869a:	d302      	bcc.n	80086a2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800869c:	4b21      	ldr	r3, [pc, #132]	@ (8008724 <xTaskResumeAll+0x130>)
 800869e:	2201      	movs	r2, #1
 80086a0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086a2:	4b1c      	ldr	r3, [pc, #112]	@ (8008714 <xTaskResumeAll+0x120>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1cb      	bne.n	8008642 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d001      	beq.n	80086b4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80086b0:	f000 fb58 	bl	8008d64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80086b4:	4b1c      	ldr	r3, [pc, #112]	@ (8008728 <xTaskResumeAll+0x134>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d010      	beq.n	80086e2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80086c0:	f000 f846 	bl	8008750 <xTaskIncrementTick>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d002      	beq.n	80086d0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80086ca:	4b16      	ldr	r3, [pc, #88]	@ (8008724 <xTaskResumeAll+0x130>)
 80086cc:	2201      	movs	r2, #1
 80086ce:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	3b01      	subs	r3, #1
 80086d4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d1f1      	bne.n	80086c0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80086dc:	4b12      	ldr	r3, [pc, #72]	@ (8008728 <xTaskResumeAll+0x134>)
 80086de:	2200      	movs	r2, #0
 80086e0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80086e2:	4b10      	ldr	r3, [pc, #64]	@ (8008724 <xTaskResumeAll+0x130>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d009      	beq.n	80086fe <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80086ea:	2301      	movs	r3, #1
 80086ec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80086ee:	4b0f      	ldr	r3, [pc, #60]	@ (800872c <xTaskResumeAll+0x138>)
 80086f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086f4:	601a      	str	r2, [r3, #0]
 80086f6:	f3bf 8f4f 	dsb	sy
 80086fa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80086fe:	f001 f9ed 	bl	8009adc <vPortExitCritical>

	return xAlreadyYielded;
 8008702:	68bb      	ldr	r3, [r7, #8]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3710      	adds	r7, #16
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}
 800870c:	20001188 	.word	0x20001188
 8008710:	20001160 	.word	0x20001160
 8008714:	20001120 	.word	0x20001120
 8008718:	20001168 	.word	0x20001168
 800871c:	20000c90 	.word	0x20000c90
 8008720:	20000c8c 	.word	0x20000c8c
 8008724:	20001174 	.word	0x20001174
 8008728:	20001170 	.word	0x20001170
 800872c:	e000ed04 	.word	0xe000ed04

08008730 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008736:	4b05      	ldr	r3, [pc, #20]	@ (800874c <xTaskGetTickCount+0x1c>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800873c:	687b      	ldr	r3, [r7, #4]
}
 800873e:	4618      	mov	r0, r3
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	20001164 	.word	0x20001164

08008750 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008756:	2300      	movs	r3, #0
 8008758:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800875a:	4b4f      	ldr	r3, [pc, #316]	@ (8008898 <xTaskIncrementTick+0x148>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2b00      	cmp	r3, #0
 8008760:	f040 8090 	bne.w	8008884 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008764:	4b4d      	ldr	r3, [pc, #308]	@ (800889c <xTaskIncrementTick+0x14c>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	3301      	adds	r3, #1
 800876a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800876c:	4a4b      	ldr	r2, [pc, #300]	@ (800889c <xTaskIncrementTick+0x14c>)
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d121      	bne.n	80087bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008778:	4b49      	ldr	r3, [pc, #292]	@ (80088a0 <xTaskIncrementTick+0x150>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00b      	beq.n	800879a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008786:	f383 8811 	msr	BASEPRI, r3
 800878a:	f3bf 8f6f 	isb	sy
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	603b      	str	r3, [r7, #0]
}
 8008794:	bf00      	nop
 8008796:	bf00      	nop
 8008798:	e7fd      	b.n	8008796 <xTaskIncrementTick+0x46>
 800879a:	4b41      	ldr	r3, [pc, #260]	@ (80088a0 <xTaskIncrementTick+0x150>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	60fb      	str	r3, [r7, #12]
 80087a0:	4b40      	ldr	r3, [pc, #256]	@ (80088a4 <xTaskIncrementTick+0x154>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a3e      	ldr	r2, [pc, #248]	@ (80088a0 <xTaskIncrementTick+0x150>)
 80087a6:	6013      	str	r3, [r2, #0]
 80087a8:	4a3e      	ldr	r2, [pc, #248]	@ (80088a4 <xTaskIncrementTick+0x154>)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6013      	str	r3, [r2, #0]
 80087ae:	4b3e      	ldr	r3, [pc, #248]	@ (80088a8 <xTaskIncrementTick+0x158>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3301      	adds	r3, #1
 80087b4:	4a3c      	ldr	r2, [pc, #240]	@ (80088a8 <xTaskIncrementTick+0x158>)
 80087b6:	6013      	str	r3, [r2, #0]
 80087b8:	f000 fad4 	bl	8008d64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80087bc:	4b3b      	ldr	r3, [pc, #236]	@ (80088ac <xTaskIncrementTick+0x15c>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	693a      	ldr	r2, [r7, #16]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d349      	bcc.n	800885a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087c6:	4b36      	ldr	r3, [pc, #216]	@ (80088a0 <xTaskIncrementTick+0x150>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d104      	bne.n	80087da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087d0:	4b36      	ldr	r3, [pc, #216]	@ (80088ac <xTaskIncrementTick+0x15c>)
 80087d2:	f04f 32ff 	mov.w	r2, #4294967295
 80087d6:	601a      	str	r2, [r3, #0]
					break;
 80087d8:	e03f      	b.n	800885a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087da:	4b31      	ldr	r3, [pc, #196]	@ (80088a0 <xTaskIncrementTick+0x150>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80087ea:	693a      	ldr	r2, [r7, #16]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d203      	bcs.n	80087fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80087f2:	4a2e      	ldr	r2, [pc, #184]	@ (80088ac <xTaskIncrementTick+0x15c>)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80087f8:	e02f      	b.n	800885a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	3304      	adds	r3, #4
 80087fe:	4618      	mov	r0, r3
 8008800:	f7fe faf4 	bl	8006dec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008808:	2b00      	cmp	r3, #0
 800880a:	d004      	beq.n	8008816 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	3318      	adds	r3, #24
 8008810:	4618      	mov	r0, r3
 8008812:	f7fe faeb 	bl	8006dec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800881a:	4b25      	ldr	r3, [pc, #148]	@ (80088b0 <xTaskIncrementTick+0x160>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	429a      	cmp	r2, r3
 8008820:	d903      	bls.n	800882a <xTaskIncrementTick+0xda>
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008826:	4a22      	ldr	r2, [pc, #136]	@ (80088b0 <xTaskIncrementTick+0x160>)
 8008828:	6013      	str	r3, [r2, #0]
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800882e:	4613      	mov	r3, r2
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4413      	add	r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	4a1f      	ldr	r2, [pc, #124]	@ (80088b4 <xTaskIncrementTick+0x164>)
 8008838:	441a      	add	r2, r3
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	3304      	adds	r3, #4
 800883e:	4619      	mov	r1, r3
 8008840:	4610      	mov	r0, r2
 8008842:	f7fe fa76 	bl	8006d32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800884a:	4b1b      	ldr	r3, [pc, #108]	@ (80088b8 <xTaskIncrementTick+0x168>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008850:	429a      	cmp	r2, r3
 8008852:	d3b8      	bcc.n	80087c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008854:	2301      	movs	r3, #1
 8008856:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008858:	e7b5      	b.n	80087c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800885a:	4b17      	ldr	r3, [pc, #92]	@ (80088b8 <xTaskIncrementTick+0x168>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008860:	4914      	ldr	r1, [pc, #80]	@ (80088b4 <xTaskIncrementTick+0x164>)
 8008862:	4613      	mov	r3, r2
 8008864:	009b      	lsls	r3, r3, #2
 8008866:	4413      	add	r3, r2
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	440b      	add	r3, r1
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d901      	bls.n	8008876 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008872:	2301      	movs	r3, #1
 8008874:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008876:	4b11      	ldr	r3, [pc, #68]	@ (80088bc <xTaskIncrementTick+0x16c>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d007      	beq.n	800888e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800887e:	2301      	movs	r3, #1
 8008880:	617b      	str	r3, [r7, #20]
 8008882:	e004      	b.n	800888e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008884:	4b0e      	ldr	r3, [pc, #56]	@ (80088c0 <xTaskIncrementTick+0x170>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	3301      	adds	r3, #1
 800888a:	4a0d      	ldr	r2, [pc, #52]	@ (80088c0 <xTaskIncrementTick+0x170>)
 800888c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800888e:	697b      	ldr	r3, [r7, #20]
}
 8008890:	4618      	mov	r0, r3
 8008892:	3718      	adds	r7, #24
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}
 8008898:	20001188 	.word	0x20001188
 800889c:	20001164 	.word	0x20001164
 80088a0:	20001118 	.word	0x20001118
 80088a4:	2000111c 	.word	0x2000111c
 80088a8:	20001178 	.word	0x20001178
 80088ac:	20001180 	.word	0x20001180
 80088b0:	20001168 	.word	0x20001168
 80088b4:	20000c90 	.word	0x20000c90
 80088b8:	20000c8c 	.word	0x20000c8c
 80088bc:	20001174 	.word	0x20001174
 80088c0:	20001170 	.word	0x20001170

080088c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80088c4:	b480      	push	{r7}
 80088c6:	b085      	sub	sp, #20
 80088c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80088ca:	4b28      	ldr	r3, [pc, #160]	@ (800896c <vTaskSwitchContext+0xa8>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d003      	beq.n	80088da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80088d2:	4b27      	ldr	r3, [pc, #156]	@ (8008970 <vTaskSwitchContext+0xac>)
 80088d4:	2201      	movs	r2, #1
 80088d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80088d8:	e042      	b.n	8008960 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80088da:	4b25      	ldr	r3, [pc, #148]	@ (8008970 <vTaskSwitchContext+0xac>)
 80088dc:	2200      	movs	r2, #0
 80088de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088e0:	4b24      	ldr	r3, [pc, #144]	@ (8008974 <vTaskSwitchContext+0xb0>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	60fb      	str	r3, [r7, #12]
 80088e6:	e011      	b.n	800890c <vTaskSwitchContext+0x48>
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d10b      	bne.n	8008906 <vTaskSwitchContext+0x42>
	__asm volatile
 80088ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f2:	f383 8811 	msr	BASEPRI, r3
 80088f6:	f3bf 8f6f 	isb	sy
 80088fa:	f3bf 8f4f 	dsb	sy
 80088fe:	607b      	str	r3, [r7, #4]
}
 8008900:	bf00      	nop
 8008902:	bf00      	nop
 8008904:	e7fd      	b.n	8008902 <vTaskSwitchContext+0x3e>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	3b01      	subs	r3, #1
 800890a:	60fb      	str	r3, [r7, #12]
 800890c:	491a      	ldr	r1, [pc, #104]	@ (8008978 <vTaskSwitchContext+0xb4>)
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	4613      	mov	r3, r2
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	4413      	add	r3, r2
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	440b      	add	r3, r1
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d0e3      	beq.n	80088e8 <vTaskSwitchContext+0x24>
 8008920:	68fa      	ldr	r2, [r7, #12]
 8008922:	4613      	mov	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4413      	add	r3, r2
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	4a13      	ldr	r2, [pc, #76]	@ (8008978 <vTaskSwitchContext+0xb4>)
 800892c:	4413      	add	r3, r2
 800892e:	60bb      	str	r3, [r7, #8]
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	685a      	ldr	r2, [r3, #4]
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	605a      	str	r2, [r3, #4]
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	685a      	ldr	r2, [r3, #4]
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	3308      	adds	r3, #8
 8008942:	429a      	cmp	r2, r3
 8008944:	d104      	bne.n	8008950 <vTaskSwitchContext+0x8c>
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	685a      	ldr	r2, [r3, #4]
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	605a      	str	r2, [r3, #4]
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	4a09      	ldr	r2, [pc, #36]	@ (800897c <vTaskSwitchContext+0xb8>)
 8008958:	6013      	str	r3, [r2, #0]
 800895a:	4a06      	ldr	r2, [pc, #24]	@ (8008974 <vTaskSwitchContext+0xb0>)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6013      	str	r3, [r2, #0]
}
 8008960:	bf00      	nop
 8008962:	3714      	adds	r7, #20
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr
 800896c:	20001188 	.word	0x20001188
 8008970:	20001174 	.word	0x20001174
 8008974:	20001168 	.word	0x20001168
 8008978:	20000c90 	.word	0x20000c90
 800897c:	20000c8c 	.word	0x20000c8c

08008980 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d10b      	bne.n	80089a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008994:	f383 8811 	msr	BASEPRI, r3
 8008998:	f3bf 8f6f 	isb	sy
 800899c:	f3bf 8f4f 	dsb	sy
 80089a0:	60fb      	str	r3, [r7, #12]
}
 80089a2:	bf00      	nop
 80089a4:	bf00      	nop
 80089a6:	e7fd      	b.n	80089a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80089a8:	4b07      	ldr	r3, [pc, #28]	@ (80089c8 <vTaskPlaceOnEventList+0x48>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	3318      	adds	r3, #24
 80089ae:	4619      	mov	r1, r3
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7fe f9e2 	bl	8006d7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80089b6:	2101      	movs	r1, #1
 80089b8:	6838      	ldr	r0, [r7, #0]
 80089ba:	f000 fb81 	bl	80090c0 <prvAddCurrentTaskToDelayedList>
}
 80089be:	bf00      	nop
 80089c0:	3710      	adds	r7, #16
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
 80089c6:	bf00      	nop
 80089c8:	20000c8c 	.word	0x20000c8c

080089cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b086      	sub	sp, #24
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d10b      	bne.n	80089f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	617b      	str	r3, [r7, #20]
}
 80089f0:	bf00      	nop
 80089f2:	bf00      	nop
 80089f4:	e7fd      	b.n	80089f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80089f6:	4b0a      	ldr	r3, [pc, #40]	@ (8008a20 <vTaskPlaceOnEventListRestricted+0x54>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	3318      	adds	r3, #24
 80089fc:	4619      	mov	r1, r3
 80089fe:	68f8      	ldr	r0, [r7, #12]
 8008a00:	f7fe f997 	bl	8006d32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d002      	beq.n	8008a10 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a0e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008a10:	6879      	ldr	r1, [r7, #4]
 8008a12:	68b8      	ldr	r0, [r7, #8]
 8008a14:	f000 fb54 	bl	80090c0 <prvAddCurrentTaskToDelayedList>
	}
 8008a18:	bf00      	nop
 8008a1a:	3718      	adds	r7, #24
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	20000c8c 	.word	0x20000c8c

08008a24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b086      	sub	sp, #24
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	68db      	ldr	r3, [r3, #12]
 8008a32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d10b      	bne.n	8008a52 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a3e:	f383 8811 	msr	BASEPRI, r3
 8008a42:	f3bf 8f6f 	isb	sy
 8008a46:	f3bf 8f4f 	dsb	sy
 8008a4a:	60fb      	str	r3, [r7, #12]
}
 8008a4c:	bf00      	nop
 8008a4e:	bf00      	nop
 8008a50:	e7fd      	b.n	8008a4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	3318      	adds	r3, #24
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7fe f9c8 	bl	8006dec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8008ad4 <xTaskRemoveFromEventList+0xb0>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d11d      	bne.n	8008aa0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	3304      	adds	r3, #4
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f7fe f9bf 	bl	8006dec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a72:	4b19      	ldr	r3, [pc, #100]	@ (8008ad8 <xTaskRemoveFromEventList+0xb4>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d903      	bls.n	8008a82 <xTaskRemoveFromEventList+0x5e>
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a7e:	4a16      	ldr	r2, [pc, #88]	@ (8008ad8 <xTaskRemoveFromEventList+0xb4>)
 8008a80:	6013      	str	r3, [r2, #0]
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a86:	4613      	mov	r3, r2
 8008a88:	009b      	lsls	r3, r3, #2
 8008a8a:	4413      	add	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	4a13      	ldr	r2, [pc, #76]	@ (8008adc <xTaskRemoveFromEventList+0xb8>)
 8008a90:	441a      	add	r2, r3
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	3304      	adds	r3, #4
 8008a96:	4619      	mov	r1, r3
 8008a98:	4610      	mov	r0, r2
 8008a9a:	f7fe f94a 	bl	8006d32 <vListInsertEnd>
 8008a9e:	e005      	b.n	8008aac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	3318      	adds	r3, #24
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	480e      	ldr	r0, [pc, #56]	@ (8008ae0 <xTaskRemoveFromEventList+0xbc>)
 8008aa8:	f7fe f943 	bl	8006d32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8008ae4 <xTaskRemoveFromEventList+0xc0>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d905      	bls.n	8008ac6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008aba:	2301      	movs	r3, #1
 8008abc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008abe:	4b0a      	ldr	r3, [pc, #40]	@ (8008ae8 <xTaskRemoveFromEventList+0xc4>)
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	601a      	str	r2, [r3, #0]
 8008ac4:	e001      	b.n	8008aca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008aca:	697b      	ldr	r3, [r7, #20]
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3718      	adds	r7, #24
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	20001188 	.word	0x20001188
 8008ad8:	20001168 	.word	0x20001168
 8008adc:	20000c90 	.word	0x20000c90
 8008ae0:	20001120 	.word	0x20001120
 8008ae4:	20000c8c 	.word	0x20000c8c
 8008ae8:	20001174 	.word	0x20001174

08008aec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008af4:	4b06      	ldr	r3, [pc, #24]	@ (8008b10 <vTaskInternalSetTimeOutState+0x24>)
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008afc:	4b05      	ldr	r3, [pc, #20]	@ (8008b14 <vTaskInternalSetTimeOutState+0x28>)
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	605a      	str	r2, [r3, #4]
}
 8008b04:	bf00      	nop
 8008b06:	370c      	adds	r7, #12
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr
 8008b10:	20001178 	.word	0x20001178
 8008b14:	20001164 	.word	0x20001164

08008b18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b088      	sub	sp, #32
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d10b      	bne.n	8008b40 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2c:	f383 8811 	msr	BASEPRI, r3
 8008b30:	f3bf 8f6f 	isb	sy
 8008b34:	f3bf 8f4f 	dsb	sy
 8008b38:	613b      	str	r3, [r7, #16]
}
 8008b3a:	bf00      	nop
 8008b3c:	bf00      	nop
 8008b3e:	e7fd      	b.n	8008b3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d10b      	bne.n	8008b5e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b4a:	f383 8811 	msr	BASEPRI, r3
 8008b4e:	f3bf 8f6f 	isb	sy
 8008b52:	f3bf 8f4f 	dsb	sy
 8008b56:	60fb      	str	r3, [r7, #12]
}
 8008b58:	bf00      	nop
 8008b5a:	bf00      	nop
 8008b5c:	e7fd      	b.n	8008b5a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008b5e:	f000 ff8b 	bl	8009a78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008b62:	4b1d      	ldr	r3, [pc, #116]	@ (8008bd8 <xTaskCheckForTimeOut+0xc0>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	69ba      	ldr	r2, [r7, #24]
 8008b6e:	1ad3      	subs	r3, r2, r3
 8008b70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b7a:	d102      	bne.n	8008b82 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	61fb      	str	r3, [r7, #28]
 8008b80:	e023      	b.n	8008bca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681a      	ldr	r2, [r3, #0]
 8008b86:	4b15      	ldr	r3, [pc, #84]	@ (8008bdc <xTaskCheckForTimeOut+0xc4>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d007      	beq.n	8008b9e <xTaskCheckForTimeOut+0x86>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	69ba      	ldr	r2, [r7, #24]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d302      	bcc.n	8008b9e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	61fb      	str	r3, [r7, #28]
 8008b9c:	e015      	b.n	8008bca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	697a      	ldr	r2, [r7, #20]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d20b      	bcs.n	8008bc0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	1ad2      	subs	r2, r2, r3
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f7ff ff99 	bl	8008aec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	61fb      	str	r3, [r7, #28]
 8008bbe:	e004      	b.n	8008bca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008bca:	f000 ff87 	bl	8009adc <vPortExitCritical>

	return xReturn;
 8008bce:	69fb      	ldr	r3, [r7, #28]
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3720      	adds	r7, #32
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	20001164 	.word	0x20001164
 8008bdc:	20001178 	.word	0x20001178

08008be0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008be0:	b480      	push	{r7}
 8008be2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008be4:	4b03      	ldr	r3, [pc, #12]	@ (8008bf4 <vTaskMissedYield+0x14>)
 8008be6:	2201      	movs	r2, #1
 8008be8:	601a      	str	r2, [r3, #0]
}
 8008bea:	bf00      	nop
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr
 8008bf4:	20001174 	.word	0x20001174

08008bf8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008c00:	f000 f852 	bl	8008ca8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008c04:	4b06      	ldr	r3, [pc, #24]	@ (8008c20 <prvIdleTask+0x28>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d9f9      	bls.n	8008c00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008c0c:	4b05      	ldr	r3, [pc, #20]	@ (8008c24 <prvIdleTask+0x2c>)
 8008c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c12:	601a      	str	r2, [r3, #0]
 8008c14:	f3bf 8f4f 	dsb	sy
 8008c18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008c1c:	e7f0      	b.n	8008c00 <prvIdleTask+0x8>
 8008c1e:	bf00      	nop
 8008c20:	20000c90 	.word	0x20000c90
 8008c24:	e000ed04 	.word	0xe000ed04

08008c28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008c2e:	2300      	movs	r3, #0
 8008c30:	607b      	str	r3, [r7, #4]
 8008c32:	e00c      	b.n	8008c4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	4613      	mov	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	4413      	add	r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	4a12      	ldr	r2, [pc, #72]	@ (8008c88 <prvInitialiseTaskLists+0x60>)
 8008c40:	4413      	add	r3, r2
 8008c42:	4618      	mov	r0, r3
 8008c44:	f7fe f848 	bl	8006cd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	607b      	str	r3, [r7, #4]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2b37      	cmp	r3, #55	@ 0x37
 8008c52:	d9ef      	bls.n	8008c34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008c54:	480d      	ldr	r0, [pc, #52]	@ (8008c8c <prvInitialiseTaskLists+0x64>)
 8008c56:	f7fe f83f 	bl	8006cd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008c5a:	480d      	ldr	r0, [pc, #52]	@ (8008c90 <prvInitialiseTaskLists+0x68>)
 8008c5c:	f7fe f83c 	bl	8006cd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008c60:	480c      	ldr	r0, [pc, #48]	@ (8008c94 <prvInitialiseTaskLists+0x6c>)
 8008c62:	f7fe f839 	bl	8006cd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008c66:	480c      	ldr	r0, [pc, #48]	@ (8008c98 <prvInitialiseTaskLists+0x70>)
 8008c68:	f7fe f836 	bl	8006cd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008c6c:	480b      	ldr	r0, [pc, #44]	@ (8008c9c <prvInitialiseTaskLists+0x74>)
 8008c6e:	f7fe f833 	bl	8006cd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008c72:	4b0b      	ldr	r3, [pc, #44]	@ (8008ca0 <prvInitialiseTaskLists+0x78>)
 8008c74:	4a05      	ldr	r2, [pc, #20]	@ (8008c8c <prvInitialiseTaskLists+0x64>)
 8008c76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008c78:	4b0a      	ldr	r3, [pc, #40]	@ (8008ca4 <prvInitialiseTaskLists+0x7c>)
 8008c7a:	4a05      	ldr	r2, [pc, #20]	@ (8008c90 <prvInitialiseTaskLists+0x68>)
 8008c7c:	601a      	str	r2, [r3, #0]
}
 8008c7e:	bf00      	nop
 8008c80:	3708      	adds	r7, #8
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
 8008c86:	bf00      	nop
 8008c88:	20000c90 	.word	0x20000c90
 8008c8c:	200010f0 	.word	0x200010f0
 8008c90:	20001104 	.word	0x20001104
 8008c94:	20001120 	.word	0x20001120
 8008c98:	20001134 	.word	0x20001134
 8008c9c:	2000114c 	.word	0x2000114c
 8008ca0:	20001118 	.word	0x20001118
 8008ca4:	2000111c 	.word	0x2000111c

08008ca8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008cae:	e019      	b.n	8008ce4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008cb0:	f000 fee2 	bl	8009a78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cb4:	4b10      	ldr	r3, [pc, #64]	@ (8008cf8 <prvCheckTasksWaitingTermination+0x50>)
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	3304      	adds	r3, #4
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7fe f893 	bl	8006dec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cfc <prvCheckTasksWaitingTermination+0x54>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	3b01      	subs	r3, #1
 8008ccc:	4a0b      	ldr	r2, [pc, #44]	@ (8008cfc <prvCheckTasksWaitingTermination+0x54>)
 8008cce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d00 <prvCheckTasksWaitingTermination+0x58>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8008d00 <prvCheckTasksWaitingTermination+0x58>)
 8008cd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008cda:	f000 feff 	bl	8009adc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f810 	bl	8008d04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ce4:	4b06      	ldr	r3, [pc, #24]	@ (8008d00 <prvCheckTasksWaitingTermination+0x58>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1e1      	bne.n	8008cb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008cec:	bf00      	nop
 8008cee:	bf00      	nop
 8008cf0:	3708      	adds	r7, #8
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	20001134 	.word	0x20001134
 8008cfc:	20001160 	.word	0x20001160
 8008d00:	20001148 	.word	0x20001148

08008d04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d108      	bne.n	8008d28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f001 f89c 	bl	8009e58 <vPortFree>
				vPortFree( pxTCB );
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f001 f899 	bl	8009e58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008d26:	e019      	b.n	8008d5c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d103      	bne.n	8008d3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f001 f890 	bl	8009e58 <vPortFree>
	}
 8008d38:	e010      	b.n	8008d5c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008d40:	2b02      	cmp	r3, #2
 8008d42:	d00b      	beq.n	8008d5c <prvDeleteTCB+0x58>
	__asm volatile
 8008d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d48:	f383 8811 	msr	BASEPRI, r3
 8008d4c:	f3bf 8f6f 	isb	sy
 8008d50:	f3bf 8f4f 	dsb	sy
 8008d54:	60fb      	str	r3, [r7, #12]
}
 8008d56:	bf00      	nop
 8008d58:	bf00      	nop
 8008d5a:	e7fd      	b.n	8008d58 <prvDeleteTCB+0x54>
	}
 8008d5c:	bf00      	nop
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008d64:	b480      	push	{r7}
 8008d66:	b083      	sub	sp, #12
 8008d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d9c <prvResetNextTaskUnblockTime+0x38>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d104      	bne.n	8008d7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008d74:	4b0a      	ldr	r3, [pc, #40]	@ (8008da0 <prvResetNextTaskUnblockTime+0x3c>)
 8008d76:	f04f 32ff 	mov.w	r2, #4294967295
 8008d7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008d7c:	e008      	b.n	8008d90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d7e:	4b07      	ldr	r3, [pc, #28]	@ (8008d9c <prvResetNextTaskUnblockTime+0x38>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	4a04      	ldr	r2, [pc, #16]	@ (8008da0 <prvResetNextTaskUnblockTime+0x3c>)
 8008d8e:	6013      	str	r3, [r2, #0]
}
 8008d90:	bf00      	nop
 8008d92:	370c      	adds	r7, #12
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr
 8008d9c:	20001118 	.word	0x20001118
 8008da0:	20001180 	.word	0x20001180

08008da4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008daa:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd8 <xTaskGetSchedulerState+0x34>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d102      	bne.n	8008db8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008db2:	2301      	movs	r3, #1
 8008db4:	607b      	str	r3, [r7, #4]
 8008db6:	e008      	b.n	8008dca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008db8:	4b08      	ldr	r3, [pc, #32]	@ (8008ddc <xTaskGetSchedulerState+0x38>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d102      	bne.n	8008dc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008dc0:	2302      	movs	r3, #2
 8008dc2:	607b      	str	r3, [r7, #4]
 8008dc4:	e001      	b.n	8008dca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008dca:	687b      	ldr	r3, [r7, #4]
	}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr
 8008dd8:	2000116c 	.word	0x2000116c
 8008ddc:	20001188 	.word	0x20001188

08008de0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008dec:	2300      	movs	r3, #0
 8008dee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d051      	beq.n	8008e9a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8008ea4 <xTaskPriorityInherit+0xc4>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d241      	bcs.n	8008e88 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	699b      	ldr	r3, [r3, #24]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	db06      	blt.n	8008e1a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e0c:	4b25      	ldr	r3, [pc, #148]	@ (8008ea4 <xTaskPriorityInherit+0xc4>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e12:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	6959      	ldr	r1, [r3, #20]
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e22:	4613      	mov	r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4413      	add	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	4a1f      	ldr	r2, [pc, #124]	@ (8008ea8 <xTaskPriorityInherit+0xc8>)
 8008e2c:	4413      	add	r3, r2
 8008e2e:	4299      	cmp	r1, r3
 8008e30:	d122      	bne.n	8008e78 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	3304      	adds	r3, #4
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7fd ffd8 	bl	8006dec <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e3c:	4b19      	ldr	r3, [pc, #100]	@ (8008ea4 <xTaskPriorityInherit+0xc4>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e4a:	4b18      	ldr	r3, [pc, #96]	@ (8008eac <xTaskPriorityInherit+0xcc>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d903      	bls.n	8008e5a <xTaskPriorityInherit+0x7a>
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e56:	4a15      	ldr	r2, [pc, #84]	@ (8008eac <xTaskPriorityInherit+0xcc>)
 8008e58:	6013      	str	r3, [r2, #0]
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e5e:	4613      	mov	r3, r2
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	4413      	add	r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	4a10      	ldr	r2, [pc, #64]	@ (8008ea8 <xTaskPriorityInherit+0xc8>)
 8008e68:	441a      	add	r2, r3
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	3304      	adds	r3, #4
 8008e6e:	4619      	mov	r1, r3
 8008e70:	4610      	mov	r0, r2
 8008e72:	f7fd ff5e 	bl	8006d32 <vListInsertEnd>
 8008e76:	e004      	b.n	8008e82 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e78:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea4 <xTaskPriorityInherit+0xc4>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008e82:	2301      	movs	r3, #1
 8008e84:	60fb      	str	r3, [r7, #12]
 8008e86:	e008      	b.n	8008e9a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008e8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ea4 <xTaskPriorityInherit+0xc4>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d201      	bcs.n	8008e9a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008e96:	2301      	movs	r3, #1
 8008e98:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
	}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3710      	adds	r7, #16
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	20000c8c 	.word	0x20000c8c
 8008ea8:	20000c90 	.word	0x20000c90
 8008eac:	20001168 	.word	0x20001168

08008eb0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d058      	beq.n	8008f78 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008ec6:	4b2f      	ldr	r3, [pc, #188]	@ (8008f84 <xTaskPriorityDisinherit+0xd4>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	693a      	ldr	r2, [r7, #16]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d00b      	beq.n	8008ee8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed4:	f383 8811 	msr	BASEPRI, r3
 8008ed8:	f3bf 8f6f 	isb	sy
 8008edc:	f3bf 8f4f 	dsb	sy
 8008ee0:	60fb      	str	r3, [r7, #12]
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	e7fd      	b.n	8008ee4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d10b      	bne.n	8008f08 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef4:	f383 8811 	msr	BASEPRI, r3
 8008ef8:	f3bf 8f6f 	isb	sy
 8008efc:	f3bf 8f4f 	dsb	sy
 8008f00:	60bb      	str	r3, [r7, #8]
}
 8008f02:	bf00      	nop
 8008f04:	bf00      	nop
 8008f06:	e7fd      	b.n	8008f04 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f0c:	1e5a      	subs	r2, r3, #1
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d02c      	beq.n	8008f78 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d128      	bne.n	8008f78 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	3304      	adds	r3, #4
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7fd ff5e 	bl	8006dec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f48:	4b0f      	ldr	r3, [pc, #60]	@ (8008f88 <xTaskPriorityDisinherit+0xd8>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d903      	bls.n	8008f58 <xTaskPriorityDisinherit+0xa8>
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f54:	4a0c      	ldr	r2, [pc, #48]	@ (8008f88 <xTaskPriorityDisinherit+0xd8>)
 8008f56:	6013      	str	r3, [r2, #0]
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f5c:	4613      	mov	r3, r2
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	4413      	add	r3, r2
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	4a09      	ldr	r2, [pc, #36]	@ (8008f8c <xTaskPriorityDisinherit+0xdc>)
 8008f66:	441a      	add	r2, r3
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	3304      	adds	r3, #4
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	4610      	mov	r0, r2
 8008f70:	f7fd fedf 	bl	8006d32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008f74:	2301      	movs	r3, #1
 8008f76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f78:	697b      	ldr	r3, [r7, #20]
	}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3718      	adds	r7, #24
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	20000c8c 	.word	0x20000c8c
 8008f88:	20001168 	.word	0x20001168
 8008f8c:	20000c90 	.word	0x20000c90

08008f90 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b088      	sub	sp, #32
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d06c      	beq.n	8009082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008fa8:	69bb      	ldr	r3, [r7, #24]
 8008faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10b      	bne.n	8008fc8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb4:	f383 8811 	msr	BASEPRI, r3
 8008fb8:	f3bf 8f6f 	isb	sy
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	60fb      	str	r3, [r7, #12]
}
 8008fc2:	bf00      	nop
 8008fc4:	bf00      	nop
 8008fc6:	e7fd      	b.n	8008fc4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fcc:	683a      	ldr	r2, [r7, #0]
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d902      	bls.n	8008fd8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	61fb      	str	r3, [r7, #28]
 8008fd6:	e002      	b.n	8008fde <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fdc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fe2:	69fa      	ldr	r2, [r7, #28]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d04c      	beq.n	8009082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fec:	697a      	ldr	r2, [r7, #20]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d147      	bne.n	8009082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008ff2:	4b26      	ldr	r3, [pc, #152]	@ (800908c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	69ba      	ldr	r2, [r7, #24]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d10b      	bne.n	8009014 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009000:	f383 8811 	msr	BASEPRI, r3
 8009004:	f3bf 8f6f 	isb	sy
 8009008:	f3bf 8f4f 	dsb	sy
 800900c:	60bb      	str	r3, [r7, #8]
}
 800900e:	bf00      	nop
 8009010:	bf00      	nop
 8009012:	e7fd      	b.n	8009010 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009018:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	69fa      	ldr	r2, [r7, #28]
 800901e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	2b00      	cmp	r3, #0
 8009026:	db04      	blt.n	8009032 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	6959      	ldr	r1, [r3, #20]
 8009036:	693a      	ldr	r2, [r7, #16]
 8009038:	4613      	mov	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	4a13      	ldr	r2, [pc, #76]	@ (8009090 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009042:	4413      	add	r3, r2
 8009044:	4299      	cmp	r1, r3
 8009046:	d11c      	bne.n	8009082 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	3304      	adds	r3, #4
 800904c:	4618      	mov	r0, r3
 800904e:	f7fd fecd 	bl	8006dec <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009052:	69bb      	ldr	r3, [r7, #24]
 8009054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009056:	4b0f      	ldr	r3, [pc, #60]	@ (8009094 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	429a      	cmp	r2, r3
 800905c:	d903      	bls.n	8009066 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009062:	4a0c      	ldr	r2, [pc, #48]	@ (8009094 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009064:	6013      	str	r3, [r2, #0]
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800906a:	4613      	mov	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4a07      	ldr	r2, [pc, #28]	@ (8009090 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009074:	441a      	add	r2, r3
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	3304      	adds	r3, #4
 800907a:	4619      	mov	r1, r3
 800907c:	4610      	mov	r0, r2
 800907e:	f7fd fe58 	bl	8006d32 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009082:	bf00      	nop
 8009084:	3720      	adds	r7, #32
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	20000c8c 	.word	0x20000c8c
 8009090:	20000c90 	.word	0x20000c90
 8009094:	20001168 	.word	0x20001168

08009098 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009098:	b480      	push	{r7}
 800909a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800909c:	4b07      	ldr	r3, [pc, #28]	@ (80090bc <pvTaskIncrementMutexHeldCount+0x24>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d004      	beq.n	80090ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80090a4:	4b05      	ldr	r3, [pc, #20]	@ (80090bc <pvTaskIncrementMutexHeldCount+0x24>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80090aa:	3201      	adds	r2, #1
 80090ac:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80090ae:	4b03      	ldr	r3, [pc, #12]	@ (80090bc <pvTaskIncrementMutexHeldCount+0x24>)
 80090b0:	681b      	ldr	r3, [r3, #0]
	}
 80090b2:	4618      	mov	r0, r3
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr
 80090bc:	20000c8c 	.word	0x20000c8c

080090c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80090ca:	4b21      	ldr	r3, [pc, #132]	@ (8009150 <prvAddCurrentTaskToDelayedList+0x90>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090d0:	4b20      	ldr	r3, [pc, #128]	@ (8009154 <prvAddCurrentTaskToDelayedList+0x94>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	3304      	adds	r3, #4
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7fd fe88 	bl	8006dec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090e2:	d10a      	bne.n	80090fa <prvAddCurrentTaskToDelayedList+0x3a>
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d007      	beq.n	80090fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80090ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009154 <prvAddCurrentTaskToDelayedList+0x94>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	3304      	adds	r3, #4
 80090f0:	4619      	mov	r1, r3
 80090f2:	4819      	ldr	r0, [pc, #100]	@ (8009158 <prvAddCurrentTaskToDelayedList+0x98>)
 80090f4:	f7fd fe1d 	bl	8006d32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80090f8:	e026      	b.n	8009148 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80090fa:	68fa      	ldr	r2, [r7, #12]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4413      	add	r3, r2
 8009100:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009102:	4b14      	ldr	r3, [pc, #80]	@ (8009154 <prvAddCurrentTaskToDelayedList+0x94>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	68ba      	ldr	r2, [r7, #8]
 8009108:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800910a:	68ba      	ldr	r2, [r7, #8]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	429a      	cmp	r2, r3
 8009110:	d209      	bcs.n	8009126 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009112:	4b12      	ldr	r3, [pc, #72]	@ (800915c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	4b0f      	ldr	r3, [pc, #60]	@ (8009154 <prvAddCurrentTaskToDelayedList+0x94>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	3304      	adds	r3, #4
 800911c:	4619      	mov	r1, r3
 800911e:	4610      	mov	r0, r2
 8009120:	f7fd fe2b 	bl	8006d7a <vListInsert>
}
 8009124:	e010      	b.n	8009148 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009126:	4b0e      	ldr	r3, [pc, #56]	@ (8009160 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	4b0a      	ldr	r3, [pc, #40]	@ (8009154 <prvAddCurrentTaskToDelayedList+0x94>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	3304      	adds	r3, #4
 8009130:	4619      	mov	r1, r3
 8009132:	4610      	mov	r0, r2
 8009134:	f7fd fe21 	bl	8006d7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009138:	4b0a      	ldr	r3, [pc, #40]	@ (8009164 <prvAddCurrentTaskToDelayedList+0xa4>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	68ba      	ldr	r2, [r7, #8]
 800913e:	429a      	cmp	r2, r3
 8009140:	d202      	bcs.n	8009148 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009142:	4a08      	ldr	r2, [pc, #32]	@ (8009164 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	6013      	str	r3, [r2, #0]
}
 8009148:	bf00      	nop
 800914a:	3710      	adds	r7, #16
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}
 8009150:	20001164 	.word	0x20001164
 8009154:	20000c8c 	.word	0x20000c8c
 8009158:	2000114c 	.word	0x2000114c
 800915c:	2000111c 	.word	0x2000111c
 8009160:	20001118 	.word	0x20001118
 8009164:	20001180 	.word	0x20001180

08009168 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b08a      	sub	sp, #40	@ 0x28
 800916c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800916e:	2300      	movs	r3, #0
 8009170:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009172:	f000 fb13 	bl	800979c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009176:	4b1d      	ldr	r3, [pc, #116]	@ (80091ec <xTimerCreateTimerTask+0x84>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d021      	beq.n	80091c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800917e:	2300      	movs	r3, #0
 8009180:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009182:	2300      	movs	r3, #0
 8009184:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009186:	1d3a      	adds	r2, r7, #4
 8009188:	f107 0108 	add.w	r1, r7, #8
 800918c:	f107 030c 	add.w	r3, r7, #12
 8009190:	4618      	mov	r0, r3
 8009192:	f7fd fd87 	bl	8006ca4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009196:	6879      	ldr	r1, [r7, #4]
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	9202      	str	r2, [sp, #8]
 800919e:	9301      	str	r3, [sp, #4]
 80091a0:	2302      	movs	r3, #2
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	2300      	movs	r3, #0
 80091a6:	460a      	mov	r2, r1
 80091a8:	4911      	ldr	r1, [pc, #68]	@ (80091f0 <xTimerCreateTimerTask+0x88>)
 80091aa:	4812      	ldr	r0, [pc, #72]	@ (80091f4 <xTimerCreateTimerTask+0x8c>)
 80091ac:	f7fe fe74 	bl	8007e98 <xTaskCreateStatic>
 80091b0:	4603      	mov	r3, r0
 80091b2:	4a11      	ldr	r2, [pc, #68]	@ (80091f8 <xTimerCreateTimerTask+0x90>)
 80091b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80091b6:	4b10      	ldr	r3, [pc, #64]	@ (80091f8 <xTimerCreateTimerTask+0x90>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d001      	beq.n	80091c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80091be:	2301      	movs	r3, #1
 80091c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d10b      	bne.n	80091e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80091c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091cc:	f383 8811 	msr	BASEPRI, r3
 80091d0:	f3bf 8f6f 	isb	sy
 80091d4:	f3bf 8f4f 	dsb	sy
 80091d8:	613b      	str	r3, [r7, #16]
}
 80091da:	bf00      	nop
 80091dc:	bf00      	nop
 80091de:	e7fd      	b.n	80091dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80091e0:	697b      	ldr	r3, [r7, #20]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3718      	adds	r7, #24
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	200011bc 	.word	0x200011bc
 80091f0:	08011358 	.word	0x08011358
 80091f4:	08009335 	.word	0x08009335
 80091f8:	200011c0 	.word	0x200011c0

080091fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b08a      	sub	sp, #40	@ 0x28
 8009200:	af00      	add	r7, sp, #0
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	607a      	str	r2, [r7, #4]
 8009208:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800920a:	2300      	movs	r3, #0
 800920c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d10b      	bne.n	800922c <xTimerGenericCommand+0x30>
	__asm volatile
 8009214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009218:	f383 8811 	msr	BASEPRI, r3
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f3bf 8f4f 	dsb	sy
 8009224:	623b      	str	r3, [r7, #32]
}
 8009226:	bf00      	nop
 8009228:	bf00      	nop
 800922a:	e7fd      	b.n	8009228 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800922c:	4b19      	ldr	r3, [pc, #100]	@ (8009294 <xTimerGenericCommand+0x98>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d02a      	beq.n	800928a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	2b05      	cmp	r3, #5
 8009244:	dc18      	bgt.n	8009278 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009246:	f7ff fdad 	bl	8008da4 <xTaskGetSchedulerState>
 800924a:	4603      	mov	r3, r0
 800924c:	2b02      	cmp	r3, #2
 800924e:	d109      	bne.n	8009264 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009250:	4b10      	ldr	r3, [pc, #64]	@ (8009294 <xTimerGenericCommand+0x98>)
 8009252:	6818      	ldr	r0, [r3, #0]
 8009254:	f107 0110 	add.w	r1, r7, #16
 8009258:	2300      	movs	r3, #0
 800925a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800925c:	f7fd ffa4 	bl	80071a8 <xQueueGenericSend>
 8009260:	6278      	str	r0, [r7, #36]	@ 0x24
 8009262:	e012      	b.n	800928a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009264:	4b0b      	ldr	r3, [pc, #44]	@ (8009294 <xTimerGenericCommand+0x98>)
 8009266:	6818      	ldr	r0, [r3, #0]
 8009268:	f107 0110 	add.w	r1, r7, #16
 800926c:	2300      	movs	r3, #0
 800926e:	2200      	movs	r2, #0
 8009270:	f7fd ff9a 	bl	80071a8 <xQueueGenericSend>
 8009274:	6278      	str	r0, [r7, #36]	@ 0x24
 8009276:	e008      	b.n	800928a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009278:	4b06      	ldr	r3, [pc, #24]	@ (8009294 <xTimerGenericCommand+0x98>)
 800927a:	6818      	ldr	r0, [r3, #0]
 800927c:	f107 0110 	add.w	r1, r7, #16
 8009280:	2300      	movs	r3, #0
 8009282:	683a      	ldr	r2, [r7, #0]
 8009284:	f7fe f892 	bl	80073ac <xQueueGenericSendFromISR>
 8009288:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800928a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800928c:	4618      	mov	r0, r3
 800928e:	3728      	adds	r7, #40	@ 0x28
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	200011bc 	.word	0x200011bc

08009298 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b088      	sub	sp, #32
 800929c:	af02      	add	r7, sp, #8
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a2:	4b23      	ldr	r3, [pc, #140]	@ (8009330 <prvProcessExpiredTimer+0x98>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	3304      	adds	r3, #4
 80092b0:	4618      	mov	r0, r3
 80092b2:	f7fd fd9b 	bl	8006dec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092bc:	f003 0304 	and.w	r3, r3, #4
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d023      	beq.n	800930c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	699a      	ldr	r2, [r3, #24]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	18d1      	adds	r1, r2, r3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	6978      	ldr	r0, [r7, #20]
 80092d2:	f000 f8d5 	bl	8009480 <prvInsertTimerInActiveList>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d020      	beq.n	800931e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80092dc:	2300      	movs	r3, #0
 80092de:	9300      	str	r3, [sp, #0]
 80092e0:	2300      	movs	r3, #0
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	2100      	movs	r1, #0
 80092e6:	6978      	ldr	r0, [r7, #20]
 80092e8:	f7ff ff88 	bl	80091fc <xTimerGenericCommand>
 80092ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d114      	bne.n	800931e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80092f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f8:	f383 8811 	msr	BASEPRI, r3
 80092fc:	f3bf 8f6f 	isb	sy
 8009300:	f3bf 8f4f 	dsb	sy
 8009304:	60fb      	str	r3, [r7, #12]
}
 8009306:	bf00      	nop
 8009308:	bf00      	nop
 800930a:	e7fd      	b.n	8009308 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800930c:	697b      	ldr	r3, [r7, #20]
 800930e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009312:	f023 0301 	bic.w	r3, r3, #1
 8009316:	b2da      	uxtb	r2, r3
 8009318:	697b      	ldr	r3, [r7, #20]
 800931a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	6a1b      	ldr	r3, [r3, #32]
 8009322:	6978      	ldr	r0, [r7, #20]
 8009324:	4798      	blx	r3
}
 8009326:	bf00      	nop
 8009328:	3718      	adds	r7, #24
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	200011b4 	.word	0x200011b4

08009334 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800933c:	f107 0308 	add.w	r3, r7, #8
 8009340:	4618      	mov	r0, r3
 8009342:	f000 f859 	bl	80093f8 <prvGetNextExpireTime>
 8009346:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	4619      	mov	r1, r3
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f000 f805 	bl	800935c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009352:	f000 f8d7 	bl	8009504 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009356:	bf00      	nop
 8009358:	e7f0      	b.n	800933c <prvTimerTask+0x8>
	...

0800935c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009366:	f7ff f937 	bl	80085d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800936a:	f107 0308 	add.w	r3, r7, #8
 800936e:	4618      	mov	r0, r3
 8009370:	f000 f866 	bl	8009440 <prvSampleTimeNow>
 8009374:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d130      	bne.n	80093de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d10a      	bne.n	8009398 <prvProcessTimerOrBlockTask+0x3c>
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	429a      	cmp	r2, r3
 8009388:	d806      	bhi.n	8009398 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800938a:	f7ff f933 	bl	80085f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800938e:	68f9      	ldr	r1, [r7, #12]
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f7ff ff81 	bl	8009298 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009396:	e024      	b.n	80093e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d008      	beq.n	80093b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800939e:	4b13      	ldr	r3, [pc, #76]	@ (80093ec <prvProcessTimerOrBlockTask+0x90>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d101      	bne.n	80093ac <prvProcessTimerOrBlockTask+0x50>
 80093a8:	2301      	movs	r3, #1
 80093aa:	e000      	b.n	80093ae <prvProcessTimerOrBlockTask+0x52>
 80093ac:	2300      	movs	r3, #0
 80093ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80093b0:	4b0f      	ldr	r3, [pc, #60]	@ (80093f0 <prvProcessTimerOrBlockTask+0x94>)
 80093b2:	6818      	ldr	r0, [r3, #0]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	1ad3      	subs	r3, r2, r3
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	4619      	mov	r1, r3
 80093be:	f7fe fd37 	bl	8007e30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80093c2:	f7ff f917 	bl	80085f4 <xTaskResumeAll>
 80093c6:	4603      	mov	r3, r0
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d10a      	bne.n	80093e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80093cc:	4b09      	ldr	r3, [pc, #36]	@ (80093f4 <prvProcessTimerOrBlockTask+0x98>)
 80093ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093d2:	601a      	str	r2, [r3, #0]
 80093d4:	f3bf 8f4f 	dsb	sy
 80093d8:	f3bf 8f6f 	isb	sy
}
 80093dc:	e001      	b.n	80093e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80093de:	f7ff f909 	bl	80085f4 <xTaskResumeAll>
}
 80093e2:	bf00      	nop
 80093e4:	3710      	adds	r7, #16
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
 80093ea:	bf00      	nop
 80093ec:	200011b8 	.word	0x200011b8
 80093f0:	200011bc 	.word	0x200011bc
 80093f4:	e000ed04 	.word	0xe000ed04

080093f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80093f8:	b480      	push	{r7}
 80093fa:	b085      	sub	sp, #20
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009400:	4b0e      	ldr	r3, [pc, #56]	@ (800943c <prvGetNextExpireTime+0x44>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d101      	bne.n	800940e <prvGetNextExpireTime+0x16>
 800940a:	2201      	movs	r2, #1
 800940c:	e000      	b.n	8009410 <prvGetNextExpireTime+0x18>
 800940e:	2200      	movs	r2, #0
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d105      	bne.n	8009428 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800941c:	4b07      	ldr	r3, [pc, #28]	@ (800943c <prvGetNextExpireTime+0x44>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	60fb      	str	r3, [r7, #12]
 8009426:	e001      	b.n	800942c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009428:	2300      	movs	r3, #0
 800942a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800942c:	68fb      	ldr	r3, [r7, #12]
}
 800942e:	4618      	mov	r0, r3
 8009430:	3714      	adds	r7, #20
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	200011b4 	.word	0x200011b4

08009440 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b084      	sub	sp, #16
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009448:	f7ff f972 	bl	8008730 <xTaskGetTickCount>
 800944c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800944e:	4b0b      	ldr	r3, [pc, #44]	@ (800947c <prvSampleTimeNow+0x3c>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68fa      	ldr	r2, [r7, #12]
 8009454:	429a      	cmp	r2, r3
 8009456:	d205      	bcs.n	8009464 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009458:	f000 f93a 	bl	80096d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2201      	movs	r2, #1
 8009460:	601a      	str	r2, [r3, #0]
 8009462:	e002      	b.n	800946a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2200      	movs	r2, #0
 8009468:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800946a:	4a04      	ldr	r2, [pc, #16]	@ (800947c <prvSampleTimeNow+0x3c>)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009470:	68fb      	ldr	r3, [r7, #12]
}
 8009472:	4618      	mov	r0, r3
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}
 800947a:	bf00      	nop
 800947c:	200011c4 	.word	0x200011c4

08009480 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b086      	sub	sp, #24
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
 800948c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800948e:	2300      	movs	r3, #0
 8009490:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	68ba      	ldr	r2, [r7, #8]
 8009496:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	68fa      	ldr	r2, [r7, #12]
 800949c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800949e:	68ba      	ldr	r2, [r7, #8]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d812      	bhi.n	80094cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094a6:	687a      	ldr	r2, [r7, #4]
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	1ad2      	subs	r2, r2, r3
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	699b      	ldr	r3, [r3, #24]
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d302      	bcc.n	80094ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80094b4:	2301      	movs	r3, #1
 80094b6:	617b      	str	r3, [r7, #20]
 80094b8:	e01b      	b.n	80094f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80094ba:	4b10      	ldr	r3, [pc, #64]	@ (80094fc <prvInsertTimerInActiveList+0x7c>)
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	3304      	adds	r3, #4
 80094c2:	4619      	mov	r1, r3
 80094c4:	4610      	mov	r0, r2
 80094c6:	f7fd fc58 	bl	8006d7a <vListInsert>
 80094ca:	e012      	b.n	80094f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80094cc:	687a      	ldr	r2, [r7, #4]
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d206      	bcs.n	80094e2 <prvInsertTimerInActiveList+0x62>
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	429a      	cmp	r2, r3
 80094da:	d302      	bcc.n	80094e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80094dc:	2301      	movs	r3, #1
 80094de:	617b      	str	r3, [r7, #20]
 80094e0:	e007      	b.n	80094f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80094e2:	4b07      	ldr	r3, [pc, #28]	@ (8009500 <prvInsertTimerInActiveList+0x80>)
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	3304      	adds	r3, #4
 80094ea:	4619      	mov	r1, r3
 80094ec:	4610      	mov	r0, r2
 80094ee:	f7fd fc44 	bl	8006d7a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80094f2:	697b      	ldr	r3, [r7, #20]
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3718      	adds	r7, #24
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}
 80094fc:	200011b8 	.word	0x200011b8
 8009500:	200011b4 	.word	0x200011b4

08009504 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b08e      	sub	sp, #56	@ 0x38
 8009508:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800950a:	e0ce      	b.n	80096aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2b00      	cmp	r3, #0
 8009510:	da19      	bge.n	8009546 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009512:	1d3b      	adds	r3, r7, #4
 8009514:	3304      	adds	r3, #4
 8009516:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800951a:	2b00      	cmp	r3, #0
 800951c:	d10b      	bne.n	8009536 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800951e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009522:	f383 8811 	msr	BASEPRI, r3
 8009526:	f3bf 8f6f 	isb	sy
 800952a:	f3bf 8f4f 	dsb	sy
 800952e:	61fb      	str	r3, [r7, #28]
}
 8009530:	bf00      	nop
 8009532:	bf00      	nop
 8009534:	e7fd      	b.n	8009532 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800953c:	6850      	ldr	r0, [r2, #4]
 800953e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009540:	6892      	ldr	r2, [r2, #8]
 8009542:	4611      	mov	r1, r2
 8009544:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2b00      	cmp	r3, #0
 800954a:	f2c0 80ae 	blt.w	80096aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009554:	695b      	ldr	r3, [r3, #20]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d004      	beq.n	8009564 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800955a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955c:	3304      	adds	r3, #4
 800955e:	4618      	mov	r0, r3
 8009560:	f7fd fc44 	bl	8006dec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009564:	463b      	mov	r3, r7
 8009566:	4618      	mov	r0, r3
 8009568:	f7ff ff6a 	bl	8009440 <prvSampleTimeNow>
 800956c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2b09      	cmp	r3, #9
 8009572:	f200 8097 	bhi.w	80096a4 <prvProcessReceivedCommands+0x1a0>
 8009576:	a201      	add	r2, pc, #4	@ (adr r2, 800957c <prvProcessReceivedCommands+0x78>)
 8009578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800957c:	080095a5 	.word	0x080095a5
 8009580:	080095a5 	.word	0x080095a5
 8009584:	080095a5 	.word	0x080095a5
 8009588:	0800961b 	.word	0x0800961b
 800958c:	0800962f 	.word	0x0800962f
 8009590:	0800967b 	.word	0x0800967b
 8009594:	080095a5 	.word	0x080095a5
 8009598:	080095a5 	.word	0x080095a5
 800959c:	0800961b 	.word	0x0800961b
 80095a0:	0800962f 	.word	0x0800962f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80095a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095aa:	f043 0301 	orr.w	r3, r3, #1
 80095ae:	b2da      	uxtb	r2, r3
 80095b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80095b6:	68ba      	ldr	r2, [r7, #8]
 80095b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ba:	699b      	ldr	r3, [r3, #24]
 80095bc:	18d1      	adds	r1, r2, r3
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095c4:	f7ff ff5c 	bl	8009480 <prvInsertTimerInActiveList>
 80095c8:	4603      	mov	r3, r0
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d06c      	beq.n	80096a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d0:	6a1b      	ldr	r3, [r3, #32]
 80095d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80095d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095dc:	f003 0304 	and.w	r3, r3, #4
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d061      	beq.n	80096a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e8:	699b      	ldr	r3, [r3, #24]
 80095ea:	441a      	add	r2, r3
 80095ec:	2300      	movs	r3, #0
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	2300      	movs	r3, #0
 80095f2:	2100      	movs	r1, #0
 80095f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095f6:	f7ff fe01 	bl	80091fc <xTimerGenericCommand>
 80095fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d152      	bne.n	80096a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009606:	f383 8811 	msr	BASEPRI, r3
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	f3bf 8f4f 	dsb	sy
 8009612:	61bb      	str	r3, [r7, #24]
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	e7fd      	b.n	8009616 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800961a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009620:	f023 0301 	bic.w	r3, r3, #1
 8009624:	b2da      	uxtb	r2, r3
 8009626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009628:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800962c:	e03d      	b.n	80096aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800962e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009630:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009634:	f043 0301 	orr.w	r3, r3, #1
 8009638:	b2da      	uxtb	r2, r3
 800963a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009644:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009648:	699b      	ldr	r3, [r3, #24]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d10b      	bne.n	8009666 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800964e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009652:	f383 8811 	msr	BASEPRI, r3
 8009656:	f3bf 8f6f 	isb	sy
 800965a:	f3bf 8f4f 	dsb	sy
 800965e:	617b      	str	r3, [r7, #20]
}
 8009660:	bf00      	nop
 8009662:	bf00      	nop
 8009664:	e7fd      	b.n	8009662 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009668:	699a      	ldr	r2, [r3, #24]
 800966a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966c:	18d1      	adds	r1, r2, r3
 800966e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009674:	f7ff ff04 	bl	8009480 <prvInsertTimerInActiveList>
					break;
 8009678:	e017      	b.n	80096aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800967a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800967c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009680:	f003 0302 	and.w	r3, r3, #2
 8009684:	2b00      	cmp	r3, #0
 8009686:	d103      	bne.n	8009690 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009688:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800968a:	f000 fbe5 	bl	8009e58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800968e:	e00c      	b.n	80096aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009692:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009696:	f023 0301 	bic.w	r3, r3, #1
 800969a:	b2da      	uxtb	r2, r3
 800969c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80096a2:	e002      	b.n	80096aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80096a4:	bf00      	nop
 80096a6:	e000      	b.n	80096aa <prvProcessReceivedCommands+0x1a6>
					break;
 80096a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096aa:	4b08      	ldr	r3, [pc, #32]	@ (80096cc <prvProcessReceivedCommands+0x1c8>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	1d39      	adds	r1, r7, #4
 80096b0:	2200      	movs	r2, #0
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fd ffa8 	bl	8007608 <xQueueReceive>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f47f af26 	bne.w	800950c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80096c0:	bf00      	nop
 80096c2:	bf00      	nop
 80096c4:	3730      	adds	r7, #48	@ 0x30
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	200011bc 	.word	0x200011bc

080096d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b088      	sub	sp, #32
 80096d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80096d6:	e049      	b.n	800976c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096d8:	4b2e      	ldr	r3, [pc, #184]	@ (8009794 <prvSwitchTimerLists+0xc4>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	68db      	ldr	r3, [r3, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096e2:	4b2c      	ldr	r3, [pc, #176]	@ (8009794 <prvSwitchTimerLists+0xc4>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	3304      	adds	r3, #4
 80096f0:	4618      	mov	r0, r3
 80096f2:	f7fd fb7b 	bl	8006dec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6a1b      	ldr	r3, [r3, #32]
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009704:	f003 0304 	and.w	r3, r3, #4
 8009708:	2b00      	cmp	r3, #0
 800970a:	d02f      	beq.n	800976c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	699b      	ldr	r3, [r3, #24]
 8009710:	693a      	ldr	r2, [r7, #16]
 8009712:	4413      	add	r3, r2
 8009714:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009716:	68ba      	ldr	r2, [r7, #8]
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	429a      	cmp	r2, r3
 800971c:	d90e      	bls.n	800973c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	68ba      	ldr	r2, [r7, #8]
 8009722:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	68fa      	ldr	r2, [r7, #12]
 8009728:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800972a:	4b1a      	ldr	r3, [pc, #104]	@ (8009794 <prvSwitchTimerLists+0xc4>)
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	3304      	adds	r3, #4
 8009732:	4619      	mov	r1, r3
 8009734:	4610      	mov	r0, r2
 8009736:	f7fd fb20 	bl	8006d7a <vListInsert>
 800973a:	e017      	b.n	800976c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800973c:	2300      	movs	r3, #0
 800973e:	9300      	str	r3, [sp, #0]
 8009740:	2300      	movs	r3, #0
 8009742:	693a      	ldr	r2, [r7, #16]
 8009744:	2100      	movs	r1, #0
 8009746:	68f8      	ldr	r0, [r7, #12]
 8009748:	f7ff fd58 	bl	80091fc <xTimerGenericCommand>
 800974c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d10b      	bne.n	800976c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009758:	f383 8811 	msr	BASEPRI, r3
 800975c:	f3bf 8f6f 	isb	sy
 8009760:	f3bf 8f4f 	dsb	sy
 8009764:	603b      	str	r3, [r7, #0]
}
 8009766:	bf00      	nop
 8009768:	bf00      	nop
 800976a:	e7fd      	b.n	8009768 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800976c:	4b09      	ldr	r3, [pc, #36]	@ (8009794 <prvSwitchTimerLists+0xc4>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1b0      	bne.n	80096d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009776:	4b07      	ldr	r3, [pc, #28]	@ (8009794 <prvSwitchTimerLists+0xc4>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800977c:	4b06      	ldr	r3, [pc, #24]	@ (8009798 <prvSwitchTimerLists+0xc8>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a04      	ldr	r2, [pc, #16]	@ (8009794 <prvSwitchTimerLists+0xc4>)
 8009782:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009784:	4a04      	ldr	r2, [pc, #16]	@ (8009798 <prvSwitchTimerLists+0xc8>)
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	6013      	str	r3, [r2, #0]
}
 800978a:	bf00      	nop
 800978c:	3718      	adds	r7, #24
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	200011b4 	.word	0x200011b4
 8009798:	200011b8 	.word	0x200011b8

0800979c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80097a2:	f000 f969 	bl	8009a78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80097a6:	4b15      	ldr	r3, [pc, #84]	@ (80097fc <prvCheckForValidListAndQueue+0x60>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d120      	bne.n	80097f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80097ae:	4814      	ldr	r0, [pc, #80]	@ (8009800 <prvCheckForValidListAndQueue+0x64>)
 80097b0:	f7fd fa92 	bl	8006cd8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80097b4:	4813      	ldr	r0, [pc, #76]	@ (8009804 <prvCheckForValidListAndQueue+0x68>)
 80097b6:	f7fd fa8f 	bl	8006cd8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80097ba:	4b13      	ldr	r3, [pc, #76]	@ (8009808 <prvCheckForValidListAndQueue+0x6c>)
 80097bc:	4a10      	ldr	r2, [pc, #64]	@ (8009800 <prvCheckForValidListAndQueue+0x64>)
 80097be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80097c0:	4b12      	ldr	r3, [pc, #72]	@ (800980c <prvCheckForValidListAndQueue+0x70>)
 80097c2:	4a10      	ldr	r2, [pc, #64]	@ (8009804 <prvCheckForValidListAndQueue+0x68>)
 80097c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80097c6:	2300      	movs	r3, #0
 80097c8:	9300      	str	r3, [sp, #0]
 80097ca:	4b11      	ldr	r3, [pc, #68]	@ (8009810 <prvCheckForValidListAndQueue+0x74>)
 80097cc:	4a11      	ldr	r2, [pc, #68]	@ (8009814 <prvCheckForValidListAndQueue+0x78>)
 80097ce:	2110      	movs	r1, #16
 80097d0:	200a      	movs	r0, #10
 80097d2:	f7fd fb9f 	bl	8006f14 <xQueueGenericCreateStatic>
 80097d6:	4603      	mov	r3, r0
 80097d8:	4a08      	ldr	r2, [pc, #32]	@ (80097fc <prvCheckForValidListAndQueue+0x60>)
 80097da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80097dc:	4b07      	ldr	r3, [pc, #28]	@ (80097fc <prvCheckForValidListAndQueue+0x60>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d005      	beq.n	80097f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80097e4:	4b05      	ldr	r3, [pc, #20]	@ (80097fc <prvCheckForValidListAndQueue+0x60>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	490b      	ldr	r1, [pc, #44]	@ (8009818 <prvCheckForValidListAndQueue+0x7c>)
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7fe facc 	bl	8007d88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80097f0:	f000 f974 	bl	8009adc <vPortExitCritical>
}
 80097f4:	bf00      	nop
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}
 80097fa:	bf00      	nop
 80097fc:	200011bc 	.word	0x200011bc
 8009800:	2000118c 	.word	0x2000118c
 8009804:	200011a0 	.word	0x200011a0
 8009808:	200011b4 	.word	0x200011b4
 800980c:	200011b8 	.word	0x200011b8
 8009810:	20001268 	.word	0x20001268
 8009814:	200011c8 	.word	0x200011c8
 8009818:	08011360 	.word	0x08011360

0800981c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800981c:	b480      	push	{r7}
 800981e:	b085      	sub	sp, #20
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	3b04      	subs	r3, #4
 800982c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009834:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	3b04      	subs	r3, #4
 800983a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	f023 0201 	bic.w	r2, r3, #1
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	3b04      	subs	r3, #4
 800984a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800984c:	4a0c      	ldr	r2, [pc, #48]	@ (8009880 <pxPortInitialiseStack+0x64>)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	3b14      	subs	r3, #20
 8009856:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	3b04      	subs	r3, #4
 8009862:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f06f 0202 	mvn.w	r2, #2
 800986a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	3b20      	subs	r3, #32
 8009870:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009872:	68fb      	ldr	r3, [r7, #12]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	08009885 	.word	0x08009885

08009884 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800988a:	2300      	movs	r3, #0
 800988c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800988e:	4b13      	ldr	r3, [pc, #76]	@ (80098dc <prvTaskExitError+0x58>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009896:	d00b      	beq.n	80098b0 <prvTaskExitError+0x2c>
	__asm volatile
 8009898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	60fb      	str	r3, [r7, #12]
}
 80098aa:	bf00      	nop
 80098ac:	bf00      	nop
 80098ae:	e7fd      	b.n	80098ac <prvTaskExitError+0x28>
	__asm volatile
 80098b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b4:	f383 8811 	msr	BASEPRI, r3
 80098b8:	f3bf 8f6f 	isb	sy
 80098bc:	f3bf 8f4f 	dsb	sy
 80098c0:	60bb      	str	r3, [r7, #8]
}
 80098c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80098c4:	bf00      	nop
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d0fc      	beq.n	80098c6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80098cc:	bf00      	nop
 80098ce:	bf00      	nop
 80098d0:	3714      	adds	r7, #20
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop
 80098dc:	2000000c 	.word	0x2000000c

080098e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80098e0:	4b07      	ldr	r3, [pc, #28]	@ (8009900 <pxCurrentTCBConst2>)
 80098e2:	6819      	ldr	r1, [r3, #0]
 80098e4:	6808      	ldr	r0, [r1, #0]
 80098e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ea:	f380 8809 	msr	PSP, r0
 80098ee:	f3bf 8f6f 	isb	sy
 80098f2:	f04f 0000 	mov.w	r0, #0
 80098f6:	f380 8811 	msr	BASEPRI, r0
 80098fa:	4770      	bx	lr
 80098fc:	f3af 8000 	nop.w

08009900 <pxCurrentTCBConst2>:
 8009900:	20000c8c 	.word	0x20000c8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009904:	bf00      	nop
 8009906:	bf00      	nop

08009908 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009908:	4808      	ldr	r0, [pc, #32]	@ (800992c <prvPortStartFirstTask+0x24>)
 800990a:	6800      	ldr	r0, [r0, #0]
 800990c:	6800      	ldr	r0, [r0, #0]
 800990e:	f380 8808 	msr	MSP, r0
 8009912:	f04f 0000 	mov.w	r0, #0
 8009916:	f380 8814 	msr	CONTROL, r0
 800991a:	b662      	cpsie	i
 800991c:	b661      	cpsie	f
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	f3bf 8f6f 	isb	sy
 8009926:	df00      	svc	0
 8009928:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800992a:	bf00      	nop
 800992c:	e000ed08 	.word	0xe000ed08

08009930 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b086      	sub	sp, #24
 8009934:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009936:	4b47      	ldr	r3, [pc, #284]	@ (8009a54 <xPortStartScheduler+0x124>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4a47      	ldr	r2, [pc, #284]	@ (8009a58 <xPortStartScheduler+0x128>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d10b      	bne.n	8009958 <xPortStartScheduler+0x28>
	__asm volatile
 8009940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009944:	f383 8811 	msr	BASEPRI, r3
 8009948:	f3bf 8f6f 	isb	sy
 800994c:	f3bf 8f4f 	dsb	sy
 8009950:	613b      	str	r3, [r7, #16]
}
 8009952:	bf00      	nop
 8009954:	bf00      	nop
 8009956:	e7fd      	b.n	8009954 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009958:	4b3e      	ldr	r3, [pc, #248]	@ (8009a54 <xPortStartScheduler+0x124>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4a3f      	ldr	r2, [pc, #252]	@ (8009a5c <xPortStartScheduler+0x12c>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d10b      	bne.n	800997a <xPortStartScheduler+0x4a>
	__asm volatile
 8009962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009966:	f383 8811 	msr	BASEPRI, r3
 800996a:	f3bf 8f6f 	isb	sy
 800996e:	f3bf 8f4f 	dsb	sy
 8009972:	60fb      	str	r3, [r7, #12]
}
 8009974:	bf00      	nop
 8009976:	bf00      	nop
 8009978:	e7fd      	b.n	8009976 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800997a:	4b39      	ldr	r3, [pc, #228]	@ (8009a60 <xPortStartScheduler+0x130>)
 800997c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	b2db      	uxtb	r3, r3
 8009984:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	22ff      	movs	r2, #255	@ 0xff
 800998a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009994:	78fb      	ldrb	r3, [r7, #3]
 8009996:	b2db      	uxtb	r3, r3
 8009998:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800999c:	b2da      	uxtb	r2, r3
 800999e:	4b31      	ldr	r3, [pc, #196]	@ (8009a64 <xPortStartScheduler+0x134>)
 80099a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80099a2:	4b31      	ldr	r3, [pc, #196]	@ (8009a68 <xPortStartScheduler+0x138>)
 80099a4:	2207      	movs	r2, #7
 80099a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80099a8:	e009      	b.n	80099be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80099aa:	4b2f      	ldr	r3, [pc, #188]	@ (8009a68 <xPortStartScheduler+0x138>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	3b01      	subs	r3, #1
 80099b0:	4a2d      	ldr	r2, [pc, #180]	@ (8009a68 <xPortStartScheduler+0x138>)
 80099b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80099b4:	78fb      	ldrb	r3, [r7, #3]
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	005b      	lsls	r3, r3, #1
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80099be:	78fb      	ldrb	r3, [r7, #3]
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099c6:	2b80      	cmp	r3, #128	@ 0x80
 80099c8:	d0ef      	beq.n	80099aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80099ca:	4b27      	ldr	r3, [pc, #156]	@ (8009a68 <xPortStartScheduler+0x138>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f1c3 0307 	rsb	r3, r3, #7
 80099d2:	2b04      	cmp	r3, #4
 80099d4:	d00b      	beq.n	80099ee <xPortStartScheduler+0xbe>
	__asm volatile
 80099d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099da:	f383 8811 	msr	BASEPRI, r3
 80099de:	f3bf 8f6f 	isb	sy
 80099e2:	f3bf 8f4f 	dsb	sy
 80099e6:	60bb      	str	r3, [r7, #8]
}
 80099e8:	bf00      	nop
 80099ea:	bf00      	nop
 80099ec:	e7fd      	b.n	80099ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80099ee:	4b1e      	ldr	r3, [pc, #120]	@ (8009a68 <xPortStartScheduler+0x138>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	021b      	lsls	r3, r3, #8
 80099f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009a68 <xPortStartScheduler+0x138>)
 80099f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80099f8:	4b1b      	ldr	r3, [pc, #108]	@ (8009a68 <xPortStartScheduler+0x138>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009a00:	4a19      	ldr	r2, [pc, #100]	@ (8009a68 <xPortStartScheduler+0x138>)
 8009a02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	b2da      	uxtb	r2, r3
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009a0c:	4b17      	ldr	r3, [pc, #92]	@ (8009a6c <xPortStartScheduler+0x13c>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a16      	ldr	r2, [pc, #88]	@ (8009a6c <xPortStartScheduler+0x13c>)
 8009a12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009a16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009a18:	4b14      	ldr	r3, [pc, #80]	@ (8009a6c <xPortStartScheduler+0x13c>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a13      	ldr	r2, [pc, #76]	@ (8009a6c <xPortStartScheduler+0x13c>)
 8009a1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009a22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009a24:	f000 f8da 	bl	8009bdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009a28:	4b11      	ldr	r3, [pc, #68]	@ (8009a70 <xPortStartScheduler+0x140>)
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009a2e:	f000 f8f9 	bl	8009c24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009a32:	4b10      	ldr	r3, [pc, #64]	@ (8009a74 <xPortStartScheduler+0x144>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	4a0f      	ldr	r2, [pc, #60]	@ (8009a74 <xPortStartScheduler+0x144>)
 8009a38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009a3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009a3e:	f7ff ff63 	bl	8009908 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009a42:	f7fe ff3f 	bl	80088c4 <vTaskSwitchContext>
	prvTaskExitError();
 8009a46:	f7ff ff1d 	bl	8009884 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3718      	adds	r7, #24
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	e000ed00 	.word	0xe000ed00
 8009a58:	410fc271 	.word	0x410fc271
 8009a5c:	410fc270 	.word	0x410fc270
 8009a60:	e000e400 	.word	0xe000e400
 8009a64:	200012b8 	.word	0x200012b8
 8009a68:	200012bc 	.word	0x200012bc
 8009a6c:	e000ed20 	.word	0xe000ed20
 8009a70:	2000000c 	.word	0x2000000c
 8009a74:	e000ef34 	.word	0xe000ef34

08009a78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
	__asm volatile
 8009a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a82:	f383 8811 	msr	BASEPRI, r3
 8009a86:	f3bf 8f6f 	isb	sy
 8009a8a:	f3bf 8f4f 	dsb	sy
 8009a8e:	607b      	str	r3, [r7, #4]
}
 8009a90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009a92:	4b10      	ldr	r3, [pc, #64]	@ (8009ad4 <vPortEnterCritical+0x5c>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3301      	adds	r3, #1
 8009a98:	4a0e      	ldr	r2, [pc, #56]	@ (8009ad4 <vPortEnterCritical+0x5c>)
 8009a9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad4 <vPortEnterCritical+0x5c>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2b01      	cmp	r3, #1
 8009aa2:	d110      	bne.n	8009ac6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ad8 <vPortEnterCritical+0x60>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00b      	beq.n	8009ac6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab2:	f383 8811 	msr	BASEPRI, r3
 8009ab6:	f3bf 8f6f 	isb	sy
 8009aba:	f3bf 8f4f 	dsb	sy
 8009abe:	603b      	str	r3, [r7, #0]
}
 8009ac0:	bf00      	nop
 8009ac2:	bf00      	nop
 8009ac4:	e7fd      	b.n	8009ac2 <vPortEnterCritical+0x4a>
	}
}
 8009ac6:	bf00      	nop
 8009ac8:	370c      	adds	r7, #12
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	2000000c 	.word	0x2000000c
 8009ad8:	e000ed04 	.word	0xe000ed04

08009adc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009ae2:	4b12      	ldr	r3, [pc, #72]	@ (8009b2c <vPortExitCritical+0x50>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d10b      	bne.n	8009b02 <vPortExitCritical+0x26>
	__asm volatile
 8009aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aee:	f383 8811 	msr	BASEPRI, r3
 8009af2:	f3bf 8f6f 	isb	sy
 8009af6:	f3bf 8f4f 	dsb	sy
 8009afa:	607b      	str	r3, [r7, #4]
}
 8009afc:	bf00      	nop
 8009afe:	bf00      	nop
 8009b00:	e7fd      	b.n	8009afe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009b02:	4b0a      	ldr	r3, [pc, #40]	@ (8009b2c <vPortExitCritical+0x50>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	3b01      	subs	r3, #1
 8009b08:	4a08      	ldr	r2, [pc, #32]	@ (8009b2c <vPortExitCritical+0x50>)
 8009b0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009b0c:	4b07      	ldr	r3, [pc, #28]	@ (8009b2c <vPortExitCritical+0x50>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d105      	bne.n	8009b20 <vPortExitCritical+0x44>
 8009b14:	2300      	movs	r3, #0
 8009b16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	f383 8811 	msr	BASEPRI, r3
}
 8009b1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr
 8009b2c:	2000000c 	.word	0x2000000c

08009b30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009b30:	f3ef 8009 	mrs	r0, PSP
 8009b34:	f3bf 8f6f 	isb	sy
 8009b38:	4b15      	ldr	r3, [pc, #84]	@ (8009b90 <pxCurrentTCBConst>)
 8009b3a:	681a      	ldr	r2, [r3, #0]
 8009b3c:	f01e 0f10 	tst.w	lr, #16
 8009b40:	bf08      	it	eq
 8009b42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009b46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b4a:	6010      	str	r0, [r2, #0]
 8009b4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009b50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009b54:	f380 8811 	msr	BASEPRI, r0
 8009b58:	f3bf 8f4f 	dsb	sy
 8009b5c:	f3bf 8f6f 	isb	sy
 8009b60:	f7fe feb0 	bl	80088c4 <vTaskSwitchContext>
 8009b64:	f04f 0000 	mov.w	r0, #0
 8009b68:	f380 8811 	msr	BASEPRI, r0
 8009b6c:	bc09      	pop	{r0, r3}
 8009b6e:	6819      	ldr	r1, [r3, #0]
 8009b70:	6808      	ldr	r0, [r1, #0]
 8009b72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b76:	f01e 0f10 	tst.w	lr, #16
 8009b7a:	bf08      	it	eq
 8009b7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009b80:	f380 8809 	msr	PSP, r0
 8009b84:	f3bf 8f6f 	isb	sy
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	f3af 8000 	nop.w

08009b90 <pxCurrentTCBConst>:
 8009b90:	20000c8c 	.word	0x20000c8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009b94:	bf00      	nop
 8009b96:	bf00      	nop

08009b98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
	__asm volatile
 8009b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba2:	f383 8811 	msr	BASEPRI, r3
 8009ba6:	f3bf 8f6f 	isb	sy
 8009baa:	f3bf 8f4f 	dsb	sy
 8009bae:	607b      	str	r3, [r7, #4]
}
 8009bb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009bb2:	f7fe fdcd 	bl	8008750 <xTaskIncrementTick>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d003      	beq.n	8009bc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009bbc:	4b06      	ldr	r3, [pc, #24]	@ (8009bd8 <xPortSysTickHandler+0x40>)
 8009bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009bc2:	601a      	str	r2, [r3, #0]
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	f383 8811 	msr	BASEPRI, r3
}
 8009bce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009bd0:	bf00      	nop
 8009bd2:	3708      	adds	r7, #8
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}
 8009bd8:	e000ed04 	.word	0xe000ed04

08009bdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009bdc:	b480      	push	{r7}
 8009bde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009be0:	4b0b      	ldr	r3, [pc, #44]	@ (8009c10 <vPortSetupTimerInterrupt+0x34>)
 8009be2:	2200      	movs	r2, #0
 8009be4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009be6:	4b0b      	ldr	r3, [pc, #44]	@ (8009c14 <vPortSetupTimerInterrupt+0x38>)
 8009be8:	2200      	movs	r2, #0
 8009bea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009bec:	4b0a      	ldr	r3, [pc, #40]	@ (8009c18 <vPortSetupTimerInterrupt+0x3c>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8009c1c <vPortSetupTimerInterrupt+0x40>)
 8009bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8009bf6:	099b      	lsrs	r3, r3, #6
 8009bf8:	4a09      	ldr	r2, [pc, #36]	@ (8009c20 <vPortSetupTimerInterrupt+0x44>)
 8009bfa:	3b01      	subs	r3, #1
 8009bfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009bfe:	4b04      	ldr	r3, [pc, #16]	@ (8009c10 <vPortSetupTimerInterrupt+0x34>)
 8009c00:	2207      	movs	r2, #7
 8009c02:	601a      	str	r2, [r3, #0]
}
 8009c04:	bf00      	nop
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr
 8009c0e:	bf00      	nop
 8009c10:	e000e010 	.word	0xe000e010
 8009c14:	e000e018 	.word	0xe000e018
 8009c18:	20000000 	.word	0x20000000
 8009c1c:	10624dd3 	.word	0x10624dd3
 8009c20:	e000e014 	.word	0xe000e014

08009c24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009c24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009c34 <vPortEnableVFP+0x10>
 8009c28:	6801      	ldr	r1, [r0, #0]
 8009c2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009c2e:	6001      	str	r1, [r0, #0]
 8009c30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009c32:	bf00      	nop
 8009c34:	e000ed88 	.word	0xe000ed88

08009c38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009c3e:	f3ef 8305 	mrs	r3, IPSR
 8009c42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2b0f      	cmp	r3, #15
 8009c48:	d915      	bls.n	8009c76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009c4a:	4a18      	ldr	r2, [pc, #96]	@ (8009cac <vPortValidateInterruptPriority+0x74>)
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	4413      	add	r3, r2
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009c54:	4b16      	ldr	r3, [pc, #88]	@ (8009cb0 <vPortValidateInterruptPriority+0x78>)
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	7afa      	ldrb	r2, [r7, #11]
 8009c5a:	429a      	cmp	r2, r3
 8009c5c:	d20b      	bcs.n	8009c76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c62:	f383 8811 	msr	BASEPRI, r3
 8009c66:	f3bf 8f6f 	isb	sy
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	607b      	str	r3, [r7, #4]
}
 8009c70:	bf00      	nop
 8009c72:	bf00      	nop
 8009c74:	e7fd      	b.n	8009c72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009c76:	4b0f      	ldr	r3, [pc, #60]	@ (8009cb4 <vPortValidateInterruptPriority+0x7c>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8009cb8 <vPortValidateInterruptPriority+0x80>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d90b      	bls.n	8009c9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c8a:	f383 8811 	msr	BASEPRI, r3
 8009c8e:	f3bf 8f6f 	isb	sy
 8009c92:	f3bf 8f4f 	dsb	sy
 8009c96:	603b      	str	r3, [r7, #0]
}
 8009c98:	bf00      	nop
 8009c9a:	bf00      	nop
 8009c9c:	e7fd      	b.n	8009c9a <vPortValidateInterruptPriority+0x62>
	}
 8009c9e:	bf00      	nop
 8009ca0:	3714      	adds	r7, #20
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca8:	4770      	bx	lr
 8009caa:	bf00      	nop
 8009cac:	e000e3f0 	.word	0xe000e3f0
 8009cb0:	200012b8 	.word	0x200012b8
 8009cb4:	e000ed0c 	.word	0xe000ed0c
 8009cb8:	200012bc 	.word	0x200012bc

08009cbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b08a      	sub	sp, #40	@ 0x28
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009cc8:	f7fe fc86 	bl	80085d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009ccc:	4b5c      	ldr	r3, [pc, #368]	@ (8009e40 <pvPortMalloc+0x184>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d101      	bne.n	8009cd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009cd4:	f000 f924 	bl	8009f20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009cd8:	4b5a      	ldr	r3, [pc, #360]	@ (8009e44 <pvPortMalloc+0x188>)
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	4013      	ands	r3, r2
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	f040 8095 	bne.w	8009e10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d01e      	beq.n	8009d2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009cec:	2208      	movs	r2, #8
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f003 0307 	and.w	r3, r3, #7
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d015      	beq.n	8009d2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f023 0307 	bic.w	r3, r3, #7
 8009d04:	3308      	adds	r3, #8
 8009d06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f003 0307 	and.w	r3, r3, #7
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d00b      	beq.n	8009d2a <pvPortMalloc+0x6e>
	__asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	617b      	str	r3, [r7, #20]
}
 8009d24:	bf00      	nop
 8009d26:	bf00      	nop
 8009d28:	e7fd      	b.n	8009d26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d06f      	beq.n	8009e10 <pvPortMalloc+0x154>
 8009d30:	4b45      	ldr	r3, [pc, #276]	@ (8009e48 <pvPortMalloc+0x18c>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d86a      	bhi.n	8009e10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d3a:	4b44      	ldr	r3, [pc, #272]	@ (8009e4c <pvPortMalloc+0x190>)
 8009d3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009d3e:	4b43      	ldr	r3, [pc, #268]	@ (8009e4c <pvPortMalloc+0x190>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d44:	e004      	b.n	8009d50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	429a      	cmp	r2, r3
 8009d58:	d903      	bls.n	8009d62 <pvPortMalloc+0xa6>
 8009d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d1f1      	bne.n	8009d46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009d62:	4b37      	ldr	r3, [pc, #220]	@ (8009e40 <pvPortMalloc+0x184>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d051      	beq.n	8009e10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009d6c:	6a3b      	ldr	r3, [r7, #32]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2208      	movs	r2, #8
 8009d72:	4413      	add	r3, r2
 8009d74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	6a3b      	ldr	r3, [r7, #32]
 8009d7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d80:	685a      	ldr	r2, [r3, #4]
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	1ad2      	subs	r2, r2, r3
 8009d86:	2308      	movs	r3, #8
 8009d88:	005b      	lsls	r3, r3, #1
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d920      	bls.n	8009dd0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	4413      	add	r3, r2
 8009d94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d96:	69bb      	ldr	r3, [r7, #24]
 8009d98:	f003 0307 	and.w	r3, r3, #7
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d00b      	beq.n	8009db8 <pvPortMalloc+0xfc>
	__asm volatile
 8009da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da4:	f383 8811 	msr	BASEPRI, r3
 8009da8:	f3bf 8f6f 	isb	sy
 8009dac:	f3bf 8f4f 	dsb	sy
 8009db0:	613b      	str	r3, [r7, #16]
}
 8009db2:	bf00      	nop
 8009db4:	bf00      	nop
 8009db6:	e7fd      	b.n	8009db4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dba:	685a      	ldr	r2, [r3, #4]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	1ad2      	subs	r2, r2, r3
 8009dc0:	69bb      	ldr	r3, [r7, #24]
 8009dc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009dca:	69b8      	ldr	r0, [r7, #24]
 8009dcc:	f000 f90a 	bl	8009fe4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8009e48 <pvPortMalloc+0x18c>)
 8009dd2:	681a      	ldr	r2, [r3, #0]
 8009dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	1ad3      	subs	r3, r2, r3
 8009dda:	4a1b      	ldr	r2, [pc, #108]	@ (8009e48 <pvPortMalloc+0x18c>)
 8009ddc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009dde:	4b1a      	ldr	r3, [pc, #104]	@ (8009e48 <pvPortMalloc+0x18c>)
 8009de0:	681a      	ldr	r2, [r3, #0]
 8009de2:	4b1b      	ldr	r3, [pc, #108]	@ (8009e50 <pvPortMalloc+0x194>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d203      	bcs.n	8009df2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009dea:	4b17      	ldr	r3, [pc, #92]	@ (8009e48 <pvPortMalloc+0x18c>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a18      	ldr	r2, [pc, #96]	@ (8009e50 <pvPortMalloc+0x194>)
 8009df0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df4:	685a      	ldr	r2, [r3, #4]
 8009df6:	4b13      	ldr	r3, [pc, #76]	@ (8009e44 <pvPortMalloc+0x188>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	431a      	orrs	r2, r3
 8009dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e02:	2200      	movs	r2, #0
 8009e04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009e06:	4b13      	ldr	r3, [pc, #76]	@ (8009e54 <pvPortMalloc+0x198>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	4a11      	ldr	r2, [pc, #68]	@ (8009e54 <pvPortMalloc+0x198>)
 8009e0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e10:	f7fe fbf0 	bl	80085f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e14:	69fb      	ldr	r3, [r7, #28]
 8009e16:	f003 0307 	and.w	r3, r3, #7
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d00b      	beq.n	8009e36 <pvPortMalloc+0x17a>
	__asm volatile
 8009e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e22:	f383 8811 	msr	BASEPRI, r3
 8009e26:	f3bf 8f6f 	isb	sy
 8009e2a:	f3bf 8f4f 	dsb	sy
 8009e2e:	60fb      	str	r3, [r7, #12]
}
 8009e30:	bf00      	nop
 8009e32:	bf00      	nop
 8009e34:	e7fd      	b.n	8009e32 <pvPortMalloc+0x176>
	return pvReturn;
 8009e36:	69fb      	ldr	r3, [r7, #28]
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3728      	adds	r7, #40	@ 0x28
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	20004ec8 	.word	0x20004ec8
 8009e44:	20004edc 	.word	0x20004edc
 8009e48:	20004ecc 	.word	0x20004ecc
 8009e4c:	20004ec0 	.word	0x20004ec0
 8009e50:	20004ed0 	.word	0x20004ed0
 8009e54:	20004ed4 	.word	0x20004ed4

08009e58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d04f      	beq.n	8009f0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009e6a:	2308      	movs	r3, #8
 8009e6c:	425b      	negs	r3, r3
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	4413      	add	r3, r2
 8009e72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	685a      	ldr	r2, [r3, #4]
 8009e7c:	4b25      	ldr	r3, [pc, #148]	@ (8009f14 <vPortFree+0xbc>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4013      	ands	r3, r2
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d10b      	bne.n	8009e9e <vPortFree+0x46>
	__asm volatile
 8009e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8a:	f383 8811 	msr	BASEPRI, r3
 8009e8e:	f3bf 8f6f 	isb	sy
 8009e92:	f3bf 8f4f 	dsb	sy
 8009e96:	60fb      	str	r3, [r7, #12]
}
 8009e98:	bf00      	nop
 8009e9a:	bf00      	nop
 8009e9c:	e7fd      	b.n	8009e9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00b      	beq.n	8009ebe <vPortFree+0x66>
	__asm volatile
 8009ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eaa:	f383 8811 	msr	BASEPRI, r3
 8009eae:	f3bf 8f6f 	isb	sy
 8009eb2:	f3bf 8f4f 	dsb	sy
 8009eb6:	60bb      	str	r3, [r7, #8]
}
 8009eb8:	bf00      	nop
 8009eba:	bf00      	nop
 8009ebc:	e7fd      	b.n	8009eba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	685a      	ldr	r2, [r3, #4]
 8009ec2:	4b14      	ldr	r3, [pc, #80]	@ (8009f14 <vPortFree+0xbc>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4013      	ands	r3, r2
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d01e      	beq.n	8009f0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d11a      	bne.n	8009f0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	685a      	ldr	r2, [r3, #4]
 8009ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8009f14 <vPortFree+0xbc>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	43db      	mvns	r3, r3
 8009ede:	401a      	ands	r2, r3
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ee4:	f7fe fb78 	bl	80085d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	685a      	ldr	r2, [r3, #4]
 8009eec:	4b0a      	ldr	r3, [pc, #40]	@ (8009f18 <vPortFree+0xc0>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	4a09      	ldr	r2, [pc, #36]	@ (8009f18 <vPortFree+0xc0>)
 8009ef4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009ef6:	6938      	ldr	r0, [r7, #16]
 8009ef8:	f000 f874 	bl	8009fe4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009efc:	4b07      	ldr	r3, [pc, #28]	@ (8009f1c <vPortFree+0xc4>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	3301      	adds	r3, #1
 8009f02:	4a06      	ldr	r2, [pc, #24]	@ (8009f1c <vPortFree+0xc4>)
 8009f04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009f06:	f7fe fb75 	bl	80085f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f0a:	bf00      	nop
 8009f0c:	3718      	adds	r7, #24
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}
 8009f12:	bf00      	nop
 8009f14:	20004edc 	.word	0x20004edc
 8009f18:	20004ecc 	.word	0x20004ecc
 8009f1c:	20004ed8 	.word	0x20004ed8

08009f20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f20:	b480      	push	{r7}
 8009f22:	b085      	sub	sp, #20
 8009f24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009f2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f2c:	4b27      	ldr	r3, [pc, #156]	@ (8009fcc <prvHeapInit+0xac>)
 8009f2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f003 0307 	and.w	r3, r3, #7
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d00c      	beq.n	8009f54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	3307      	adds	r3, #7
 8009f3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f023 0307 	bic.w	r3, r3, #7
 8009f46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009f48:	68ba      	ldr	r2, [r7, #8]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8009fcc <prvHeapInit+0xac>)
 8009f50:	4413      	add	r3, r2
 8009f52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009f58:	4a1d      	ldr	r2, [pc, #116]	@ (8009fd0 <prvHeapInit+0xb0>)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8009fd0 <prvHeapInit+0xb0>)
 8009f60:	2200      	movs	r2, #0
 8009f62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	68ba      	ldr	r2, [r7, #8]
 8009f68:	4413      	add	r3, r2
 8009f6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009f6c:	2208      	movs	r2, #8
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	1a9b      	subs	r3, r3, r2
 8009f72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f023 0307 	bic.w	r3, r3, #7
 8009f7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	4a15      	ldr	r2, [pc, #84]	@ (8009fd4 <prvHeapInit+0xb4>)
 8009f80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009f82:	4b14      	ldr	r3, [pc, #80]	@ (8009fd4 <prvHeapInit+0xb4>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2200      	movs	r2, #0
 8009f88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009f8a:	4b12      	ldr	r3, [pc, #72]	@ (8009fd4 <prvHeapInit+0xb4>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	68fa      	ldr	r2, [r7, #12]
 8009f9a:	1ad2      	subs	r2, r2, r3
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8009fd4 <prvHeapInit+0xb4>)
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	4a0a      	ldr	r2, [pc, #40]	@ (8009fd8 <prvHeapInit+0xb8>)
 8009fae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	4a09      	ldr	r2, [pc, #36]	@ (8009fdc <prvHeapInit+0xbc>)
 8009fb6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009fb8:	4b09      	ldr	r3, [pc, #36]	@ (8009fe0 <prvHeapInit+0xc0>)
 8009fba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009fbe:	601a      	str	r2, [r3, #0]
}
 8009fc0:	bf00      	nop
 8009fc2:	3714      	adds	r7, #20
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr
 8009fcc:	200012c0 	.word	0x200012c0
 8009fd0:	20004ec0 	.word	0x20004ec0
 8009fd4:	20004ec8 	.word	0x20004ec8
 8009fd8:	20004ed0 	.word	0x20004ed0
 8009fdc:	20004ecc 	.word	0x20004ecc
 8009fe0:	20004edc 	.word	0x20004edc

08009fe4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009fec:	4b28      	ldr	r3, [pc, #160]	@ (800a090 <prvInsertBlockIntoFreeList+0xac>)
 8009fee:	60fb      	str	r3, [r7, #12]
 8009ff0:	e002      	b.n	8009ff8 <prvInsertBlockIntoFreeList+0x14>
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	60fb      	str	r3, [r7, #12]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	687a      	ldr	r2, [r7, #4]
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d8f7      	bhi.n	8009ff2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	685b      	ldr	r3, [r3, #4]
 800a00a:	68ba      	ldr	r2, [r7, #8]
 800a00c:	4413      	add	r3, r2
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	429a      	cmp	r2, r3
 800a012:	d108      	bne.n	800a026 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	685a      	ldr	r2, [r3, #4]
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	441a      	add	r2, r3
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	68ba      	ldr	r2, [r7, #8]
 800a030:	441a      	add	r2, r3
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	429a      	cmp	r2, r3
 800a038:	d118      	bne.n	800a06c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681a      	ldr	r2, [r3, #0]
 800a03e:	4b15      	ldr	r3, [pc, #84]	@ (800a094 <prvInsertBlockIntoFreeList+0xb0>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	429a      	cmp	r2, r3
 800a044:	d00d      	beq.n	800a062 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	685a      	ldr	r2, [r3, #4]
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	441a      	add	r2, r3
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	601a      	str	r2, [r3, #0]
 800a060:	e008      	b.n	800a074 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a062:	4b0c      	ldr	r3, [pc, #48]	@ (800a094 <prvInsertBlockIntoFreeList+0xb0>)
 800a064:	681a      	ldr	r2, [r3, #0]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	601a      	str	r2, [r3, #0]
 800a06a:	e003      	b.n	800a074 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a074:	68fa      	ldr	r2, [r7, #12]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	429a      	cmp	r2, r3
 800a07a:	d002      	beq.n	800a082 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a082:	bf00      	nop
 800a084:	3714      	adds	r7, #20
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr
 800a08e:	bf00      	nop
 800a090:	20004ec0 	.word	0x20004ec0
 800a094:	20004ec8 	.word	0x20004ec8

0800a098 <_ZN13CommunicationC1Ev>:
 *      Author: OrioN
 */

#include "../Inc/GeneralHeaders.h"

Communication::Communication() {
 800a098:	b580      	push	{r7, lr}
 800a09a:	b082      	sub	sp, #8
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	4a08      	ldr	r2, [pc, #32]	@ (800a0c4 <_ZN13CommunicationC1Ev+0x2c>)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	601a      	str	r2, [r3, #0]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	3304      	adds	r3, #4
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f001 fce6 	bl	800ba7c <_ZN12FlashManagerC1Ev>
	// TODO Auto-generated constructor stub
	FMI.BackupData();
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	3304      	adds	r3, #4
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f001 fd51 	bl	800bb5c <_ZN12FlashManager10BackupDataEv>

}
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3708      	adds	r7, #8
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}
 800a0c4:	08011430 	.word	0x08011430

0800a0c8 <_ZN13CommunicationD1Ev>:

Communication::~Communication() {
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	4a06      	ldr	r2, [pc, #24]	@ (800a0ec <_ZN13CommunicationD1Ev+0x24>)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	3304      	adds	r3, #4
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f001 fd1e 	bl	800bb1c <_ZN12FlashManagerD1Ev>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3708      	adds	r7, #8
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop
 800a0ec:	08011430 	.word	0x08011430

0800a0f0 <_ZN13CommunicationD0Ev>:
Communication::~Communication() {
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b082      	sub	sp, #8
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
}
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f7ff ffe5 	bl	800a0c8 <_ZN13CommunicationD1Ev>
 800a0fe:	2120      	movs	r1, #32
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f006 f89b 	bl	801023c <_ZdlPvj>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	4618      	mov	r0, r3
 800a10a:	3708      	adds	r7, #8
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}

0800a110 <_ZN13Communication14ProcessCommandEPh>:

void Communication::ProcessCommand(uint8_t *command){
 800a110:	b580      	push	{r7, lr}
 800a112:	b082      	sub	sp, #8
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]

	switch(command[0]){
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	2b03      	cmp	r3, #3
 800a120:	d010      	beq.n	800a144 <_ZN13Communication14ProcessCommandEPh+0x34>
 800a122:	2b03      	cmp	r3, #3
 800a124:	dc13      	bgt.n	800a14e <_ZN13Communication14ProcessCommandEPh+0x3e>
 800a126:	2b01      	cmp	r3, #1
 800a128:	d002      	beq.n	800a130 <_ZN13Communication14ProcessCommandEPh+0x20>
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	d005      	beq.n	800a13a <_ZN13Communication14ProcessCommandEPh+0x2a>
 800a12e:	e00e      	b.n	800a14e <_ZN13Communication14ProcessCommandEPh+0x3e>
	case RequestType::R_System:
		System(command);
 800a130:	6839      	ldr	r1, [r7, #0]
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f000 f814 	bl	800a160 <_ZN13Communication6SystemEPh>
		break;
 800a138:	e00e      	b.n	800a158 <_ZN13Communication14ProcessCommandEPh+0x48>
	case RequestType::R_Command:
		Command(command);
 800a13a:	6839      	ldr	r1, [r7, #0]
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 f8c5 	bl	800a2cc <_ZN13Communication7CommandEPh>
		break;
 800a142:	e009      	b.n	800a158 <_ZN13Communication14ProcessCommandEPh+0x48>
	case RequestType::R_Configuration:
		Configuration(command);
 800a144:	6839      	ldr	r1, [r7, #0]
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 fb64 	bl	800a814 <_ZN13Communication13ConfigurationEPh>
		break;
 800a14c:	e004      	b.n	800a158 <_ZN13Communication14ProcessCommandEPh+0x48>
	default:
		ErrorResult(OperationCodes::ReadData, Errors::UndefinedProcessType);
 800a14e:	2108      	movs	r1, #8
 800a150:	2000      	movs	r0, #0
 800a152:	f004 facc 	bl	800e6ee <ErrorResult>
		break;
 800a156:	bf00      	nop

	}
}
 800a158:	bf00      	nop
 800a15a:	3708      	adds	r7, #8
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <_ZN13Communication6SystemEPh>:
void Communication::System(uint8_t *command){
 800a160:	b580      	push	{r7, lr}
 800a162:	b086      	sub	sp, #24
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]

	if(command[0]!=RequestType::R_System) return;
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	2b01      	cmp	r3, #1
 800a170:	f040 80a4 	bne.w	800a2bc <_ZN13Communication6SystemEPh+0x15c>
	uint16_t calibrationWeight = 500;
 800a174:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800a178:	82fb      	strh	r3, [r7, #22]
	uint16_t calibrationFlow = 12;
 800a17a:	230c      	movs	r3, #12
 800a17c:	82bb      	strh	r3, [r7, #20]
   	uint8_t data[11];
	switch (command[1])   										      //Check Function
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	3301      	adds	r3, #1
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	3b01      	subs	r3, #1
 800a186:	2b05      	cmp	r3, #5
 800a188:	f200 8093 	bhi.w	800a2b2 <_ZN13Communication6SystemEPh+0x152>
 800a18c:	a201      	add	r2, pc, #4	@ (adr r2, 800a194 <_ZN13Communication6SystemEPh+0x34>)
 800a18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a192:	bf00      	nop
 800a194:	0800a1ad 	.word	0x0800a1ad
 800a198:	0800a24b 	.word	0x0800a24b
 800a19c:	0800a255 	.word	0x0800a255
 800a1a0:	0800a25f 	.word	0x0800a25f
 800a1a4:	0800a26b 	.word	0x0800a26b
 800a1a8:	0800a28f 	.word	0x0800a28f
	{
	   case SystemRequestType::SYSR_Status:
		   	data[0]=Statuses.FirstEmg;
 800a1ac:	4b45      	ldr	r3, [pc, #276]	@ (800a2c4 <_ZN13Communication6SystemEPh+0x164>)
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	723b      	strb	r3, [r7, #8]
		   	data[1]=Statuses.SecondEmg;
 800a1b2:	4b44      	ldr	r3, [pc, #272]	@ (800a2c4 <_ZN13Communication6SystemEPh+0x164>)
 800a1b4:	785b      	ldrb	r3, [r3, #1]
 800a1b6:	727b      	strb	r3, [r7, #9]
		   	data[2]=Statuses.Volume;
 800a1b8:	4b42      	ldr	r3, [pc, #264]	@ (800a2c4 <_ZN13Communication6SystemEPh+0x164>)
 800a1ba:	789b      	ldrb	r3, [r3, #2]
 800a1bc:	72bb      	strb	r3, [r7, #10]
		   	data[3]=Statuses.Flow;
 800a1be:	4b41      	ldr	r3, [pc, #260]	@ (800a2c4 <_ZN13Communication6SystemEPh+0x164>)
 800a1c0:	78db      	ldrb	r3, [r3, #3]
 800a1c2:	72fb      	strb	r3, [r7, #11]
		   	data[4]=Statuses.Pump;
 800a1c4:	4b3f      	ldr	r3, [pc, #252]	@ (800a2c4 <_ZN13Communication6SystemEPh+0x164>)
 800a1c6:	791b      	ldrb	r3, [r3, #4]
 800a1c8:	733b      	strb	r3, [r7, #12]
		   	data[5]=Statuses.Valve;
 800a1ca:	4b3e      	ldr	r3, [pc, #248]	@ (800a2c4 <_ZN13Communication6SystemEPh+0x164>)
 800a1cc:	795b      	ldrb	r3, [r3, #5]
 800a1ce:	737b      	strb	r3, [r7, #13]
		   	data[6]=ThreadStorage.LoadcellAverageThreadId!=NULL&&ThreadStorage.FirstEmgThreadId!=0x00;
 800a1d0:	4b3d      	ldr	r3, [pc, #244]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a1d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d005      	beq.n	800a1e4 <_ZN13Communication6SystemEPh+0x84>
 800a1d8:	4b3b      	ldr	r3, [pc, #236]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d001      	beq.n	800a1e4 <_ZN13Communication6SystemEPh+0x84>
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e000      	b.n	800a1e6 <_ZN13Communication6SystemEPh+0x86>
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	73bb      	strb	r3, [r7, #14]
		   	data[7]=ThreadStorage.CalibrationVolumeThreadId!=NULL&&ThreadStorage.FirstEmgThreadId!=0x00;
 800a1e8:	4b37      	ldr	r3, [pc, #220]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a1ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d005      	beq.n	800a1fc <_ZN13Communication6SystemEPh+0x9c>
 800a1f0:	4b35      	ldr	r3, [pc, #212]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a1f2:	689b      	ldr	r3, [r3, #8]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d001      	beq.n	800a1fc <_ZN13Communication6SystemEPh+0x9c>
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e000      	b.n	800a1fe <_ZN13Communication6SystemEPh+0x9e>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	73fb      	strb	r3, [r7, #15]
		   	data[8]=ThreadStorage.CalibrationFlowThreadId!=NULL&&ThreadStorage.FirstEmgThreadId!=0x00;
 800a200:	4b31      	ldr	r3, [pc, #196]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a206:	2b00      	cmp	r3, #0
 800a208:	d005      	beq.n	800a216 <_ZN13Communication6SystemEPh+0xb6>
 800a20a:	4b2f      	ldr	r3, [pc, #188]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d001      	beq.n	800a216 <_ZN13Communication6SystemEPh+0xb6>
 800a212:	2301      	movs	r3, #1
 800a214:	e000      	b.n	800a218 <_ZN13Communication6SystemEPh+0xb8>
 800a216:	2300      	movs	r3, #0
 800a218:	743b      	strb	r3, [r7, #16]
		   	data[9]=ThreadStorage.CleanThreadId!=NULL&&ThreadStorage.FirstEmgThreadId!=0x00;
 800a21a:	4b2b      	ldr	r3, [pc, #172]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a21c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a220:	2b00      	cmp	r3, #0
 800a222:	d005      	beq.n	800a230 <_ZN13Communication6SystemEPh+0xd0>
 800a224:	4b28      	ldr	r3, [pc, #160]	@ (800a2c8 <_ZN13Communication6SystemEPh+0x168>)
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d001      	beq.n	800a230 <_ZN13Communication6SystemEPh+0xd0>
 800a22c:	2301      	movs	r3, #1
 800a22e:	e000      	b.n	800a232 <_ZN13Communication6SystemEPh+0xd2>
 800a230:	2300      	movs	r3, #0
 800a232:	747b      	strb	r3, [r7, #17]
		   	data[10]=Statuses.SafeMode;
 800a234:	4b23      	ldr	r3, [pc, #140]	@ (800a2c4 <_ZN13Communication6SystemEPh+0x164>)
 800a236:	799b      	ldrb	r3, [r3, #6]
 800a238:	74bb      	strb	r3, [r7, #18]
		   	SuccessDataResult(100,SuccessDataType::SD_Status,data,11);
 800a23a:	f107 0208 	add.w	r2, r7, #8
 800a23e:	230b      	movs	r3, #11
 800a240:	2102      	movs	r1, #2
 800a242:	2064      	movs	r0, #100	@ 0x64
 800a244:	f004 f9d8 	bl	800e5f8 <SuccessDataResult>
			break;
 800a248:	e039      	b.n	800a2be <_ZN13Communication6SystemEPh+0x15e>
	   case SystemRequestType::SYSR_Restart:
		   	SuccessResult();
 800a24a:	f004 f9c7 	bl	800e5dc <SuccessResult>
		    HAL_NVIC_SystemReset();
 800a24e:	f7f7 fe5a 	bl	8001f06 <HAL_NVIC_SystemReset>
	        break;
 800a252:	e034      	b.n	800a2be <_ZN13Communication6SystemEPh+0x15e>
	   case SystemRequestType::SYSR_FactoryReset:
		   	SuccessResult();
 800a254:	f004 f9c2 	bl	800e5dc <SuccessResult>
		   HardReset();
 800a258:	f004 f8be 	bl	800e3d8 <HardReset>
		   break;
 800a25c:	e02f      	b.n	800a2be <_ZN13Communication6SystemEPh+0x15e>
	   case SystemRequestType::SYSR_MeasurementAverage:
		   	 ClearLoadcellParams();
 800a25e:	f005 ff17 	bl	8010090 <ClearLoadcellParams>
		   	 LoadcellAverage();
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 ff14 	bl	800b090 <_ZN13Communication15LoadcellAverageEv>
		   	 break;
 800a268:	e029      	b.n	800a2be <_ZN13Communication6SystemEPh+0x15e>
	   case SystemRequestType::SYSR_CalibrationVolume:
		   	 ClearLoadcellParams();
 800a26a:	f005 ff11 	bl	8010090 <ClearLoadcellParams>
			calibrationWeight=(command[2]<<8)+command[3];
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	3302      	adds	r3, #2
 800a272:	781b      	ldrb	r3, [r3, #0]
 800a274:	021b      	lsls	r3, r3, #8
 800a276:	b29b      	uxth	r3, r3
 800a278:	683a      	ldr	r2, [r7, #0]
 800a27a:	3203      	adds	r2, #3
 800a27c:	7812      	ldrb	r2, [r2, #0]
 800a27e:	4413      	add	r3, r2
 800a280:	82fb      	strh	r3, [r7, #22]
		   	 LoadcellVolumeCalibration(calibrationWeight);
 800a282:	8afb      	ldrh	r3, [r7, #22]
 800a284:	4619      	mov	r1, r3
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 ff28 	bl	800b0dc <_ZN13Communication25LoadcellVolumeCalibrationEt>
		   	 break;
 800a28c:	e017      	b.n	800a2be <_ZN13Communication6SystemEPh+0x15e>
	   case SystemRequestType::SYSR_CalibrationFlow:
		   	 ClearLoadcellParams();
 800a28e:	f005 feff 	bl	8010090 <ClearLoadcellParams>
			calibrationFlow=(command[2]<<8)+command[3];
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	3302      	adds	r3, #2
 800a296:	781b      	ldrb	r3, [r3, #0]
 800a298:	021b      	lsls	r3, r3, #8
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	683a      	ldr	r2, [r7, #0]
 800a29e:	3203      	adds	r2, #3
 800a2a0:	7812      	ldrb	r2, [r2, #0]
 800a2a2:	4413      	add	r3, r2
 800a2a4:	82bb      	strh	r3, [r7, #20]
		   	 LoadcellFlowCalibration(calibrationFlow);
 800a2a6:	8abb      	ldrh	r3, [r7, #20]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 ff4a 	bl	800b144 <_ZN13Communication23LoadcellFlowCalibrationEt>
		   	 break;
 800a2b0:	e005      	b.n	800a2be <_ZN13Communication6SystemEPh+0x15e>
		default:
			ErrorResult(OperationCodes::ReadData, Errors::UndefinedSystemType);
 800a2b2:	2109      	movs	r1, #9
 800a2b4:	2000      	movs	r0, #0
 800a2b6:	f004 fa1a 	bl	800e6ee <ErrorResult>
			break;
 800a2ba:	e000      	b.n	800a2be <_ZN13Communication6SystemEPh+0x15e>
	if(command[0]!=RequestType::R_System) return;
 800a2bc:	bf00      	nop
	 }


}
 800a2be:	3718      	adds	r7, #24
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	200092a0 	.word	0x200092a0
 800a2c8:	200090b8 	.word	0x200090b8

0800a2cc <_ZN13Communication7CommandEPh>:

void Communication::Command(uint8_t *command){
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b086      	sub	sp, #24
 800a2d0:	af02      	add	r7, sp, #8
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]

	uint16_t cleanTime=0;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	81fb      	strh	r3, [r7, #14]
	if(command[0]!=RequestType::R_Command) return;
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	781b      	ldrb	r3, [r3, #0]
 800a2de:	2b02      	cmp	r3, #2
 800a2e0:	f040 8292 	bne.w	800a808 <_ZN13Communication7CommandEPh+0x53c>
    bool isOpenFirstEmg = command[2] & 0x04;
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	3302      	adds	r3, #2
 800a2e8:	781b      	ldrb	r3, [r3, #0]
 800a2ea:	f003 0304 	and.w	r3, r3, #4
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	bf14      	ite	ne
 800a2f2:	2301      	movne	r3, #1
 800a2f4:	2300      	moveq	r3, #0
 800a2f6:	737b      	strb	r3, [r7, #13]
    bool isOpenSecondEmg = command[2] & 0x02;
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	3302      	adds	r3, #2
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	f003 0302 	and.w	r3, r3, #2
 800a302:	2b00      	cmp	r3, #0
 800a304:	bf14      	ite	ne
 800a306:	2301      	movne	r3, #1
 800a308:	2300      	moveq	r3, #0
 800a30a:	733b      	strb	r3, [r7, #12]
    bool isOpenLoadcell = command[2] & 0x01;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	3302      	adds	r3, #2
 800a310:	781b      	ldrb	r3, [r3, #0]
 800a312:	f003 0301 	and.w	r3, r3, #1
 800a316:	2b00      	cmp	r3, #0
 800a318:	bf14      	ite	ne
 800a31a:	2301      	movne	r3, #1
 800a31c:	2300      	moveq	r3, #0
 800a31e:	72fb      	strb	r3, [r7, #11]
	switch (command[1])   												//Check Function
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	3301      	adds	r3, #1
 800a324:	781b      	ldrb	r3, [r3, #0]
 800a326:	2bff      	cmp	r3, #255	@ 0xff
 800a328:	f000 8217 	beq.w	800a75a <_ZN13Communication7CommandEPh+0x48e>
 800a32c:	2bff      	cmp	r3, #255	@ 0xff
 800a32e:	f300 8266 	bgt.w	800a7fe <_ZN13Communication7CommandEPh+0x532>
 800a332:	2b0c      	cmp	r3, #12
 800a334:	dc22      	bgt.n	800a37c <_ZN13Communication7CommandEPh+0xb0>
 800a336:	2b00      	cmp	r3, #0
 800a338:	f340 8261 	ble.w	800a7fe <_ZN13Communication7CommandEPh+0x532>
 800a33c:	3b01      	subs	r3, #1
 800a33e:	2b0b      	cmp	r3, #11
 800a340:	f200 825d 	bhi.w	800a7fe <_ZN13Communication7CommandEPh+0x532>
 800a344:	a201      	add	r2, pc, #4	@ (adr r2, 800a34c <_ZN13Communication7CommandEPh+0x80>)
 800a346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a34a:	bf00      	nop
 800a34c:	0800a385 	.word	0x0800a385
 800a350:	0800a3cb 	.word	0x0800a3cb
 800a354:	0800a411 	.word	0x0800a411
 800a358:	0800a4a3 	.word	0x0800a4a3
 800a35c:	0800a4e9 	.word	0x0800a4e9
 800a360:	0800a52f 	.word	0x0800a52f
 800a364:	0800a581 	.word	0x0800a581
 800a368:	0800a5b3 	.word	0x0800a5b3
 800a36c:	0800a5e1 	.word	0x0800a5e1
 800a370:	0800a643 	.word	0x0800a643
 800a374:	0800a6b7 	.word	0x0800a6b7
 800a378:	0800a6f9 	.word	0x0800a6f9
 800a37c:	2bfd      	cmp	r3, #253	@ 0xfd
 800a37e:	f000 81dc 	beq.w	800a73a <_ZN13Communication7CommandEPh+0x46e>
 800a382:	e23c      	b.n	800a7fe <_ZN13Communication7CommandEPh+0x532>
	{
		case CommandRequestType::CMDR_FirstEmg:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a384:	4ba7      	ldr	r3, [pc, #668]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a386:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00e      	beq.n	800a3ac <_ZN13Communication7CommandEPh+0xe0>
 800a38e:	4ba5      	ldr	r3, [pc, #660]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a390:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a394:	2b01      	cmp	r3, #1
 800a396:	d009      	beq.n	800a3ac <_ZN13Communication7CommandEPh+0xe0>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a398:	4ba2      	ldr	r3, [pc, #648]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a39a:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a39e:	2b05      	cmp	r3, #5
 800a3a0:	d004      	beq.n	800a3ac <_ZN13Communication7CommandEPh+0xe0>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a3a2:	2102      	movs	r1, #2
 800a3a4:	2000      	movs	r0, #0
 800a3a6:	f004 f9a2 	bl	800e6ee <ErrorResult>
				return;
 800a3aa:	e22e      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 ToggleFirstEmg(command[2]==1);  	     //Check SubFunction
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	3302      	adds	r3, #2
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	bf0c      	ite	eq
 800a3b6:	2301      	moveq	r3, #1
 800a3b8:	2300      	movne	r3, #0
 800a3ba:	b2db      	uxtb	r3, r3
 800a3bc:	4619      	mov	r1, r3
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 fb48 	bl	800aa54 <_ZN13Communication14ToggleFirstEmgEb>
			 SuccessResult();
 800a3c4:	f004 f90a 	bl	800e5dc <SuccessResult>
			 break;
 800a3c8:	e21f      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_SecondEmg:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a3ca:	4b96      	ldr	r3, [pc, #600]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a3cc:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d00e      	beq.n	800a3f2 <_ZN13Communication7CommandEPh+0x126>
 800a3d4:	4b93      	ldr	r3, [pc, #588]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a3d6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d009      	beq.n	800a3f2 <_ZN13Communication7CommandEPh+0x126>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a3de:	4b91      	ldr	r3, [pc, #580]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a3e0:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a3e4:	2b05      	cmp	r3, #5
 800a3e6:	d004      	beq.n	800a3f2 <_ZN13Communication7CommandEPh+0x126>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a3e8:	2102      	movs	r1, #2
 800a3ea:	2000      	movs	r0, #0
 800a3ec:	f004 f97f 	bl	800e6ee <ErrorResult>
				return;
 800a3f0:	e20b      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			ToggleSecondEmg(command[2]==1);    	 //Check SubFunction
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	3302      	adds	r3, #2
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	bf0c      	ite	eq
 800a3fc:	2301      	moveq	r3, #1
 800a3fe:	2300      	movne	r3, #0
 800a400:	b2db      	uxtb	r3, r3
 800a402:	4619      	mov	r1, r3
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f000 fb53 	bl	800aab0 <_ZN13Communication15ToggleSecondEmgEb>
			 SuccessResult();
 800a40a:	f004 f8e7 	bl	800e5dc <SuccessResult>
			 break;
 800a40e:	e1fc      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_LoadcellMeasure:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a410:	4b84      	ldr	r3, [pc, #528]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a412:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a416:	2b00      	cmp	r3, #0
 800a418:	d00e      	beq.n	800a438 <_ZN13Communication7CommandEPh+0x16c>
 800a41a:	4b82      	ldr	r3, [pc, #520]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a41c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a420:	2b01      	cmp	r3, #1
 800a422:	d009      	beq.n	800a438 <_ZN13Communication7CommandEPh+0x16c>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a424:	4b7f      	ldr	r3, [pc, #508]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a426:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a42a:	2b05      	cmp	r3, #5
 800a42c:	d004      	beq.n	800a438 <_ZN13Communication7CommandEPh+0x16c>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a42e:	2102      	movs	r1, #2
 800a430:	2000      	movs	r0, #0
 800a432:	f004 f95c 	bl	800e6ee <ErrorResult>
				return;
 800a436:	e1e8      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			if(SystemConfig.VolumeAverage==0 || SystemConfig.FlowAverage==0){
 800a438:	4b7a      	ldr	r3, [pc, #488]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a43a:	699b      	ldr	r3, [r3, #24]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d003      	beq.n	800a448 <_ZN13Communication7CommandEPh+0x17c>
 800a440:	4b78      	ldr	r3, [pc, #480]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a442:	695b      	ldr	r3, [r3, #20]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d104      	bne.n	800a452 <_ZN13Communication7CommandEPh+0x186>
				ErrorResult(OperationCodes::ReadData, Errors::HasNotAverage);
 800a448:	2105      	movs	r1, #5
 800a44a:	2000      	movs	r0, #0
 800a44c:	f004 f94f 	bl	800e6ee <ErrorResult>
				return;
 800a450:	e1db      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			if(SystemConfig.FlowRate<2 || SystemConfig.VolumeRate<2){
 800a452:	4b74      	ldr	r3, [pc, #464]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a454:	edd3 7a08 	vldr	s15, [r3, #32]
 800a458:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800a45c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a464:	d409      	bmi.n	800a47a <_ZN13Communication7CommandEPh+0x1ae>
 800a466:	4b6f      	ldr	r3, [pc, #444]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a468:	edd3 7a07 	vldr	s15, [r3, #28]
 800a46c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800a470:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a478:	d504      	bpl.n	800a484 <_ZN13Communication7CommandEPh+0x1b8>
				ErrorResult(OperationCodes::ReadData, Errors::HasNotCalibration);
 800a47a:	2104      	movs	r1, #4
 800a47c:	2000      	movs	r0, #0
 800a47e:	f004 f936 	bl	800e6ee <ErrorResult>
				return;
 800a482:	e1c2      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 ToggleLoadCell(command[2]==1);
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	3302      	adds	r3, #2
 800a488:	781b      	ldrb	r3, [r3, #0]
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	bf0c      	ite	eq
 800a48e:	2301      	moveq	r3, #1
 800a490:	2300      	movne	r3, #0
 800a492:	b2db      	uxtb	r3, r3
 800a494:	4619      	mov	r1, r3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 fb38 	bl	800ab0c <_ZN13Communication14ToggleLoadCellEb>
			 SuccessResult();
 800a49c:	f004 f89e 	bl	800e5dc <SuccessResult>
			 break;
 800a4a0:	e1b3      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_Pump:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a4a2:	4b60      	ldr	r3, [pc, #384]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a4a4:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00e      	beq.n	800a4ca <_ZN13Communication7CommandEPh+0x1fe>
 800a4ac:	4b5d      	ldr	r3, [pc, #372]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a4ae:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d009      	beq.n	800a4ca <_ZN13Communication7CommandEPh+0x1fe>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a4b6:	4b5b      	ldr	r3, [pc, #364]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a4b8:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a4bc:	2b05      	cmp	r3, #5
 800a4be:	d004      	beq.n	800a4ca <_ZN13Communication7CommandEPh+0x1fe>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a4c0:	2102      	movs	r1, #2
 800a4c2:	2000      	movs	r0, #0
 800a4c4:	f004 f913 	bl	800e6ee <ErrorResult>
				return;
 800a4c8:	e19f      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			TogglePump(command[2]==1); 	 	 //Check SubFunction
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	3302      	adds	r3, #2
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	bf0c      	ite	eq
 800a4d4:	2301      	moveq	r3, #1
 800a4d6:	2300      	movne	r3, #0
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	4619      	mov	r1, r3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 fc4f 	bl	800ad80 <_ZN13Communication10TogglePumpEb>
			 SuccessResult();
 800a4e2:	f004 f87b 	bl	800e5dc <SuccessResult>
			 break;
 800a4e6:	e190      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_Valve:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a4e8:	4b4e      	ldr	r3, [pc, #312]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a4ea:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00e      	beq.n	800a510 <_ZN13Communication7CommandEPh+0x244>
 800a4f2:	4b4c      	ldr	r3, [pc, #304]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a4f4:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	d009      	beq.n	800a510 <_ZN13Communication7CommandEPh+0x244>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a4fc:	4b49      	ldr	r3, [pc, #292]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a4fe:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a502:	2b05      	cmp	r3, #5
 800a504:	d004      	beq.n	800a510 <_ZN13Communication7CommandEPh+0x244>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a506:	2102      	movs	r1, #2
 800a508:	2000      	movs	r0, #0
 800a50a:	f004 f8f0 	bl	800e6ee <ErrorResult>
				return;
 800a50e:	e17c      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			ToggleValve(command[2]==1);   	 //Check SubFunction
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	3302      	adds	r3, #2
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	2b01      	cmp	r3, #1
 800a518:	bf0c      	ite	eq
 800a51a:	2301      	moveq	r3, #1
 800a51c:	2300      	movne	r3, #0
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	4619      	mov	r1, r3
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 fc66 	bl	800adf4 <_ZN13Communication11ToggleValveEb>
			 SuccessResult();
 800a528:	f004 f858 	bl	800e5dc <SuccessResult>
			 break;
 800a52c:	e16d      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_Clean: //Check SubFunction
			if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800a52e:	4b3d      	ldr	r3, [pc, #244]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a530:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a534:	2b00      	cmp	r3, #0
 800a536:	d004      	beq.n	800a542 <_ZN13Communication7CommandEPh+0x276>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a538:	2102      	movs	r1, #2
 800a53a:	2000      	movs	r0, #0
 800a53c:	f004 f8d7 	bl	800e6ee <ErrorResult>
				return;
 800a540:	e163      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 cleanTime=(command[2]<<8)+command[3];
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	3302      	adds	r3, #2
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	021b      	lsls	r3, r3, #8
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	683a      	ldr	r2, [r7, #0]
 800a54e:	3203      	adds	r2, #3
 800a550:	7812      	ldrb	r2, [r2, #0]
 800a552:	4413      	add	r3, r2
 800a554:	81fb      	strh	r3, [r7, #14]
			if(cleanTime<1){
 800a556:	89fb      	ldrh	r3, [r7, #14]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d104      	bne.n	800a566 <_ZN13Communication7CommandEPh+0x29a>
				ErrorResult(OperationCodes::ReadData, Errors::ValueShouldNotBeZero);
 800a55c:	2106      	movs	r1, #6
 800a55e:	2000      	movs	r0, #0
 800a560:	f004 f8c5 	bl	800e6ee <ErrorResult>
				return;
 800a564:	e151      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 StartClean(cleanTime*1000);
 800a566:	89fb      	ldrh	r3, [r7, #14]
 800a568:	461a      	mov	r2, r3
 800a56a:	0152      	lsls	r2, r2, #5
 800a56c:	1ad2      	subs	r2, r2, r3
 800a56e:	0092      	lsls	r2, r2, #2
 800a570:	4413      	add	r3, r2
 800a572:	00db      	lsls	r3, r3, #3
 800a574:	b29b      	uxth	r3, r3
 800a576:	4619      	mov	r1, r3
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 fd0b 	bl	800af94 <_ZN13Communication10StartCleanEt>
			 break;
 800a57e:	e144      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_Safe: //Check SubFunction
				if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800a580:	4b28      	ldr	r3, [pc, #160]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a582:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a586:	2b00      	cmp	r3, #0
 800a588:	d004      	beq.n	800a594 <_ZN13Communication7CommandEPh+0x2c8>
					ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a58a:	2102      	movs	r1, #2
 800a58c:	2000      	movs	r0, #0
 800a58e:	f004 f8ae 	bl	800e6ee <ErrorResult>
					return;
 800a592:	e13a      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
				}
				ToggleSafeMode(command[2]==1);
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	3302      	adds	r3, #2
 800a598:	781b      	ldrb	r3, [r3, #0]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	bf0c      	ite	eq
 800a59e:	2301      	moveq	r3, #1
 800a5a0:	2300      	movne	r3, #0
 800a5a2:	b2db      	uxtb	r3, r3
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f000 fd26 	bl	800aff8 <_ZN13Communication14ToggleSafeModeEb>
				 SuccessResult();
 800a5ac:	f004 f816 	bl	800e5dc <SuccessResult>
			 break;
 800a5b0:	e12b      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_DataStream:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800a5b2:	4b1c      	ldr	r3, [pc, #112]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a5b4:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d004      	beq.n	800a5c6 <_ZN13Communication7CommandEPh+0x2fa>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a5bc:	2102      	movs	r1, #2
 800a5be:	2000      	movs	r0, #0
 800a5c0:	f004 f895 	bl	800e6ee <ErrorResult>
				return;
 800a5c4:	e121      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			ToggleDataStream(command[2]==1);
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	3302      	adds	r3, #2
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	2b01      	cmp	r3, #1
 800a5ce:	bf0c      	ite	eq
 800a5d0:	2301      	moveq	r3, #1
 800a5d2:	2300      	movne	r3, #0
 800a5d4:	b2db      	uxtb	r3, r3
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f000 fc45 	bl	800ae68 <_ZN13Communication16ToggleDataStreamEb>
			 break;
 800a5de:	e114      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_ReadVolume:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a5e0:	4b10      	ldr	r3, [pc, #64]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a5e2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d00e      	beq.n	800a608 <_ZN13Communication7CommandEPh+0x33c>
 800a5ea:	4b0e      	ldr	r3, [pc, #56]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a5ec:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	d009      	beq.n	800a608 <_ZN13Communication7CommandEPh+0x33c>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a5f4:	4b0b      	ldr	r3, [pc, #44]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a5f6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a5fa:	2b05      	cmp	r3, #5
 800a5fc:	d004      	beq.n	800a608 <_ZN13Communication7CommandEPh+0x33c>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a5fe:	2102      	movs	r1, #2
 800a600:	2000      	movs	r0, #0
 800a602:	f004 f874 	bl	800e6ee <ErrorResult>
				return;
 800a606:	e100      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			if(SystemConfig.VolumeAverage==0 || SystemConfig.FlowAverage==0){
 800a608:	4b06      	ldr	r3, [pc, #24]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d003      	beq.n	800a618 <_ZN13Communication7CommandEPh+0x34c>
 800a610:	4b04      	ldr	r3, [pc, #16]	@ (800a624 <_ZN13Communication7CommandEPh+0x358>)
 800a612:	695b      	ldr	r3, [r3, #20]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d107      	bne.n	800a628 <_ZN13Communication7CommandEPh+0x35c>
				ErrorResult(OperationCodes::ReadData, Errors::HasNotAverage);
 800a618:	2105      	movs	r1, #5
 800a61a:	2000      	movs	r0, #0
 800a61c:	f004 f867 	bl	800e6ee <ErrorResult>
				return;
 800a620:	e0f3      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
 800a622:	bf00      	nop
 800a624:	200092a8 	.word	0x200092a8
			}
			 ToggleReadVolume(command[2]==1);
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	3302      	adds	r3, #2
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	2b01      	cmp	r3, #1
 800a630:	bf0c      	ite	eq
 800a632:	2301      	moveq	r3, #1
 800a634:	2300      	movne	r3, #0
 800a636:	b2db      	uxtb	r3, r3
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 fac0 	bl	800abc0 <_ZN13Communication16ToggleReadVolumeEb>
			 break;
 800a640:	e0e3      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_ReadFlow:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a642:	4b73      	ldr	r3, [pc, #460]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a644:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00e      	beq.n	800a66a <_ZN13Communication7CommandEPh+0x39e>
 800a64c:	4b70      	ldr	r3, [pc, #448]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a64e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a652:	2b01      	cmp	r3, #1
 800a654:	d009      	beq.n	800a66a <_ZN13Communication7CommandEPh+0x39e>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a656:	4b6e      	ldr	r3, [pc, #440]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a658:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a65c:	2b05      	cmp	r3, #5
 800a65e:	d004      	beq.n	800a66a <_ZN13Communication7CommandEPh+0x39e>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a660:	2102      	movs	r1, #2
 800a662:	2000      	movs	r0, #0
 800a664:	f004 f843 	bl	800e6ee <ErrorResult>
				return;
 800a668:	e0cf      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			if(SystemConfig.FlowRate<2 || SystemConfig.VolumeRate<2){
 800a66a:	4b69      	ldr	r3, [pc, #420]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a66c:	edd3 7a08 	vldr	s15, [r3, #32]
 800a670:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800a674:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a67c:	d409      	bmi.n	800a692 <_ZN13Communication7CommandEPh+0x3c6>
 800a67e:	4b64      	ldr	r3, [pc, #400]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a680:	edd3 7a07 	vldr	s15, [r3, #28]
 800a684:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800a688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a68c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a690:	d504      	bpl.n	800a69c <_ZN13Communication7CommandEPh+0x3d0>
				ErrorResult(OperationCodes::ReadData, Errors::HasNotCalibration);
 800a692:	2104      	movs	r1, #4
 800a694:	2000      	movs	r0, #0
 800a696:	f004 f82a 	bl	800e6ee <ErrorResult>
				return;
 800a69a:	e0b6      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 ToggleReadFlow(command[2]==1);
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	3302      	adds	r3, #2
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	bf0c      	ite	eq
 800a6a6:	2301      	moveq	r3, #1
 800a6a8:	2300      	movne	r3, #0
 800a6aa:	b2db      	uxtb	r3, r3
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f000 fac0 	bl	800ac34 <_ZN13Communication14ToggleReadFlowEb>
			 break;
 800a6b4:	e0a9      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_ReadFirstEmg:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a6b6:	4b56      	ldr	r3, [pc, #344]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a6b8:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d00e      	beq.n	800a6de <_ZN13Communication7CommandEPh+0x412>
 800a6c0:	4b53      	ldr	r3, [pc, #332]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a6c2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a6c6:	2b01      	cmp	r3, #1
 800a6c8:	d009      	beq.n	800a6de <_ZN13Communication7CommandEPh+0x412>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a6ca:	4b51      	ldr	r3, [pc, #324]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a6cc:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a6d0:	2b05      	cmp	r3, #5
 800a6d2:	d004      	beq.n	800a6de <_ZN13Communication7CommandEPh+0x412>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a6d4:	2102      	movs	r1, #2
 800a6d6:	2000      	movs	r0, #0
 800a6d8:	f004 f809 	bl	800e6ee <ErrorResult>
				return;
 800a6dc:	e095      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 ToggleReadFirstEmg(command[2]==1);
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	3302      	adds	r3, #2
 800a6e2:	781b      	ldrb	r3, [r3, #0]
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	bf0c      	ite	eq
 800a6e8:	2301      	moveq	r3, #1
 800a6ea:	2300      	movne	r3, #0
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 fad9 	bl	800aca8 <_ZN13Communication18ToggleReadFirstEmgEb>
			 break;
 800a6f6:	e088      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_ReadSecondEmg:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode&&SystemConfig.systemMode!=SystemModes::TestMode
 800a6f8:	4b45      	ldr	r3, [pc, #276]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a6fa:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d00e      	beq.n	800a720 <_ZN13Communication7CommandEPh+0x454>
 800a702:	4b43      	ldr	r3, [pc, #268]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a704:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d009      	beq.n	800a720 <_ZN13Communication7CommandEPh+0x454>
					&&SystemConfig.systemMode!=SystemModes::ManuelMode){
 800a70c:	4b40      	ldr	r3, [pc, #256]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a70e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a712:	2b05      	cmp	r3, #5
 800a714:	d004      	beq.n	800a720 <_ZN13Communication7CommandEPh+0x454>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a716:	2102      	movs	r1, #2
 800a718:	2000      	movs	r0, #0
 800a71a:	f003 ffe8 	bl	800e6ee <ErrorResult>
				return;
 800a71e:	e074      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 ToggleReadSecondEmg(command[2]==1);
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	3302      	adds	r3, #2
 800a724:	781b      	ldrb	r3, [r3, #0]
 800a726:	2b01      	cmp	r3, #1
 800a728:	bf0c      	ite	eq
 800a72a:	2301      	moveq	r3, #1
 800a72c:	2300      	movne	r3, #0
 800a72e:	b2db      	uxtb	r3, r3
 800a730:	4619      	mov	r1, r3
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 faee 	bl	800ad14 <_ZN13Communication19ToggleReadSecondEmgEb>
			 break;
 800a738:	e067      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_StopTest:
			 cleanTime=(command[2]<<8)+command[3];
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	3302      	adds	r3, #2
 800a73e:	781b      	ldrb	r3, [r3, #0]
 800a740:	021b      	lsls	r3, r3, #8
 800a742:	b29b      	uxth	r3, r3
 800a744:	683a      	ldr	r2, [r7, #0]
 800a746:	3203      	adds	r2, #3
 800a748:	7812      	ldrb	r2, [r2, #0]
 800a74a:	4413      	add	r3, r2
 800a74c:	81fb      	strh	r3, [r7, #14]
			StopTest(cleanTime);
 800a74e:	89fb      	ldrh	r3, [r7, #14]
 800a750:	4619      	mov	r1, r3
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 fbf2 	bl	800af3c <_ZN13Communication8StopTestEt>
			 break;
 800a758:	e057      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		case CommandRequestType::CMDR_StartTest:
			if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800a75a:	4b2d      	ldr	r3, [pc, #180]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a75c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a760:	2b00      	cmp	r3, #0
 800a762:	d004      	beq.n	800a76e <_ZN13Communication7CommandEPh+0x4a2>
				ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a764:	2102      	movs	r1, #2
 800a766:	2000      	movs	r0, #0
 800a768:	f003 ffc1 	bl	800e6ee <ErrorResult>
				return;
 800a76c:	e04d      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			if(SystemConfig.VolumeAverage==0 || SystemConfig.FlowAverage==0){
 800a76e:	4b28      	ldr	r3, [pc, #160]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a770:	699b      	ldr	r3, [r3, #24]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d003      	beq.n	800a77e <_ZN13Communication7CommandEPh+0x4b2>
 800a776:	4b26      	ldr	r3, [pc, #152]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d104      	bne.n	800a788 <_ZN13Communication7CommandEPh+0x4bc>
				ErrorResult(OperationCodes::ReadData, Errors::HasNotAverage);
 800a77e:	2105      	movs	r1, #5
 800a780:	2000      	movs	r0, #0
 800a782:	f003 ffb4 	bl	800e6ee <ErrorResult>
				return;
 800a786:	e040      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			if(SystemConfig.FlowRate<2 || SystemConfig.VolumeRate<2){
 800a788:	4b21      	ldr	r3, [pc, #132]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a78a:	edd3 7a08 	vldr	s15, [r3, #32]
 800a78e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800a792:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a79a:	d409      	bmi.n	800a7b0 <_ZN13Communication7CommandEPh+0x4e4>
 800a79c:	4b1c      	ldr	r3, [pc, #112]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a79e:	edd3 7a07 	vldr	s15, [r3, #28]
 800a7a2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800a7a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a7aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ae:	d504      	bpl.n	800a7ba <_ZN13Communication7CommandEPh+0x4ee>
				ErrorResult(OperationCodes::ReadData, Errors::HasNotCalibration);
 800a7b0:	2104      	movs	r1, #4
 800a7b2:	2000      	movs	r0, #0
 800a7b4:	f003 ff9b 	bl	800e6ee <ErrorResult>
				return;
 800a7b8:	e027      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
			}
			 cleanTime=(command[3]<<8)+command[4];
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	3303      	adds	r3, #3
 800a7be:	781b      	ldrb	r3, [r3, #0]
 800a7c0:	021b      	lsls	r3, r3, #8
 800a7c2:	b29b      	uxth	r3, r3
 800a7c4:	683a      	ldr	r2, [r7, #0]
 800a7c6:	3204      	adds	r2, #4
 800a7c8:	7812      	ldrb	r2, [r2, #0]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	81fb      	strh	r3, [r7, #14]
			 SystemConfig.MinimumFlowSensiblity=command[5];
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	795a      	ldrb	r2, [r3, #5]
 800a7d2:	4b0f      	ldr	r3, [pc, #60]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a7d4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
			 SystemConfig.WaitAfterProcessSeconds=command[6];
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	799a      	ldrb	r2, [r3, #6]
 800a7dc:	4b0c      	ldr	r3, [pc, #48]	@ (800a810 <_ZN13Communication7CommandEPh+0x544>)
 800a7de:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
			StartTest(isOpenFirstEmg, isOpenSecondEmg, isOpenLoadcell,cleanTime,command[7]);
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	3307      	adds	r3, #7
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	7af8      	ldrb	r0, [r7, #11]
 800a7ea:	7b3a      	ldrb	r2, [r7, #12]
 800a7ec:	7b79      	ldrb	r1, [r7, #13]
 800a7ee:	9301      	str	r3, [sp, #4]
 800a7f0:	89fb      	ldrh	r3, [r7, #14]
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 fb66 	bl	800aec8 <_ZN13Communication9StartTestEbbbth>
			 break;
 800a7fc:	e005      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
		default:
			ErrorResult(OperationCodes::ReadData, Errors::UndefinedCommandType);
 800a7fe:	210a      	movs	r1, #10
 800a800:	2000      	movs	r0, #0
 800a802:	f003 ff74 	bl	800e6ee <ErrorResult>
			 break;
 800a806:	e000      	b.n	800a80a <_ZN13Communication7CommandEPh+0x53e>
	if(command[0]!=RequestType::R_Command) return;
 800a808:	bf00      	nop
	}
}
 800a80a:	3710      	adds	r7, #16
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	200092a8 	.word	0x200092a8

0800a814 <_ZN13Communication13ConfigurationEPh>:

void Communication::Configuration(uint8_t *command){
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
	if(command[0]!=RequestType::R_Configuration) return;
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	2b03      	cmp	r3, #3
 800a824:	f040 810d 	bne.w	800aa42 <_ZN13Communication13ConfigurationEPh+0x22e>
	if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800a828:	4b88      	ldr	r3, [pc, #544]	@ (800aa4c <_ZN13Communication13ConfigurationEPh+0x238>)
 800a82a:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d004      	beq.n	800a83c <_ZN13Communication13ConfigurationEPh+0x28>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800a832:	2102      	movs	r1, #2
 800a834:	2000      	movs	r0, #0
 800a836:	f003 ff5a 	bl	800e6ee <ErrorResult>
		return;
 800a83a:	e103      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
	}
	uint16_t maxTrim = 0;
 800a83c:	2300      	movs	r3, #0
 800a83e:	81fb      	strh	r3, [r7, #14]
	uint16_t zeroPointMaxTrim = 0;
 800a840:	2300      	movs	r3, #0
 800a842:	81bb      	strh	r3, [r7, #12]
	uint16_t zeroPointMinTrim = 0;
 800a844:	2300      	movs	r3, #0
 800a846:	817b      	strh	r3, [r7, #10]
	switch (command[1])   												//Check Function
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	3301      	adds	r3, #1
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	3b01      	subs	r3, #1
 800a850:	2b0a      	cmp	r3, #10
 800a852:	f200 80f1 	bhi.w	800aa38 <_ZN13Communication13ConfigurationEPh+0x224>
 800a856:	a201      	add	r2, pc, #4	@ (adr r2, 800a85c <_ZN13Communication13ConfigurationEPh+0x48>)
 800a858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85c:	0800a889 	.word	0x0800a889
 800a860:	0800a899 	.word	0x0800a899
 800a864:	0800a8b1 	.word	0x0800a8b1
 800a868:	0800a8c9 	.word	0x0800a8c9
 800a86c:	0800a8e1 	.word	0x0800a8e1
 800a870:	0800a8f9 	.word	0x0800a8f9
 800a874:	0800a911 	.word	0x0800a911
 800a878:	0800a929 	.word	0x0800a929
 800a87c:	0800a941 	.word	0x0800a941
 800a880:	0800a9b3 	.word	0x0800a9b3
 800a884:	0800aa25 	.word	0x0800aa25
	{
		case ConfigurationRequestType::CFGR_ReadConfiguration:
			 SuccessDataResult(100,SuccessDataType::SD_Configuration, SystemConfig.Backup,SystemConfig.BackupLen);
 800a888:	4b70      	ldr	r3, [pc, #448]	@ (800aa4c <_ZN13Communication13ConfigurationEPh+0x238>)
 800a88a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a88c:	4a70      	ldr	r2, [pc, #448]	@ (800aa50 <_ZN13Communication13ConfigurationEPh+0x23c>)
 800a88e:	2101      	movs	r1, #1
 800a890:	2064      	movs	r0, #100	@ 0x64
 800a892:	f003 feb1 	bl	800e5f8 <SuccessDataResult>
			 break;
 800a896:	e0d5      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetSendPerSecond:
			FMI.WriteSendPerSecond(command[2]);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	1d1a      	adds	r2, r3, #4
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	3302      	adds	r3, #2
 800a8a0:	781b      	ldrb	r3, [r3, #0]
 800a8a2:	4619      	mov	r1, r3
 800a8a4:	4610      	mov	r0, r2
 800a8a6:	f001 fadd 	bl	800be64 <_ZN12FlashManager18WriteSendPerSecondEh>
			 SuccessResult();
 800a8aa:	f003 fe97 	bl	800e5dc <SuccessResult>
			 break;
 800a8ae:	e0c9      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetFirstEmgPerSecond:
			FMI.WriteFirstEmgPerSecond(command[2]);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	1d1a      	adds	r2, r3, #4
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	3302      	adds	r3, #2
 800a8b8:	781b      	ldrb	r3, [r3, #0]
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	4610      	mov	r0, r2
 800a8be:	f001 fb6d 	bl	800bf9c <_ZN12FlashManager22WriteFirstEmgPerSecondEh>
			 SuccessResult();
 800a8c2:	f003 fe8b 	bl	800e5dc <SuccessResult>
			 break;
 800a8c6:	e0bd      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetSecondEmgPerSecond:
			FMI.WriteSecondEmgPerSecond(command[2]);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	1d1a      	adds	r2, r3, #4
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	3302      	adds	r3, #2
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	4619      	mov	r1, r3
 800a8d4:	4610      	mov	r0, r2
 800a8d6:	f001 fbfd 	bl	800c0d4 <_ZN12FlashManager23WriteSecondEmgPerSecondEh>
			 SuccessResult();
 800a8da:	f003 fe7f 	bl	800e5dc <SuccessResult>
			 break;
 800a8de:	e0b1      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetVolumePerSecond:
			FMI.WriteVolumePerSecond(command[2]);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	1d1a      	adds	r2, r3, #4
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	3302      	adds	r3, #2
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	4610      	mov	r0, r2
 800a8ee:	f001 fc8d 	bl	800c20c <_ZN12FlashManager20WriteVolumePerSecondEh>
			 SuccessResult();
 800a8f2:	f003 fe73 	bl	800e5dc <SuccessResult>
			 break;
 800a8f6:	e0a5      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetFlowPerSecond:
			FMI.WriteFlowPerSecond(command[2]);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	1d1a      	adds	r2, r3, #4
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	3302      	adds	r3, #2
 800a900:	781b      	ldrb	r3, [r3, #0]
 800a902:	4619      	mov	r1, r3
 800a904:	4610      	mov	r0, r2
 800a906:	f001 fd1d 	bl	800c344 <_ZN12FlashManager18WriteFlowPerSecondEh>
			 SuccessResult();
 800a90a:	f003 fe67 	bl	800e5dc <SuccessResult>
			 break;
 800a90e:	e099      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetPumpMaxRunTime:
			FMI.WritePumpMaxRunTime(command[2]);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	1d1a      	adds	r2, r3, #4
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	3302      	adds	r3, #2
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	4619      	mov	r1, r3
 800a91c:	4610      	mov	r0, r2
 800a91e:	f001 fdad 	bl	800c47c <_ZN12FlashManager19WritePumpMaxRunTimeEh>
			 SuccessResult();
 800a922:	f003 fe5b 	bl	800e5dc <SuccessResult>
			 break;
 800a926:	e08d      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetValveMaxRunTime:
			FMI.WriteValveMaxRunTime(command[2]);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	1d1a      	adds	r2, r3, #4
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	3302      	adds	r3, #2
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	4619      	mov	r1, r3
 800a934:	4610      	mov	r0, r2
 800a936:	f001 fe3d 	bl	800c5b4 <_ZN12FlashManager20WriteValveMaxRunTimeEh>
			 SuccessResult();
 800a93a:	f003 fe4f 	bl	800e5dc <SuccessResult>
			 break;
 800a93e:	e081      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		 case ConfigurationRequestType::CFGR_SetCalibrationFirstEmg:
				maxTrim=(command[2]<<8)+command[3];
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	3302      	adds	r3, #2
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	021b      	lsls	r3, r3, #8
 800a948:	b29b      	uxth	r3, r3
 800a94a:	683a      	ldr	r2, [r7, #0]
 800a94c:	3203      	adds	r2, #3
 800a94e:	7812      	ldrb	r2, [r2, #0]
 800a950:	4413      	add	r3, r2
 800a952:	81fb      	strh	r3, [r7, #14]
				zeroPointMaxTrim=(command[4]<<8)+command[5];
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	3304      	adds	r3, #4
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	021b      	lsls	r3, r3, #8
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	683a      	ldr	r2, [r7, #0]
 800a960:	3205      	adds	r2, #5
 800a962:	7812      	ldrb	r2, [r2, #0]
 800a964:	4413      	add	r3, r2
 800a966:	81bb      	strh	r3, [r7, #12]
				zeroPointMinTrim=(command[6]<<8)+command[7];
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	3306      	adds	r3, #6
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	021b      	lsls	r3, r3, #8
 800a970:	b29b      	uxth	r3, r3
 800a972:	683a      	ldr	r2, [r7, #0]
 800a974:	3207      	adds	r2, #7
 800a976:	7812      	ldrb	r2, [r2, #0]
 800a978:	4413      	add	r3, r2
 800a97a:	817b      	strh	r3, [r7, #10]
				if(maxTrim<1){
 800a97c:	89fb      	ldrh	r3, [r7, #14]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d104      	bne.n	800a98c <_ZN13Communication13ConfigurationEPh+0x178>
					ErrorResult(OperationCodes::ReadData, Errors::ValueShouldNotBeZero);
 800a982:	2106      	movs	r1, #6
 800a984:	2000      	movs	r0, #0
 800a986:	f003 feb2 	bl	800e6ee <ErrorResult>
					return;
 800a98a:	e05b      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
				}
				if(zeroPointMinTrim>=zeroPointMaxTrim){
 800a98c:	897a      	ldrh	r2, [r7, #10]
 800a98e:	89bb      	ldrh	r3, [r7, #12]
 800a990:	429a      	cmp	r2, r3
 800a992:	d304      	bcc.n	800a99e <_ZN13Communication13ConfigurationEPh+0x18a>
					ErrorResult(OperationCodes::ReadData, Errors::MinValueCanNotBeGreaterThanMaxValue);
 800a994:	2107      	movs	r1, #7
 800a996:	2000      	movs	r0, #0
 800a998:	f003 fea9 	bl	800e6ee <ErrorResult>
					return;
 800a99c:	e052      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
				}
				FMI.WriteFirstEmgData(maxTrim, zeroPointMaxTrim, zeroPointMinTrim);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	1d18      	adds	r0, r3, #4
 800a9a2:	897b      	ldrh	r3, [r7, #10]
 800a9a4:	89ba      	ldrh	r2, [r7, #12]
 800a9a6:	89f9      	ldrh	r1, [r7, #14]
 800a9a8:	f002 f8fa 	bl	800cba0 <_ZN12FlashManager17WriteFirstEmgDataEttt>
			 SuccessResult();
 800a9ac:	f003 fe16 	bl	800e5dc <SuccessResult>
			 break;
 800a9b0:	e048      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SetCalibrationSecondEmg:
			maxTrim=(command[2]<<8)+command[3];
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	3302      	adds	r3, #2
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	021b      	lsls	r3, r3, #8
 800a9ba:	b29b      	uxth	r3, r3
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	3203      	adds	r2, #3
 800a9c0:	7812      	ldrb	r2, [r2, #0]
 800a9c2:	4413      	add	r3, r2
 800a9c4:	81fb      	strh	r3, [r7, #14]
			zeroPointMaxTrim=(command[4]<<8)+command[5];
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	3304      	adds	r3, #4
 800a9ca:	781b      	ldrb	r3, [r3, #0]
 800a9cc:	021b      	lsls	r3, r3, #8
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	683a      	ldr	r2, [r7, #0]
 800a9d2:	3205      	adds	r2, #5
 800a9d4:	7812      	ldrb	r2, [r2, #0]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	81bb      	strh	r3, [r7, #12]
			zeroPointMinTrim=(command[6]<<8)+command[7];
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	3306      	adds	r3, #6
 800a9de:	781b      	ldrb	r3, [r3, #0]
 800a9e0:	021b      	lsls	r3, r3, #8
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	683a      	ldr	r2, [r7, #0]
 800a9e6:	3207      	adds	r2, #7
 800a9e8:	7812      	ldrb	r2, [r2, #0]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	817b      	strh	r3, [r7, #10]
			if(maxTrim<1){
 800a9ee:	89fb      	ldrh	r3, [r7, #14]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d104      	bne.n	800a9fe <_ZN13Communication13ConfigurationEPh+0x1ea>
				ErrorResult(OperationCodes::ReadData, Errors::ValueShouldNotBeZero);
 800a9f4:	2106      	movs	r1, #6
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	f003 fe79 	bl	800e6ee <ErrorResult>
				return;
 800a9fc:	e022      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
			}
			if(zeroPointMinTrim>=zeroPointMaxTrim){
 800a9fe:	897a      	ldrh	r2, [r7, #10]
 800aa00:	89bb      	ldrh	r3, [r7, #12]
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d304      	bcc.n	800aa10 <_ZN13Communication13ConfigurationEPh+0x1fc>
				ErrorResult(OperationCodes::ReadData, Errors::MinValueCanNotBeGreaterThanMaxValue);
 800aa06:	2107      	movs	r1, #7
 800aa08:	2000      	movs	r0, #0
 800aa0a:	f003 fe70 	bl	800e6ee <ErrorResult>
				return;
 800aa0e:	e019      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
			}
			FMI.WriteSecondEmgData(maxTrim, zeroPointMaxTrim, zeroPointMinTrim);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	1d18      	adds	r0, r3, #4
 800aa14:	897b      	ldrh	r3, [r7, #10]
 800aa16:	89ba      	ldrh	r2, [r7, #12]
 800aa18:	89f9      	ldrh	r1, [r7, #14]
 800aa1a:	f002 fa7c 	bl	800cf16 <_ZN12FlashManager18WriteSecondEmgDataEttt>
			 SuccessResult();
 800aa1e:	f003 fddd 	bl	800e5dc <SuccessResult>
			 break;
 800aa22:	e00f      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		case ConfigurationRequestType::CFGR_SaveFlash:
			FMI.Update();
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	3304      	adds	r3, #4
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f001 f8ff 	bl	800bc2c <_ZN12FlashManager6UpdateEv>
			FlashInitialize();
 800aa2e:	f003 fcdf 	bl	800e3f0 <FlashInitialize>
			 SuccessResult();
 800aa32:	f003 fdd3 	bl	800e5dc <SuccessResult>
			break;
 800aa36:	e005      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
		default:
			ErrorResult(OperationCodes::ReadData, Errors::UndefinedConfigurationType);
 800aa38:	210b      	movs	r1, #11
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	f003 fe57 	bl	800e6ee <ErrorResult>
			 break;
 800aa40:	e000      	b.n	800aa44 <_ZN13Communication13ConfigurationEPh+0x230>
	if(command[0]!=RequestType::R_Configuration) return;
 800aa42:	bf00      	nop
	}
}
 800aa44:	3710      	adds	r7, #16
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	200092a8 	.word	0x200092a8
 800aa50:	200092dd 	.word	0x200092dd

0800aa54 <_ZN13Communication14ToggleFirstEmgEb>:

void Communication::ToggleFirstEmg(bool isStart){
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b082      	sub	sp, #8
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	70fb      	strb	r3, [r7, #3]
	Statuses.FirstEmg=isStart;
 800aa60:	4a0f      	ldr	r2, [pc, #60]	@ (800aaa0 <_ZN13Communication14ToggleFirstEmgEb+0x4c>)
 800aa62:	78fb      	ldrb	r3, [r7, #3]
 800aa64:	7013      	strb	r3, [r2, #0]
	if(isStart){
 800aa66:	78fb      	ldrb	r3, [r7, #3]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d00c      	beq.n	800aa86 <_ZN13Communication14ToggleFirstEmgEb+0x32>
		if(ThreadStorage.FirstEmgThreadId!=NULL) return;
 800aa6c:	4b0d      	ldr	r3, [pc, #52]	@ (800aaa4 <_ZN13Communication14ToggleFirstEmgEb+0x50>)
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d111      	bne.n	800aa98 <_ZN13Communication14ToggleFirstEmgEb+0x44>
		ThreadStorage.FirstEmgThreadId = osThreadNew(StartFirstEmgTask, NULL, &ThreadStorage.FirstEmgThreadAttr);
 800aa74:	4a0c      	ldr	r2, [pc, #48]	@ (800aaa8 <_ZN13Communication14ToggleFirstEmgEb+0x54>)
 800aa76:	2100      	movs	r1, #0
 800aa78:	480c      	ldr	r0, [pc, #48]	@ (800aaac <_ZN13Communication14ToggleFirstEmgEb+0x58>)
 800aa7a:	f7fb ff1b 	bl	80068b4 <osThreadNew>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	4a08      	ldr	r2, [pc, #32]	@ (800aaa4 <_ZN13Communication14ToggleFirstEmgEb+0x50>)
 800aa82:	6093      	str	r3, [r2, #8]
		return;
 800aa84:	e009      	b.n	800aa9a <_ZN13Communication14ToggleFirstEmgEb+0x46>
	}
	osThreadTerminate(ThreadStorage.FirstEmgThreadId);
 800aa86:	4b07      	ldr	r3, [pc, #28]	@ (800aaa4 <_ZN13Communication14ToggleFirstEmgEb+0x50>)
 800aa88:	689b      	ldr	r3, [r3, #8]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7fb ffa4 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.FirstEmgThreadId=NULL;
 800aa90:	4b04      	ldr	r3, [pc, #16]	@ (800aaa4 <_ZN13Communication14ToggleFirstEmgEb+0x50>)
 800aa92:	2200      	movs	r2, #0
 800aa94:	609a      	str	r2, [r3, #8]
 800aa96:	e000      	b.n	800aa9a <_ZN13Communication14ToggleFirstEmgEb+0x46>
		if(ThreadStorage.FirstEmgThreadId!=NULL) return;
 800aa98:	bf00      	nop
}
 800aa9a:	3708      	adds	r7, #8
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	200092a0 	.word	0x200092a0
 800aaa4:	200090b8 	.word	0x200090b8
 800aaa8:	200090c8 	.word	0x200090c8
 800aaac:	0800f165 	.word	0x0800f165

0800aab0 <_ZN13Communication15ToggleSecondEmgEb>:
void Communication::ToggleSecondEmg(bool isStart){
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b082      	sub	sp, #8
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
 800aab8:	460b      	mov	r3, r1
 800aaba:	70fb      	strb	r3, [r7, #3]
	Statuses.SecondEmg=isStart;
 800aabc:	4a0f      	ldr	r2, [pc, #60]	@ (800aafc <_ZN13Communication15ToggleSecondEmgEb+0x4c>)
 800aabe:	78fb      	ldrb	r3, [r7, #3]
 800aac0:	7053      	strb	r3, [r2, #1]
	if(isStart){
 800aac2:	78fb      	ldrb	r3, [r7, #3]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d00c      	beq.n	800aae2 <_ZN13Communication15ToggleSecondEmgEb+0x32>
		if(ThreadStorage.SecondEmgThreadId!=NULL) return;
 800aac8:	4b0d      	ldr	r3, [pc, #52]	@ (800ab00 <_ZN13Communication15ToggleSecondEmgEb+0x50>)
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d111      	bne.n	800aaf4 <_ZN13Communication15ToggleSecondEmgEb+0x44>
		ThreadStorage.SecondEmgThreadId = osThreadNew(StartSecondEmgTask, NULL, &ThreadStorage.SecondEmgThreadAttr);
 800aad0:	4a0c      	ldr	r2, [pc, #48]	@ (800ab04 <_ZN13Communication15ToggleSecondEmgEb+0x54>)
 800aad2:	2100      	movs	r1, #0
 800aad4:	480c      	ldr	r0, [pc, #48]	@ (800ab08 <_ZN13Communication15ToggleSecondEmgEb+0x58>)
 800aad6:	f7fb feed 	bl	80068b4 <osThreadNew>
 800aada:	4603      	mov	r3, r0
 800aadc:	4a08      	ldr	r2, [pc, #32]	@ (800ab00 <_ZN13Communication15ToggleSecondEmgEb+0x50>)
 800aade:	60d3      	str	r3, [r2, #12]
		return;
 800aae0:	e009      	b.n	800aaf6 <_ZN13Communication15ToggleSecondEmgEb+0x46>
	}
	osThreadTerminate(ThreadStorage.SecondEmgThreadId);
 800aae2:	4b07      	ldr	r3, [pc, #28]	@ (800ab00 <_ZN13Communication15ToggleSecondEmgEb+0x50>)
 800aae4:	68db      	ldr	r3, [r3, #12]
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7fb ff76 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.SecondEmgThreadId=NULL;
 800aaec:	4b04      	ldr	r3, [pc, #16]	@ (800ab00 <_ZN13Communication15ToggleSecondEmgEb+0x50>)
 800aaee:	2200      	movs	r2, #0
 800aaf0:	60da      	str	r2, [r3, #12]
 800aaf2:	e000      	b.n	800aaf6 <_ZN13Communication15ToggleSecondEmgEb+0x46>
		if(ThreadStorage.SecondEmgThreadId!=NULL) return;
 800aaf4:	bf00      	nop
}
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}
 800aafc:	200092a0 	.word	0x200092a0
 800ab00:	200090b8 	.word	0x200090b8
 800ab04:	200090ec 	.word	0x200090ec
 800ab08:	0800f2cd 	.word	0x0800f2cd

0800ab0c <_ZN13Communication14ToggleLoadCellEb>:
void Communication::ToggleLoadCell(bool isStart){
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	460b      	mov	r3, r1
 800ab16:	70fb      	strb	r3, [r7, #3]
	Statuses.Volume=isStart;
 800ab18:	4a22      	ldr	r2, [pc, #136]	@ (800aba4 <_ZN13Communication14ToggleLoadCellEb+0x98>)
 800ab1a:	78fb      	ldrb	r3, [r7, #3]
 800ab1c:	7093      	strb	r3, [r2, #2]
	Statuses.Flow=isStart;
 800ab1e:	4a21      	ldr	r2, [pc, #132]	@ (800aba4 <_ZN13Communication14ToggleLoadCellEb+0x98>)
 800ab20:	78fb      	ldrb	r3, [r7, #3]
 800ab22:	70d3      	strb	r3, [r2, #3]
	if(SystemConfig.systemMode==SystemModes::SafeMode){
 800ab24:	4b20      	ldr	r3, [pc, #128]	@ (800aba8 <_ZN13Communication14ToggleLoadCellEb+0x9c>)
 800ab26:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800ab2a:	2b04      	cmp	r3, #4
 800ab2c:	d104      	bne.n	800ab38 <_ZN13Communication14ToggleLoadCellEb+0x2c>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800ab2e:	2102      	movs	r1, #2
 800ab30:	2000      	movs	r0, #0
 800ab32:	f003 fddc 	bl	800e6ee <ErrorResult>
		return;
 800ab36:	e031      	b.n	800ab9c <_ZN13Communication14ToggleLoadCellEb+0x90>
	}
	if(isStart){
 800ab38:	78fb      	ldrb	r3, [r7, #3]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d01a      	beq.n	800ab74 <_ZN13Communication14ToggleLoadCellEb+0x68>
		if(ThreadStorage.FlowThreadId!=NULL) return;
 800ab3e:	4b1b      	ldr	r3, [pc, #108]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d127      	bne.n	800ab96 <_ZN13Communication14ToggleLoadCellEb+0x8a>
		if(ThreadStorage.VolumeThreadId!=NULL) return;
 800ab46:	4b19      	ldr	r3, [pc, #100]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d125      	bne.n	800ab9a <_ZN13Communication14ToggleLoadCellEb+0x8e>
		ClearLoadcellParams();
 800ab4e:	f005 fa9f 	bl	8010090 <ClearLoadcellParams>
		ThreadStorage.VolumeThreadId = osThreadNew(StartVolumeTask, NULL, &ThreadStorage.VolumeThreadAttr);
 800ab52:	4a17      	ldr	r2, [pc, #92]	@ (800abb0 <_ZN13Communication14ToggleLoadCellEb+0xa4>)
 800ab54:	2100      	movs	r1, #0
 800ab56:	4817      	ldr	r0, [pc, #92]	@ (800abb4 <_ZN13Communication14ToggleLoadCellEb+0xa8>)
 800ab58:	f7fb feac 	bl	80068b4 <osThreadNew>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	4a13      	ldr	r2, [pc, #76]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab60:	6593      	str	r3, [r2, #88]	@ 0x58
		ThreadStorage.FlowThreadId = osThreadNew(StartFlowTask, NULL, &ThreadStorage.FlowThreadAttr);
 800ab62:	4a15      	ldr	r2, [pc, #84]	@ (800abb8 <_ZN13Communication14ToggleLoadCellEb+0xac>)
 800ab64:	2100      	movs	r1, #0
 800ab66:	4815      	ldr	r0, [pc, #84]	@ (800abbc <_ZN13Communication14ToggleLoadCellEb+0xb0>)
 800ab68:	f7fb fea4 	bl	80068b4 <osThreadNew>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	4a0f      	ldr	r2, [pc, #60]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab70:	65d3      	str	r3, [r2, #92]	@ 0x5c
		return;
 800ab72:	e013      	b.n	800ab9c <_ZN13Communication14ToggleLoadCellEb+0x90>
	}
	osThreadTerminate(ThreadStorage.VolumeThreadId);
 800ab74:	4b0d      	ldr	r3, [pc, #52]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f7fb ff2d 	bl	80069d8 <osThreadTerminate>
	osThreadTerminate(ThreadStorage.FlowThreadId);
 800ab7e:	4b0b      	ldr	r3, [pc, #44]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab82:	4618      	mov	r0, r3
 800ab84:	f7fb ff28 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.VolumeThreadId=NULL;
 800ab88:	4b08      	ldr	r3, [pc, #32]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	659a      	str	r2, [r3, #88]	@ 0x58
	ThreadStorage.FlowThreadId=NULL;
 800ab8e:	4b07      	ldr	r3, [pc, #28]	@ (800abac <_ZN13Communication14ToggleLoadCellEb+0xa0>)
 800ab90:	2200      	movs	r2, #0
 800ab92:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ab94:	e002      	b.n	800ab9c <_ZN13Communication14ToggleLoadCellEb+0x90>
		if(ThreadStorage.FlowThreadId!=NULL) return;
 800ab96:	bf00      	nop
 800ab98:	e000      	b.n	800ab9c <_ZN13Communication14ToggleLoadCellEb+0x90>
		if(ThreadStorage.VolumeThreadId!=NULL) return;
 800ab9a:	bf00      	nop
}
 800ab9c:	3708      	adds	r7, #8
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	200092a0 	.word	0x200092a0
 800aba8:	200092a8 	.word	0x200092a8
 800abac:	200090b8 	.word	0x200090b8
 800abb0:	20009144 	.word	0x20009144
 800abb4:	0800f5ad 	.word	0x0800f5ad
 800abb8:	20009168 	.word	0x20009168
 800abbc:	0800f435 	.word	0x0800f435

0800abc0 <_ZN13Communication16ToggleReadVolumeEb>:
void Communication::ToggleReadVolume(bool isStart){
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
 800abc8:	460b      	mov	r3, r1
 800abca:	70fb      	strb	r3, [r7, #3]
	if(SystemConfig.systemMode==SystemModes::SafeMode){
 800abcc:	4b15      	ldr	r3, [pc, #84]	@ (800ac24 <_ZN13Communication16ToggleReadVolumeEb+0x64>)
 800abce:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800abd2:	2b04      	cmp	r3, #4
 800abd4:	d104      	bne.n	800abe0 <_ZN13Communication16ToggleReadVolumeEb+0x20>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800abd6:	2102      	movs	r1, #2
 800abd8:	2000      	movs	r0, #0
 800abda:	f003 fd88 	bl	800e6ee <ErrorResult>
		return;
 800abde:	e01d      	b.n	800ac1c <_ZN13Communication16ToggleReadVolumeEb+0x5c>
	}
	if(isStart){
 800abe0:	78fb      	ldrb	r3, [r7, #3]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00e      	beq.n	800ac04 <_ZN13Communication16ToggleReadVolumeEb+0x44>
		if(ThreadStorage.ReadVolumeThreadId!=NULL) return;
 800abe6:	4b10      	ldr	r3, [pc, #64]	@ (800ac28 <_ZN13Communication16ToggleReadVolumeEb+0x68>)
 800abe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abea:	2b00      	cmp	r3, #0
 800abec:	d115      	bne.n	800ac1a <_ZN13Communication16ToggleReadVolumeEb+0x5a>
		ClearLoadcellParams();
 800abee:	f005 fa4f 	bl	8010090 <ClearLoadcellParams>
		ThreadStorage.ReadVolumeThreadId = osThreadNew(StartReadVolumeTask, NULL, &ThreadStorage.VolumeThreadAttr);
 800abf2:	4a0e      	ldr	r2, [pc, #56]	@ (800ac2c <_ZN13Communication16ToggleReadVolumeEb+0x6c>)
 800abf4:	2100      	movs	r1, #0
 800abf6:	480e      	ldr	r0, [pc, #56]	@ (800ac30 <_ZN13Communication16ToggleReadVolumeEb+0x70>)
 800abf8:	f7fb fe5c 	bl	80068b4 <osThreadNew>
 800abfc:	4603      	mov	r3, r0
 800abfe:	4a0a      	ldr	r2, [pc, #40]	@ (800ac28 <_ZN13Communication16ToggleReadVolumeEb+0x68>)
 800ac00:	6613      	str	r3, [r2, #96]	@ 0x60
		return;
 800ac02:	e00b      	b.n	800ac1c <_ZN13Communication16ToggleReadVolumeEb+0x5c>
	}
	osThreadTerminate(ThreadStorage.ReadVolumeThreadId);
 800ac04:	4b08      	ldr	r3, [pc, #32]	@ (800ac28 <_ZN13Communication16ToggleReadVolumeEb+0x68>)
 800ac06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f7fb fee5 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.ReadVolumeThreadId=NULL;
 800ac0e:	4b06      	ldr	r3, [pc, #24]	@ (800ac28 <_ZN13Communication16ToggleReadVolumeEb+0x68>)
 800ac10:	2200      	movs	r2, #0
 800ac12:	661a      	str	r2, [r3, #96]	@ 0x60
	ClearLoadcellParams();
 800ac14:	f005 fa3c 	bl	8010090 <ClearLoadcellParams>
 800ac18:	e000      	b.n	800ac1c <_ZN13Communication16ToggleReadVolumeEb+0x5c>
		if(ThreadStorage.ReadVolumeThreadId!=NULL) return;
 800ac1a:	bf00      	nop
}
 800ac1c:	3708      	adds	r7, #8
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
 800ac22:	bf00      	nop
 800ac24:	200092a8 	.word	0x200092a8
 800ac28:	200090b8 	.word	0x200090b8
 800ac2c:	20009144 	.word	0x20009144
 800ac30:	0800f631 	.word	0x0800f631

0800ac34 <_ZN13Communication14ToggleReadFlowEb>:

void Communication::ToggleReadFlow(bool isStart){
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b082      	sub	sp, #8
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	70fb      	strb	r3, [r7, #3]
	if(SystemConfig.systemMode==SystemModes::SafeMode){
 800ac40:	4b15      	ldr	r3, [pc, #84]	@ (800ac98 <_ZN13Communication14ToggleReadFlowEb+0x64>)
 800ac42:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800ac46:	2b04      	cmp	r3, #4
 800ac48:	d104      	bne.n	800ac54 <_ZN13Communication14ToggleReadFlowEb+0x20>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800ac4a:	2102      	movs	r1, #2
 800ac4c:	2000      	movs	r0, #0
 800ac4e:	f003 fd4e 	bl	800e6ee <ErrorResult>
		return;
 800ac52:	e01d      	b.n	800ac90 <_ZN13Communication14ToggleReadFlowEb+0x5c>
	}
	if(isStart){
 800ac54:	78fb      	ldrb	r3, [r7, #3]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d00e      	beq.n	800ac78 <_ZN13Communication14ToggleReadFlowEb+0x44>
		if(ThreadStorage.ReadFlowThreadId!=NULL) return;
 800ac5a:	4b10      	ldr	r3, [pc, #64]	@ (800ac9c <_ZN13Communication14ToggleReadFlowEb+0x68>)
 800ac5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d115      	bne.n	800ac8e <_ZN13Communication14ToggleReadFlowEb+0x5a>
		ClearLoadcellParams();
 800ac62:	f005 fa15 	bl	8010090 <ClearLoadcellParams>
		ThreadStorage.ReadFlowThreadId = osThreadNew(StartReadFlowTask, NULL, &ThreadStorage.FlowThreadAttr);
 800ac66:	4a0e      	ldr	r2, [pc, #56]	@ (800aca0 <_ZN13Communication14ToggleReadFlowEb+0x6c>)
 800ac68:	2100      	movs	r1, #0
 800ac6a:	480e      	ldr	r0, [pc, #56]	@ (800aca4 <_ZN13Communication14ToggleReadFlowEb+0x70>)
 800ac6c:	f7fb fe22 	bl	80068b4 <osThreadNew>
 800ac70:	4603      	mov	r3, r0
 800ac72:	4a0a      	ldr	r2, [pc, #40]	@ (800ac9c <_ZN13Communication14ToggleReadFlowEb+0x68>)
 800ac74:	6653      	str	r3, [r2, #100]	@ 0x64
		return;
 800ac76:	e00b      	b.n	800ac90 <_ZN13Communication14ToggleReadFlowEb+0x5c>
	}
	osThreadTerminate(ThreadStorage.ReadFlowThreadId);
 800ac78:	4b08      	ldr	r3, [pc, #32]	@ (800ac9c <_ZN13Communication14ToggleReadFlowEb+0x68>)
 800ac7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f7fb feab 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.ReadFlowThreadId=NULL;
 800ac82:	4b06      	ldr	r3, [pc, #24]	@ (800ac9c <_ZN13Communication14ToggleReadFlowEb+0x68>)
 800ac84:	2200      	movs	r2, #0
 800ac86:	665a      	str	r2, [r3, #100]	@ 0x64
	ClearLoadcellParams();
 800ac88:	f005 fa02 	bl	8010090 <ClearLoadcellParams>
 800ac8c:	e000      	b.n	800ac90 <_ZN13Communication14ToggleReadFlowEb+0x5c>
		if(ThreadStorage.ReadFlowThreadId!=NULL) return;
 800ac8e:	bf00      	nop
}
 800ac90:	3708      	adds	r7, #8
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}
 800ac96:	bf00      	nop
 800ac98:	200092a8 	.word	0x200092a8
 800ac9c:	200090b8 	.word	0x200090b8
 800aca0:	20009168 	.word	0x20009168
 800aca4:	0800f4b1 	.word	0x0800f4b1

0800aca8 <_ZN13Communication18ToggleReadFirstEmgEb>:

void Communication::ToggleReadFirstEmg(bool isStart){
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	460b      	mov	r3, r1
 800acb2:	70fb      	strb	r3, [r7, #3]
	if(SystemConfig.systemMode==SystemModes::SafeMode){
 800acb4:	4b13      	ldr	r3, [pc, #76]	@ (800ad04 <_ZN13Communication18ToggleReadFirstEmgEb+0x5c>)
 800acb6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800acba:	2b04      	cmp	r3, #4
 800acbc:	d104      	bne.n	800acc8 <_ZN13Communication18ToggleReadFirstEmgEb+0x20>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800acbe:	2102      	movs	r1, #2
 800acc0:	2000      	movs	r0, #0
 800acc2:	f003 fd14 	bl	800e6ee <ErrorResult>
		return;
 800acc6:	e019      	b.n	800acfc <_ZN13Communication18ToggleReadFirstEmgEb+0x54>
	}
	if(isStart){
 800acc8:	78fb      	ldrb	r3, [r7, #3]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d00c      	beq.n	800ace8 <_ZN13Communication18ToggleReadFirstEmgEb+0x40>
		if(ThreadStorage.ReadFirstEmgThreadId!=NULL) return;
 800acce:	4b0e      	ldr	r3, [pc, #56]	@ (800ad08 <_ZN13Communication18ToggleReadFirstEmgEb+0x60>)
 800acd0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d111      	bne.n	800acfa <_ZN13Communication18ToggleReadFirstEmgEb+0x52>
		ThreadStorage.ReadFirstEmgThreadId = osThreadNew(StartReadFirstEmgTask, NULL, &ThreadStorage.FlowThreadAttr);
 800acd6:	4a0d      	ldr	r2, [pc, #52]	@ (800ad0c <_ZN13Communication18ToggleReadFirstEmgEb+0x64>)
 800acd8:	2100      	movs	r1, #0
 800acda:	480d      	ldr	r0, [pc, #52]	@ (800ad10 <_ZN13Communication18ToggleReadFirstEmgEb+0x68>)
 800acdc:	f7fb fdea 	bl	80068b4 <osThreadNew>
 800ace0:	4603      	mov	r3, r0
 800ace2:	4a09      	ldr	r2, [pc, #36]	@ (800ad08 <_ZN13Communication18ToggleReadFirstEmgEb+0x60>)
 800ace4:	6693      	str	r3, [r2, #104]	@ 0x68
		return;
 800ace6:	e009      	b.n	800acfc <_ZN13Communication18ToggleReadFirstEmgEb+0x54>
	}
	osThreadTerminate(ThreadStorage.ReadFirstEmgThreadId);
 800ace8:	4b07      	ldr	r3, [pc, #28]	@ (800ad08 <_ZN13Communication18ToggleReadFirstEmgEb+0x60>)
 800acea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acec:	4618      	mov	r0, r3
 800acee:	f7fb fe73 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.ReadFirstEmgThreadId=NULL;
 800acf2:	4b05      	ldr	r3, [pc, #20]	@ (800ad08 <_ZN13Communication18ToggleReadFirstEmgEb+0x60>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	669a      	str	r2, [r3, #104]	@ 0x68
 800acf8:	e000      	b.n	800acfc <_ZN13Communication18ToggleReadFirstEmgEb+0x54>
		if(ThreadStorage.ReadFirstEmgThreadId!=NULL) return;
 800acfa:	bf00      	nop
}
 800acfc:	3708      	adds	r7, #8
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	200092a8 	.word	0x200092a8
 800ad08:	200090b8 	.word	0x200090b8
 800ad0c:	20009168 	.word	0x20009168
 800ad10:	0800f1e1 	.word	0x0800f1e1

0800ad14 <_ZN13Communication19ToggleReadSecondEmgEb>:

void Communication::ToggleReadSecondEmg(bool isStart){
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b082      	sub	sp, #8
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	70fb      	strb	r3, [r7, #3]
	if(SystemConfig.systemMode==SystemModes::SafeMode){
 800ad20:	4b13      	ldr	r3, [pc, #76]	@ (800ad70 <_ZN13Communication19ToggleReadSecondEmgEb+0x5c>)
 800ad22:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800ad26:	2b04      	cmp	r3, #4
 800ad28:	d104      	bne.n	800ad34 <_ZN13Communication19ToggleReadSecondEmgEb+0x20>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800ad2a:	2102      	movs	r1, #2
 800ad2c:	2000      	movs	r0, #0
 800ad2e:	f003 fcde 	bl	800e6ee <ErrorResult>
		return;
 800ad32:	e019      	b.n	800ad68 <_ZN13Communication19ToggleReadSecondEmgEb+0x54>
	}
	if(isStart){
 800ad34:	78fb      	ldrb	r3, [r7, #3]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d00c      	beq.n	800ad54 <_ZN13Communication19ToggleReadSecondEmgEb+0x40>
		if(ThreadStorage.ReadSecondEmgThreadId!=NULL) return;
 800ad3a:	4b0e      	ldr	r3, [pc, #56]	@ (800ad74 <_ZN13Communication19ToggleReadSecondEmgEb+0x60>)
 800ad3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d111      	bne.n	800ad66 <_ZN13Communication19ToggleReadSecondEmgEb+0x52>
		ThreadStorage.ReadSecondEmgThreadId = osThreadNew(StartReadSecondEmgTask, NULL, &ThreadStorage.FlowThreadAttr);
 800ad42:	4a0d      	ldr	r2, [pc, #52]	@ (800ad78 <_ZN13Communication19ToggleReadSecondEmgEb+0x64>)
 800ad44:	2100      	movs	r1, #0
 800ad46:	480d      	ldr	r0, [pc, #52]	@ (800ad7c <_ZN13Communication19ToggleReadSecondEmgEb+0x68>)
 800ad48:	f7fb fdb4 	bl	80068b4 <osThreadNew>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	4a09      	ldr	r2, [pc, #36]	@ (800ad74 <_ZN13Communication19ToggleReadSecondEmgEb+0x60>)
 800ad50:	66d3      	str	r3, [r2, #108]	@ 0x6c
		return;
 800ad52:	e009      	b.n	800ad68 <_ZN13Communication19ToggleReadSecondEmgEb+0x54>
	}
	osThreadTerminate(ThreadStorage.ReadSecondEmgThreadId);
 800ad54:	4b07      	ldr	r3, [pc, #28]	@ (800ad74 <_ZN13Communication19ToggleReadSecondEmgEb+0x60>)
 800ad56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f7fb fe3d 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.ReadSecondEmgThreadId=NULL;
 800ad5e:	4b05      	ldr	r3, [pc, #20]	@ (800ad74 <_ZN13Communication19ToggleReadSecondEmgEb+0x60>)
 800ad60:	2200      	movs	r2, #0
 800ad62:	66da      	str	r2, [r3, #108]	@ 0x6c
 800ad64:	e000      	b.n	800ad68 <_ZN13Communication19ToggleReadSecondEmgEb+0x54>
		if(ThreadStorage.ReadSecondEmgThreadId!=NULL) return;
 800ad66:	bf00      	nop
}
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	bf00      	nop
 800ad70:	200092a8 	.word	0x200092a8
 800ad74:	200090b8 	.word	0x200090b8
 800ad78:	20009168 	.word	0x20009168
 800ad7c:	0800f349 	.word	0x0800f349

0800ad80 <_ZN13Communication10TogglePumpEb>:

void Communication::TogglePump(bool isStart){
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b082      	sub	sp, #8
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
 800ad88:	460b      	mov	r3, r1
 800ad8a:	70fb      	strb	r3, [r7, #3]
	Statuses.Pump=isStart;
 800ad8c:	4a14      	ldr	r2, [pc, #80]	@ (800ade0 <_ZN13Communication10TogglePumpEb+0x60>)
 800ad8e:	78fb      	ldrb	r3, [r7, #3]
 800ad90:	7113      	strb	r3, [r2, #4]
	if(isStart){
 800ad92:	78fb      	ldrb	r3, [r7, #3]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d011      	beq.n	800adbc <_ZN13Communication10TogglePumpEb+0x3c>
		if(ThreadStorage.PumpMaxRunThreadId!=NULL) return;
 800ad98:	4b12      	ldr	r3, [pc, #72]	@ (800ade4 <_ZN13Communication10TogglePumpEb+0x64>)
 800ad9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d11b      	bne.n	800add8 <_ZN13Communication10TogglePumpEb+0x58>
		HAL_GPIO_WritePin(PUMP_GPIO_Port, PUMP_Pin, GPIO_PIN_SET);
 800ada0:	2201      	movs	r2, #1
 800ada2:	2101      	movs	r1, #1
 800ada4:	4810      	ldr	r0, [pc, #64]	@ (800ade8 <_ZN13Communication10TogglePumpEb+0x68>)
 800ada6:	f7f8 f935 	bl	8003014 <HAL_GPIO_WritePin>
		ThreadStorage.PumpMaxRunThreadId = osThreadNew(StartAutoClosePumpTask, NULL, &ThreadStorage.PumpMaxRunThreadAttr);
 800adaa:	4a10      	ldr	r2, [pc, #64]	@ (800adec <_ZN13Communication10TogglePumpEb+0x6c>)
 800adac:	2100      	movs	r1, #0
 800adae:	4810      	ldr	r0, [pc, #64]	@ (800adf0 <_ZN13Communication10TogglePumpEb+0x70>)
 800adb0:	f7fb fd80 	bl	80068b4 <osThreadNew>
 800adb4:	4603      	mov	r3, r0
 800adb6:	4a0b      	ldr	r2, [pc, #44]	@ (800ade4 <_ZN13Communication10TogglePumpEb+0x64>)
 800adb8:	6713      	str	r3, [r2, #112]	@ 0x70
		return;
 800adba:	e00e      	b.n	800adda <_ZN13Communication10TogglePumpEb+0x5a>
	}
	HAL_GPIO_WritePin(PUMP_GPIO_Port, PUMP_Pin, GPIO_PIN_RESET);
 800adbc:	2200      	movs	r2, #0
 800adbe:	2101      	movs	r1, #1
 800adc0:	4809      	ldr	r0, [pc, #36]	@ (800ade8 <_ZN13Communication10TogglePumpEb+0x68>)
 800adc2:	f7f8 f927 	bl	8003014 <HAL_GPIO_WritePin>
	osThreadTerminate(ThreadStorage.PumpMaxRunThreadId);
 800adc6:	4b07      	ldr	r3, [pc, #28]	@ (800ade4 <_ZN13Communication10TogglePumpEb+0x64>)
 800adc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800adca:	4618      	mov	r0, r3
 800adcc:	f7fb fe04 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.PumpMaxRunThreadId=NULL;
 800add0:	4b04      	ldr	r3, [pc, #16]	@ (800ade4 <_ZN13Communication10TogglePumpEb+0x64>)
 800add2:	2200      	movs	r2, #0
 800add4:	671a      	str	r2, [r3, #112]	@ 0x70
 800add6:	e000      	b.n	800adda <_ZN13Communication10TogglePumpEb+0x5a>
		if(ThreadStorage.PumpMaxRunThreadId!=NULL) return;
 800add8:	bf00      	nop

}
 800adda:	3708      	adds	r7, #8
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}
 800ade0:	200092a0 	.word	0x200092a0
 800ade4:	200090b8 	.word	0x200090b8
 800ade8:	40020400 	.word	0x40020400
 800adec:	2000918c 	.word	0x2000918c
 800adf0:	0800f72d 	.word	0x0800f72d

0800adf4 <_ZN13Communication11ToggleValveEb>:

void Communication::ToggleValve(bool isStart){
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b082      	sub	sp, #8
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	460b      	mov	r3, r1
 800adfe:	70fb      	strb	r3, [r7, #3]
	Statuses.Valve=isStart;
 800ae00:	4a14      	ldr	r2, [pc, #80]	@ (800ae54 <_ZN13Communication11ToggleValveEb+0x60>)
 800ae02:	78fb      	ldrb	r3, [r7, #3]
 800ae04:	7153      	strb	r3, [r2, #5]
	if(isStart){
 800ae06:	78fb      	ldrb	r3, [r7, #3]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d011      	beq.n	800ae30 <_ZN13Communication11ToggleValveEb+0x3c>
		if(ThreadStorage.ValveMaxRunThreadId!=NULL) return;
 800ae0c:	4b12      	ldr	r3, [pc, #72]	@ (800ae58 <_ZN13Communication11ToggleValveEb+0x64>)
 800ae0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d11b      	bne.n	800ae4c <_ZN13Communication11ToggleValveEb+0x58>
		HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 800ae14:	2201      	movs	r2, #1
 800ae16:	2102      	movs	r1, #2
 800ae18:	4810      	ldr	r0, [pc, #64]	@ (800ae5c <_ZN13Communication11ToggleValveEb+0x68>)
 800ae1a:	f7f8 f8fb 	bl	8003014 <HAL_GPIO_WritePin>
		ThreadStorage.ValveMaxRunThreadId = osThreadNew(StartAutoCloseValveTask, NULL, &ThreadStorage.ValveMaxRunThreadAttr);
 800ae1e:	4a10      	ldr	r2, [pc, #64]	@ (800ae60 <_ZN13Communication11ToggleValveEb+0x6c>)
 800ae20:	2100      	movs	r1, #0
 800ae22:	4810      	ldr	r0, [pc, #64]	@ (800ae64 <_ZN13Communication11ToggleValveEb+0x70>)
 800ae24:	f7fb fd46 	bl	80068b4 <osThreadNew>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	4a0b      	ldr	r2, [pc, #44]	@ (800ae58 <_ZN13Communication11ToggleValveEb+0x64>)
 800ae2c:	6753      	str	r3, [r2, #116]	@ 0x74
		return;
 800ae2e:	e00e      	b.n	800ae4e <_ZN13Communication11ToggleValveEb+0x5a>
	}
	HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_RESET);
 800ae30:	2200      	movs	r2, #0
 800ae32:	2102      	movs	r1, #2
 800ae34:	4809      	ldr	r0, [pc, #36]	@ (800ae5c <_ZN13Communication11ToggleValveEb+0x68>)
 800ae36:	f7f8 f8ed 	bl	8003014 <HAL_GPIO_WritePin>
	osThreadTerminate(ThreadStorage.ValveMaxRunThreadId);
 800ae3a:	4b07      	ldr	r3, [pc, #28]	@ (800ae58 <_ZN13Communication11ToggleValveEb+0x64>)
 800ae3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7fb fdca 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.ValveMaxRunThreadId=NULL;
 800ae44:	4b04      	ldr	r3, [pc, #16]	@ (800ae58 <_ZN13Communication11ToggleValveEb+0x64>)
 800ae46:	2200      	movs	r2, #0
 800ae48:	675a      	str	r2, [r3, #116]	@ 0x74
 800ae4a:	e000      	b.n	800ae4e <_ZN13Communication11ToggleValveEb+0x5a>
		if(ThreadStorage.ValveMaxRunThreadId!=NULL) return;
 800ae4c:	bf00      	nop
}
 800ae4e:	3708      	adds	r7, #8
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}
 800ae54:	200092a0 	.word	0x200092a0
 800ae58:	200090b8 	.word	0x200090b8
 800ae5c:	40020400 	.word	0x40020400
 800ae60:	200091b0 	.word	0x200091b0
 800ae64:	0800f761 	.word	0x0800f761

0800ae68 <_ZN13Communication16ToggleDataStreamEb>:
void Communication::ToggleDataStream(bool isStart){
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	460b      	mov	r3, r1
 800ae72:	70fb      	strb	r3, [r7, #3]
	if(SystemConfig.systemMode!=SystemModes::EmptyMode && SystemConfig.systemMode!=SystemModes::TestMode){
 800ae74:	4b12      	ldr	r3, [pc, #72]	@ (800aec0 <_ZN13Communication16ToggleDataStreamEb+0x58>)
 800ae76:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d009      	beq.n	800ae92 <_ZN13Communication16ToggleDataStreamEb+0x2a>
 800ae7e:	4b10      	ldr	r3, [pc, #64]	@ (800aec0 <_ZN13Communication16ToggleDataStreamEb+0x58>)
 800ae80:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d004      	beq.n	800ae92 <_ZN13Communication16ToggleDataStreamEb+0x2a>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800ae88:	2102      	movs	r1, #2
 800ae8a:	2000      	movs	r0, #0
 800ae8c:	f003 fc2f 	bl	800e6ee <ErrorResult>
		return;
 800ae90:	e013      	b.n	800aeba <_ZN13Communication16ToggleDataStreamEb+0x52>
	}
	SystemConfig.IsStartTest=isStart;
 800ae92:	4a0b      	ldr	r2, [pc, #44]	@ (800aec0 <_ZN13Communication16ToggleDataStreamEb+0x58>)
 800ae94:	78fb      	ldrb	r3, [r7, #3]
 800ae96:	f882 302f 	strb.w	r3, [r2, #47]	@ 0x2f
	if(isStart){
 800ae9a:	78fb      	ldrb	r3, [r7, #3]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d008      	beq.n	800aeb2 <_ZN13Communication16ToggleDataStreamEb+0x4a>
		SystemConfig.StartTestTime=StartTimerTicks;
 800aea0:	4b08      	ldr	r3, [pc, #32]	@ (800aec4 <_ZN13Communication16ToggleDataStreamEb+0x5c>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a06      	ldr	r2, [pc, #24]	@ (800aec0 <_ZN13Communication16ToggleDataStreamEb+0x58>)
 800aea6:	6313      	str	r3, [r2, #48]	@ 0x30
		SystemConfig.systemMode=SystemModes::TestMode;
 800aea8:	4b05      	ldr	r3, [pc, #20]	@ (800aec0 <_ZN13Communication16ToggleDataStreamEb+0x58>)
 800aeaa:	2201      	movs	r2, #1
 800aeac:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
		return;
 800aeb0:	e003      	b.n	800aeba <_ZN13Communication16ToggleDataStreamEb+0x52>
	}
	SystemConfig.systemMode=SystemModes::EmptyMode;
 800aeb2:	4b03      	ldr	r3, [pc, #12]	@ (800aec0 <_ZN13Communication16ToggleDataStreamEb+0x58>)
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 800aeba:	3708      	adds	r7, #8
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}
 800aec0:	200092a8 	.word	0x200092a8
 800aec4:	200000cc 	.word	0x200000cc

0800aec8 <_ZN13Communication9StartTestEbbbth>:
void Communication::StartTest(bool isStartFirstEmg,bool isStartSecondEmg,bool isStartLoadcell,uint16_t cleanTime,uint8_t startHandleSeconds){
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	4608      	mov	r0, r1
 800aed2:	4611      	mov	r1, r2
 800aed4:	461a      	mov	r2, r3
 800aed6:	4603      	mov	r3, r0
 800aed8:	70fb      	strb	r3, [r7, #3]
 800aeda:	460b      	mov	r3, r1
 800aedc:	70bb      	strb	r3, [r7, #2]
 800aede:	4613      	mov	r3, r2
 800aee0:	707b      	strb	r3, [r7, #1]

	SystemConfig.CleanTime=cleanTime;
 800aee2:	4a15      	ldr	r2, [pc, #84]	@ (800af38 <_ZN13Communication9StartTestEbbbth+0x70>)
 800aee4:	8a3b      	ldrh	r3, [r7, #16]
 800aee6:	8593      	strh	r3, [r2, #44]	@ 0x2c
	StartCleanTask(NULL);
 800aee8:	2000      	movs	r0, #0
 800aeea:	f004 fec9 	bl	800fc80 <StartCleanTask>
	FixVolume();
 800aeee:	f005 f883 	bl	800fff8 <FixVolume>
	ToggleFirstEmg(isStartFirstEmg);
 800aef2:	78fb      	ldrb	r3, [r7, #3]
 800aef4:	4619      	mov	r1, r3
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f7ff fdac 	bl	800aa54 <_ZN13Communication14ToggleFirstEmgEb>
	ToggleSecondEmg(isStartSecondEmg);
 800aefc:	78bb      	ldrb	r3, [r7, #2]
 800aefe:	4619      	mov	r1, r3
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f7ff fdd5 	bl	800aab0 <_ZN13Communication15ToggleSecondEmgEb>
	ToggleLoadCell(isStartLoadcell);
 800af06:	787b      	ldrb	r3, [r7, #1]
 800af08:	4619      	mov	r1, r3
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f7ff fdfe 	bl	800ab0c <_ZN13Communication14ToggleLoadCellEb>
	SystemConfig.StartHandleSeconds=startHandleSeconds;
 800af10:	4a09      	ldr	r2, [pc, #36]	@ (800af38 <_ZN13Communication9StartTestEbbbth+0x70>)
 800af12:	7d3b      	ldrb	r3, [r7, #20]
 800af14:	f882 302e 	strb.w	r3, [r2, #46]	@ 0x2e
	ToggleDataStream(true);
 800af18:	2101      	movs	r1, #1
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7ff ffa4 	bl	800ae68 <_ZN13Communication16ToggleDataStreamEb>
	SystemConfig.PocketIndex=0;
 800af20:	4b05      	ldr	r3, [pc, #20]	@ (800af38 <_ZN13Communication9StartTestEbbbth+0x70>)
 800af22:	2200      	movs	r2, #0
 800af24:	66da      	str	r2, [r3, #108]	@ 0x6c
	SystemConfig.systemMode=SystemModes::TestMode;
 800af26:	4b04      	ldr	r3, [pc, #16]	@ (800af38 <_ZN13Communication9StartTestEbbbth+0x70>)
 800af28:	2201      	movs	r2, #1
 800af2a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 800af2e:	bf00      	nop
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	200092a8 	.word	0x200092a8

0800af3c <_ZN13Communication8StopTestEt>:
void Communication::StopTest(uint16_t cleanTime){
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b082      	sub	sp, #8
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	460b      	mov	r3, r1
 800af46:	807b      	strh	r3, [r7, #2]
	SystemConfig.CleanTime=cleanTime;
 800af48:	4a11      	ldr	r2, [pc, #68]	@ (800af90 <_ZN13Communication8StopTestEt+0x54>)
 800af4a:	887b      	ldrh	r3, [r7, #2]
 800af4c:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ToggleDataStream(false);
 800af4e:	2100      	movs	r1, #0
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f7ff ff89 	bl	800ae68 <_ZN13Communication16ToggleDataStreamEb>
	ToggleFirstEmg(false);
 800af56:	2100      	movs	r1, #0
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f7ff fd7b 	bl	800aa54 <_ZN13Communication14ToggleFirstEmgEb>
	ToggleSecondEmg(false);
 800af5e:	2100      	movs	r1, #0
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f7ff fda5 	bl	800aab0 <_ZN13Communication15ToggleSecondEmgEb>
	ToggleLoadCell(false);
 800af66:	2100      	movs	r1, #0
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f7ff fdcf 	bl	800ab0c <_ZN13Communication14ToggleLoadCellEb>
	StartCleanTask(NULL);
 800af6e:	2000      	movs	r0, #0
 800af70:	f004 fe86 	bl	800fc80 <StartCleanTask>
	SystemConfig.PocketIndex=0;
 800af74:	4b06      	ldr	r3, [pc, #24]	@ (800af90 <_ZN13Communication8StopTestEt+0x54>)
 800af76:	2200      	movs	r2, #0
 800af78:	66da      	str	r2, [r3, #108]	@ 0x6c
	SystemConfig.systemMode=SystemModes::EmptyMode;
 800af7a:	4b05      	ldr	r3, [pc, #20]	@ (800af90 <_ZN13Communication8StopTestEt+0x54>)
 800af7c:	2200      	movs	r2, #0
 800af7e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    HAL_NVIC_SystemReset();
 800af82:	f7f6 ffc0 	bl	8001f06 <HAL_NVIC_SystemReset>
}
 800af86:	bf00      	nop
 800af88:	3708      	adds	r7, #8
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}
 800af8e:	bf00      	nop
 800af90:	200092a8 	.word	0x200092a8

0800af94 <_ZN13Communication10StartCleanEt>:

void Communication::StartClean(uint16_t cleanTime){
 800af94:	b580      	push	{r7, lr}
 800af96:	b082      	sub	sp, #8
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	460b      	mov	r3, r1
 800af9e:	807b      	strh	r3, [r7, #2]
	if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800afa0:	4b11      	ldr	r3, [pc, #68]	@ (800afe8 <_ZN13Communication10StartCleanEt+0x54>)
 800afa2:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d004      	beq.n	800afb4 <_ZN13Communication10StartCleanEt+0x20>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800afaa:	2102      	movs	r1, #2
 800afac:	2000      	movs	r0, #0
 800afae:	f003 fb9e 	bl	800e6ee <ErrorResult>
		return;
 800afb2:	e015      	b.n	800afe0 <_ZN13Communication10StartCleanEt+0x4c>
	}
	SystemConfig.systemMode=SystemModes::CleanMode;
 800afb4:	4b0c      	ldr	r3, [pc, #48]	@ (800afe8 <_ZN13Communication10StartCleanEt+0x54>)
 800afb6:	2203      	movs	r2, #3
 800afb8:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	if(ThreadStorage.CleanThreadId==NULL){
 800afbc:	4b0b      	ldr	r3, [pc, #44]	@ (800afec <_ZN13Communication10StartCleanEt+0x58>)
 800afbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d10c      	bne.n	800afe0 <_ZN13Communication10StartCleanEt+0x4c>
		SystemConfig.CleanTime=cleanTime;
 800afc6:	4a08      	ldr	r2, [pc, #32]	@ (800afe8 <_ZN13Communication10StartCleanEt+0x54>)
 800afc8:	887b      	ldrh	r3, [r7, #2]
 800afca:	8593      	strh	r3, [r2, #44]	@ 0x2c
		ThreadStorage.CleanThreadId = osThreadNew(StartCleanTask, NULL, &ThreadStorage.CleanThreadAttr);
 800afcc:	4a08      	ldr	r2, [pc, #32]	@ (800aff0 <_ZN13Communication10StartCleanEt+0x5c>)
 800afce:	2100      	movs	r1, #0
 800afd0:	4808      	ldr	r0, [pc, #32]	@ (800aff4 <_ZN13Communication10StartCleanEt+0x60>)
 800afd2:	f7fb fc6f 	bl	80068b4 <osThreadNew>
 800afd6:	4603      	mov	r3, r0
 800afd8:	4a04      	ldr	r2, [pc, #16]	@ (800afec <_ZN13Communication10StartCleanEt+0x58>)
 800afda:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
		return;
 800afde:	bf00      	nop
	}
}
 800afe0:	3708      	adds	r7, #8
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}
 800afe6:	bf00      	nop
 800afe8:	200092a8 	.word	0x200092a8
 800afec:	200090b8 	.word	0x200090b8
 800aff0:	20009240 	.word	0x20009240
 800aff4:	0800fc81 	.word	0x0800fc81

0800aff8 <_ZN13Communication14ToggleSafeModeEb>:

void Communication::ToggleSafeMode(bool isStart){
 800aff8:	b580      	push	{r7, lr}
 800affa:	b082      	sub	sp, #8
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	460b      	mov	r3, r1
 800b002:	70fb      	strb	r3, [r7, #3]

	Statuses.SafeMode=isStart;
 800b004:	4a1d      	ldr	r2, [pc, #116]	@ (800b07c <_ZN13Communication14ToggleSafeModeEb+0x84>)
 800b006:	78fb      	ldrb	r3, [r7, #3]
 800b008:	7193      	strb	r3, [r2, #6]
	if(SystemConfig.systemMode!=SystemModes::EmptyMode && SystemConfig.systemMode!=SystemModes::SafeMode){
 800b00a:	4b1d      	ldr	r3, [pc, #116]	@ (800b080 <_ZN13Communication14ToggleSafeModeEb+0x88>)
 800b00c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800b010:	2b00      	cmp	r3, #0
 800b012:	d009      	beq.n	800b028 <_ZN13Communication14ToggleSafeModeEb+0x30>
 800b014:	4b1a      	ldr	r3, [pc, #104]	@ (800b080 <_ZN13Communication14ToggleSafeModeEb+0x88>)
 800b016:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800b01a:	2b04      	cmp	r3, #4
 800b01c:	d004      	beq.n	800b028 <_ZN13Communication14ToggleSafeModeEb+0x30>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800b01e:	2102      	movs	r1, #2
 800b020:	2000      	movs	r0, #0
 800b022:	f003 fb64 	bl	800e6ee <ErrorResult>
		return;
 800b026:	e025      	b.n	800b074 <_ZN13Communication14ToggleSafeModeEb+0x7c>
	}
	if(isStart){
 800b028:	78fb      	ldrb	r3, [r7, #3]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d012      	beq.n	800b054 <_ZN13Communication14ToggleSafeModeEb+0x5c>
		if(ThreadStorage.SafeModeThreadId!=NULL)return;
 800b02e:	4b15      	ldr	r3, [pc, #84]	@ (800b084 <_ZN13Communication14ToggleSafeModeEb+0x8c>)
 800b030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b034:	2b00      	cmp	r3, #0
 800b036:	d11c      	bne.n	800b072 <_ZN13Communication14ToggleSafeModeEb+0x7a>
		SystemConfig.systemMode=SystemModes::SafeMode;
 800b038:	4b11      	ldr	r3, [pc, #68]	@ (800b080 <_ZN13Communication14ToggleSafeModeEb+0x88>)
 800b03a:	2204      	movs	r2, #4
 800b03c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
		ThreadStorage.SafeModeThreadId = osThreadNew(StartSafeModeTask, NULL, &ThreadStorage.SafeModeThreadAttr);
 800b040:	4a11      	ldr	r2, [pc, #68]	@ (800b088 <_ZN13Communication14ToggleSafeModeEb+0x90>)
 800b042:	2100      	movs	r1, #0
 800b044:	4811      	ldr	r0, [pc, #68]	@ (800b08c <_ZN13Communication14ToggleSafeModeEb+0x94>)
 800b046:	f7fb fc35 	bl	80068b4 <osThreadNew>
 800b04a:	4603      	mov	r3, r0
 800b04c:	4a0d      	ldr	r2, [pc, #52]	@ (800b084 <_ZN13Communication14ToggleSafeModeEb+0x8c>)
 800b04e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
		return;
 800b052:	e00f      	b.n	800b074 <_ZN13Communication14ToggleSafeModeEb+0x7c>
	}
	SystemConfig.systemMode=SystemModes::EmptyMode;
 800b054:	4b0a      	ldr	r3, [pc, #40]	@ (800b080 <_ZN13Communication14ToggleSafeModeEb+0x88>)
 800b056:	2200      	movs	r2, #0
 800b058:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	osThreadTerminate(ThreadStorage.SafeModeThreadId);
 800b05c:	4b09      	ldr	r3, [pc, #36]	@ (800b084 <_ZN13Communication14ToggleSafeModeEb+0x8c>)
 800b05e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b062:	4618      	mov	r0, r3
 800b064:	f7fb fcb8 	bl	80069d8 <osThreadTerminate>
	ThreadStorage.SafeModeThreadId=NULL;
 800b068:	4b06      	ldr	r3, [pc, #24]	@ (800b084 <_ZN13Communication14ToggleSafeModeEb+0x8c>)
 800b06a:	2200      	movs	r2, #0
 800b06c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 800b070:	e000      	b.n	800b074 <_ZN13Communication14ToggleSafeModeEb+0x7c>
		if(ThreadStorage.SafeModeThreadId!=NULL)return;
 800b072:	bf00      	nop
}
 800b074:	3708      	adds	r7, #8
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	200092a0 	.word	0x200092a0
 800b080:	200092a8 	.word	0x200092a8
 800b084:	200090b8 	.word	0x200090b8
 800b088:	20009264 	.word	0x20009264
 800b08c:	0800fef1 	.word	0x0800fef1

0800b090 <_ZN13Communication15LoadcellAverageEv>:

void Communication::LoadcellAverage(){
 800b090:	b580      	push	{r7, lr}
 800b092:	b082      	sub	sp, #8
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
	if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800b098:	4b0c      	ldr	r3, [pc, #48]	@ (800b0cc <_ZN13Communication15LoadcellAverageEv+0x3c>)
 800b09a:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d004      	beq.n	800b0ac <_ZN13Communication15LoadcellAverageEv+0x1c>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800b0a2:	2102      	movs	r1, #2
 800b0a4:	2000      	movs	r0, #0
 800b0a6:	f003 fb22 	bl	800e6ee <ErrorResult>
		return;
 800b0aa:	e00b      	b.n	800b0c4 <_ZN13Communication15LoadcellAverageEv+0x34>
	}
	SystemConfig.systemMode=SystemModes::CalibrationMode;
 800b0ac:	4b07      	ldr	r3, [pc, #28]	@ (800b0cc <_ZN13Communication15LoadcellAverageEv+0x3c>)
 800b0ae:	2202      	movs	r2, #2
 800b0b0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	ThreadStorage.LoadcellAverageThreadId = osThreadNew(StartLoadcellAverageTask, NULL, &ThreadStorage.LoadcellAverageThreadAttr);
 800b0b4:	4a06      	ldr	r2, [pc, #24]	@ (800b0d0 <_ZN13Communication15LoadcellAverageEv+0x40>)
 800b0b6:	2100      	movs	r1, #0
 800b0b8:	4806      	ldr	r0, [pc, #24]	@ (800b0d4 <_ZN13Communication15LoadcellAverageEv+0x44>)
 800b0ba:	f7fb fbfb 	bl	80068b4 <osThreadNew>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	4a05      	ldr	r2, [pc, #20]	@ (800b0d8 <_ZN13Communication15LoadcellAverageEv+0x48>)
 800b0c2:	6793      	str	r3, [r2, #120]	@ 0x78
}
 800b0c4:	3708      	adds	r7, #8
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
 800b0ca:	bf00      	nop
 800b0cc:	200092a8 	.word	0x200092a8
 800b0d0:	200091d4 	.word	0x200091d4
 800b0d4:	0800f7a9 	.word	0x0800f7a9
 800b0d8:	200090b8 	.word	0x200090b8

0800b0dc <_ZN13Communication25LoadcellVolumeCalibrationEt>:

void Communication::LoadcellVolumeCalibration(uint16_t weight){
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	807b      	strh	r3, [r7, #2]
	if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800b0e8:	4b12      	ldr	r3, [pc, #72]	@ (800b134 <_ZN13Communication25LoadcellVolumeCalibrationEt+0x58>)
 800b0ea:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d004      	beq.n	800b0fc <_ZN13Communication25LoadcellVolumeCalibrationEt+0x20>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800b0f2:	2102      	movs	r1, #2
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	f003 fafa 	bl	800e6ee <ErrorResult>
		return;
 800b0fa:	e017      	b.n	800b12c <_ZN13Communication25LoadcellVolumeCalibrationEt+0x50>
	}
	SystemConfig.systemMode=SystemModes::CalibrationMode;
 800b0fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b134 <_ZN13Communication25LoadcellVolumeCalibrationEt+0x58>)
 800b0fe:	2202      	movs	r2, #2
 800b100:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	SystemConfig.VolumeRate=1;
 800b104:	4b0b      	ldr	r3, [pc, #44]	@ (800b134 <_ZN13Communication25LoadcellVolumeCalibrationEt+0x58>)
 800b106:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800b10a:	61da      	str	r2, [r3, #28]
	SystemConfig.CalibrationWeight=weight;
 800b10c:	887b      	ldrh	r3, [r7, #2]
 800b10e:	ee07 3a90 	vmov	s15, r3
 800b112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b116:	4b07      	ldr	r3, [pc, #28]	@ (800b134 <_ZN13Communication25LoadcellVolumeCalibrationEt+0x58>)
 800b118:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	ThreadStorage.CalibrationVolumeThreadId = osThreadNew(StartCalibrationVolumeTask, NULL, &ThreadStorage.CalibrationVolumeThreadAttr);
 800b11c:	4a06      	ldr	r2, [pc, #24]	@ (800b138 <_ZN13Communication25LoadcellVolumeCalibrationEt+0x5c>)
 800b11e:	2100      	movs	r1, #0
 800b120:	4806      	ldr	r0, [pc, #24]	@ (800b13c <_ZN13Communication25LoadcellVolumeCalibrationEt+0x60>)
 800b122:	f7fb fbc7 	bl	80068b4 <osThreadNew>
 800b126:	4603      	mov	r3, r0
 800b128:	4a05      	ldr	r2, [pc, #20]	@ (800b140 <_ZN13Communication25LoadcellVolumeCalibrationEt+0x64>)
 800b12a:	67d3      	str	r3, [r2, #124]	@ 0x7c
}
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	200092a8 	.word	0x200092a8
 800b138:	200091f8 	.word	0x200091f8
 800b13c:	0800f93d 	.word	0x0800f93d
 800b140:	200090b8 	.word	0x200090b8

0800b144 <_ZN13Communication23LoadcellFlowCalibrationEt>:

void Communication::LoadcellFlowCalibration(uint16_t flow){
 800b144:	b580      	push	{r7, lr}
 800b146:	b082      	sub	sp, #8
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
 800b14c:	460b      	mov	r3, r1
 800b14e:	807b      	strh	r3, [r7, #2]
	if(SystemConfig.systemMode!=SystemModes::EmptyMode){
 800b150:	4b12      	ldr	r3, [pc, #72]	@ (800b19c <_ZN13Communication23LoadcellFlowCalibrationEt+0x58>)
 800b152:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800b156:	2b00      	cmp	r3, #0
 800b158:	d004      	beq.n	800b164 <_ZN13Communication23LoadcellFlowCalibrationEt+0x20>
		ErrorResult(OperationCodes::ReadData, Errors::HasRunProcess);
 800b15a:	2102      	movs	r1, #2
 800b15c:	2000      	movs	r0, #0
 800b15e:	f003 fac6 	bl	800e6ee <ErrorResult>
		return;
 800b162:	e018      	b.n	800b196 <_ZN13Communication23LoadcellFlowCalibrationEt+0x52>
	}
	SystemConfig.systemMode=SystemModes::CalibrationMode;
 800b164:	4b0d      	ldr	r3, [pc, #52]	@ (800b19c <_ZN13Communication23LoadcellFlowCalibrationEt+0x58>)
 800b166:	2202      	movs	r2, #2
 800b168:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	SystemConfig.FlowRate=1;
 800b16c:	4b0b      	ldr	r3, [pc, #44]	@ (800b19c <_ZN13Communication23LoadcellFlowCalibrationEt+0x58>)
 800b16e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800b172:	621a      	str	r2, [r3, #32]
	SystemConfig.CalibrationFlow=flow;
 800b174:	887b      	ldrh	r3, [r7, #2]
 800b176:	ee07 3a90 	vmov	s15, r3
 800b17a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b17e:	4b07      	ldr	r3, [pc, #28]	@ (800b19c <_ZN13Communication23LoadcellFlowCalibrationEt+0x58>)
 800b180:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	ThreadStorage.CalibrationFlowThreadId = osThreadNew(StartCalibrationFlowTask, NULL, &ThreadStorage.CalibrationFlowThreadAttr);
 800b184:	4a06      	ldr	r2, [pc, #24]	@ (800b1a0 <_ZN13Communication23LoadcellFlowCalibrationEt+0x5c>)
 800b186:	2100      	movs	r1, #0
 800b188:	4806      	ldr	r0, [pc, #24]	@ (800b1a4 <_ZN13Communication23LoadcellFlowCalibrationEt+0x60>)
 800b18a:	f7fb fb93 	bl	80068b4 <osThreadNew>
 800b18e:	4603      	mov	r3, r0
 800b190:	4a05      	ldr	r2, [pc, #20]	@ (800b1a8 <_ZN13Communication23LoadcellFlowCalibrationEt+0x64>)
 800b192:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 800b196:	3708      	adds	r7, #8
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	200092a8 	.word	0x200092a8
 800b1a0:	2000921c 	.word	0x2000921c
 800b1a4:	0800fae5 	.word	0x0800fae5
 800b1a8:	200090b8 	.word	0x200090b8

0800b1ac <_ZN12FlashManageraSERKS_>:
enum FlashStatus {
	Success,
	Error,
	NotBackup
};
class FlashManager {
 800b1ac:	b480      	push	{r7}
 800b1ae:	b083      	sub	sp, #12
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	6039      	str	r1, [r7, #0]
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	685a      	ldr	r2, [r3, #4]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	605a      	str	r2, [r3, #4]
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	689a      	ldr	r2, [r3, #8]
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	609a      	str	r2, [r3, #8]
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	7b1a      	ldrb	r2, [r3, #12]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	731a      	strb	r2, [r3, #12]
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	7b5a      	ldrb	r2, [r3, #13]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	735a      	strb	r2, [r3, #13]
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	7b9a      	ldrb	r2, [r3, #14]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	739a      	strb	r2, [r3, #14]
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	7bda      	ldrb	r2, [r3, #15]
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	73da      	strb	r2, [r3, #15]
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	7c1a      	ldrb	r2, [r3, #16]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	741a      	strb	r2, [r3, #16]
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	7c5a      	ldrb	r2, [r3, #17]
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	745a      	strb	r2, [r3, #17]
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	7c9a      	ldrb	r2, [r3, #18]
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	749a      	strb	r2, [r3, #18]
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	7cda      	ldrb	r2, [r3, #19]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	74da      	strb	r2, [r3, #19]
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	7d1a      	ldrb	r2, [r3, #20]
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	751a      	strb	r2, [r3, #20]
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	7d5a      	ldrb	r2, [r3, #21]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	755a      	strb	r2, [r3, #21]
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	7d9a      	ldrb	r2, [r3, #22]
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	759a      	strb	r2, [r3, #22]
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	7dda      	ldrb	r2, [r3, #23]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	75da      	strb	r2, [r3, #23]
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	7e1a      	ldrb	r2, [r3, #24]
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	761a      	strb	r2, [r3, #24]
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	7e5a      	ldrb	r2, [r3, #25]
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	765a      	strb	r2, [r3, #25]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	4618      	mov	r0, r3
 800b23a:	370c      	adds	r7, #12
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr

0800b244 <_ZN13Communication15SetFlashManagerE12FlashManager>:

void Communication::SetFlashManager(FlashManager flashManager){
 800b244:	b580      	push	{r7, lr}
 800b246:	b082      	sub	sp, #8
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
 800b24c:	6039      	str	r1, [r7, #0]
	FMI=flashManager;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	3304      	adds	r3, #4
 800b252:	6839      	ldr	r1, [r7, #0]
 800b254:	4618      	mov	r0, r3
 800b256:	f7ff ffa9 	bl	800b1ac <_ZN12FlashManageraSERKS_>
}
 800b25a:	bf00      	nop
 800b25c:	3708      	adds	r7, #8
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
	...

0800b264 <_ZN3EmgC1Ev>:
int firstEmgDataLen=0;
int secondEmgDataLen=0;



Emg::Emg() {
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
 800b26c:	4a0e      	ldr	r2, [pc, #56]	@ (800b2a8 <_ZN3EmgC1Ev+0x44>)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	601a      	str	r2, [r3, #0]
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b278:	461a      	mov	r2, r3
 800b27a:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800b27e:	6393      	str	r3, [r2, #56]	@ 0x38
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b286:	461a      	mov	r2, r3
 800b288:	2300      	movs	r3, #0
 800b28a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b292:	461a      	mov	r2, r3
 800b294:	2300      	movs	r3, #0
 800b296:	6413      	str	r3, [r2, #64]	@ 0x40
	// TODO Auto-generated constructor stub

}
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4618      	mov	r0, r3
 800b29c:	370c      	adds	r7, #12
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a4:	4770      	bx	lr
 800b2a6:	bf00      	nop
 800b2a8:	08011440 	.word	0x08011440

0800b2ac <_ZN3EmgD1Ev>:

Emg::~Emg() {
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
 800b2b4:	4a04      	ldr	r2, [pc, #16]	@ (800b2c8 <_ZN3EmgD1Ev+0x1c>)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	4618      	mov	r0, r3
 800b2be:	370c      	adds	r7, #12
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c6:	4770      	bx	lr
 800b2c8:	08011440 	.word	0x08011440

0800b2cc <_ZN3EmgD0Ev>:
Emg::~Emg() {
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b082      	sub	sp, #8
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
}
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f7ff ffe9 	bl	800b2ac <_ZN3EmgD1Ev>
 800b2da:	f242 0144 	movw	r1, #8260	@ 0x2044
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f004 ffac 	bl	801023c <_ZdlPvj>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3708      	adds	r7, #8
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}
	...

0800b2f0 <_ZN3Emg12FirstEmgReadEb>:
void Emg::FirstEmgRead(bool useBuffer){
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b084      	sub	sp, #16
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	70fb      	strb	r3, [r7, #3]

	FirstEmgReadFromSPI(DATA_CH0_0);
 800b2fc:	2101      	movs	r1, #1
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f000 f988 	bl	800b614 <_ZN3Emg19FirstEmgReadFromSPIEh>
	ReadFirstEmgValueArray[0] = FirstEmgReadSPIValue[0];
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	7f1b      	ldrb	r3, [r3, #28]
 800b308:	461a      	mov	r2, r3
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	605a      	str	r2, [r3, #4]

	FirstEmgReadFromSPI(DATA_CH0_1);
 800b30e:	2103      	movs	r1, #3
 800b310:	6878      	ldr	r0, [r7, #4]
 800b312:	f000 f97f 	bl	800b614 <_ZN3Emg19FirstEmgReadFromSPIEh>
	ReadFirstEmgValueArray[1] = FirstEmgReadSPIValue[0];
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	7f1b      	ldrb	r3, [r3, #28]
 800b31a:	461a      	mov	r2, r3
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	609a      	str	r2, [r3, #8]

	FirstEmgReadFromSPI(DATA_CH0_2);
 800b320:	2105      	movs	r1, #5
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f000 f976 	bl	800b614 <_ZN3Emg19FirstEmgReadFromSPIEh>
	ReadFirstEmgValueArray[2] = FirstEmgReadSPIValue[0];
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	7f1b      	ldrb	r3, [r3, #28]
 800b32c:	461a      	mov	r2, r3
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	60da      	str	r2, [r3, #12]

	FirstEmgValue = (ReadFirstEmgValueArray[1] + (ReadFirstEmgValueArray[0] << 8));
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	689a      	ldr	r2, [r3, #8]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	021b      	lsls	r3, r3, #8
 800b33c:	441a      	add	r2, r3
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	625a      	str	r2, [r3, #36]	@ 0x24
	NonFilterFirstEmg=FirstEmgValue;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	621a      	str	r2, [r3, #32]

	uint32_t filteredValue = FirstEmgMovingAverageFilter(FirstEmgValue);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b34e:	4619      	mov	r1, r3
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f000 f9c5 	bl	800b6e0 <_ZN3Emg27FirstEmgMovingAverageFilterEm>
 800b356:	60f8      	str	r0, [r7, #12]
	Debugger.FirstEmg=filteredValue;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	b29a      	uxth	r2, r3
 800b35c:	4b1f      	ldr	r3, [pc, #124]	@ (800b3dc <_ZN3Emg12FirstEmgReadEb+0xec>)
 800b35e:	851a      	strh	r2, [r3, #40]	@ 0x28
	FirstEmgValue=filteredValue;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	68fa      	ldr	r2, [r7, #12]
 800b364:	625a      	str	r2, [r3, #36]	@ 0x24
	if(useBuffer){
 800b366:	78fb      	ldrb	r3, [r7, #3]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d033      	beq.n	800b3d4 <_ZN3Emg12FirstEmgReadEb+0xe4>
		FirstEmgBufferLen%=1024;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b374:	425a      	negs	r2, r3
 800b376:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b37a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b37e:	bf58      	it	pl
 800b380:	4253      	negpl	r3, r2
 800b382:	687a      	ldr	r2, [r7, #4]
 800b384:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800b388:	6313      	str	r3, [r2, #48]	@ 0x30
	    FirstEmgBuffer[FirstEmgBufferLen]=(filteredValue >> 8) & 0xFF;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	0a19      	lsrs	r1, r3, #8
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b394:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b396:	b2c9      	uxtb	r1, r1
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	320c      	adds	r2, #12
 800b39c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    FirstEmgBuffer[FirstEmgBufferLen+1]=(filteredValue) & 0xFF;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b3a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3a8:	1c5a      	adds	r2, r3, #1
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	b2d9      	uxtb	r1, r3
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	320c      	adds	r2, #12
 800b3b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    FirstEmgBufferLen+=2;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b3bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3be:	3302      	adds	r3, #2
 800b3c0:	687a      	ldr	r2, [r7, #4]
 800b3c2:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800b3c6:	6313      	str	r3, [r2, #48]	@ 0x30
	    Debugger.FirstEmgBufferLen=FirstEmgBufferLen;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b3ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3d0:	4a02      	ldr	r2, [pc, #8]	@ (800b3dc <_ZN3Emg12FirstEmgReadEb+0xec>)
 800b3d2:	6093      	str	r3, [r2, #8]
	}
}
 800b3d4:	bf00      	nop
 800b3d6:	3710      	adds	r7, #16
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	20009320 	.word	0x20009320

0800b3e0 <_ZN3Emg13SecondEmgReadEb>:

void Emg::SecondEmgRead(bool useBuffer){
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b084      	sub	sp, #16
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	460b      	mov	r3, r1
 800b3ea:	70fb      	strb	r3, [r7, #3]
	SecondEmgReadFromSPI(DATA_CH0_0);
 800b3ec:	2101      	movs	r1, #1
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f000 f942 	bl	800b678 <_ZN3Emg20SecondEmgReadFromSPIEh>
	ReadSecondEmgValueArray[0] = SecondEmgReadSPIValue[0];
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	7f5b      	ldrb	r3, [r3, #29]
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	611a      	str	r2, [r3, #16]

	SecondEmgReadFromSPI(DATA_CH0_1);
 800b3fe:	2103      	movs	r1, #3
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f000 f939 	bl	800b678 <_ZN3Emg20SecondEmgReadFromSPIEh>
	ReadSecondEmgValueArray[1] = SecondEmgReadSPIValue[0];
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	7f5b      	ldrb	r3, [r3, #29]
 800b40a:	461a      	mov	r2, r3
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	615a      	str	r2, [r3, #20]

	SecondEmgReadFromSPI(DATA_CH0_2);
 800b410:	2105      	movs	r1, #5
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f000 f930 	bl	800b678 <_ZN3Emg20SecondEmgReadFromSPIEh>
	ReadSecondEmgValueArray[2] = SecondEmgReadSPIValue[0];
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	7f5b      	ldrb	r3, [r3, #29]
 800b41c:	461a      	mov	r2, r3
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	619a      	str	r2, [r3, #24]

	SecondEmgValue = (ReadSecondEmgValueArray[1] + (ReadSecondEmgValueArray[0] << 8));
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	695a      	ldr	r2, [r3, #20]
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	691b      	ldr	r3, [r3, #16]
 800b42a:	021b      	lsls	r3, r3, #8
 800b42c:	441a      	add	r2, r3
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	62da      	str	r2, [r3, #44]	@ 0x2c
	NonFilterSecondEmg=SecondEmgValue;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	629a      	str	r2, [r3, #40]	@ 0x28
	uint32_t filteredValue = SecondEmgMovingAverageFilter(SecondEmgValue);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b43e:	4619      	mov	r1, r3
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f000 f9db 	bl	800b7fc <_ZN3Emg28SecondEmgMovingAverageFilterEm>
 800b446:	60f8      	str	r0, [r7, #12]
	Debugger.SecondEmg=filteredValue;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	b29a      	uxth	r2, r3
 800b44c:	4b20      	ldr	r3, [pc, #128]	@ (800b4d0 <_ZN3Emg13SecondEmgReadEb+0xf0>)
 800b44e:	855a      	strh	r2, [r3, #42]	@ 0x2a
	SecondEmgValue=filteredValue;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	68fa      	ldr	r2, [r7, #12]
 800b454:	62da      	str	r2, [r3, #44]	@ 0x2c
	if(useBuffer){
 800b456:	78fb      	ldrb	r3, [r7, #3]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d035      	beq.n	800b4c8 <_ZN3Emg13SecondEmgReadEb+0xe8>
		SecondEmgBufferLen%=1024;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b464:	425a      	negs	r2, r3
 800b466:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b46a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b46e:	bf58      	it	pl
 800b470:	4253      	negpl	r3, r2
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800b478:	6353      	str	r3, [r2, #52]	@ 0x34
		SecondEmgBuffer[SecondEmgBufferLen]=(filteredValue >> 8) & 0xFF;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	0a19      	lsrs	r1, r3, #8
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b484:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b486:	b2c9      	uxtb	r1, r1
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f202 420c 	addw	r2, r2, #1036	@ 0x40c
 800b48e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    SecondEmgBuffer[SecondEmgBufferLen+1]=(filteredValue) & 0xFF;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b49a:	1c5a      	adds	r2, r3, #1
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	b2d9      	uxtb	r1, r3
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f202 420c 	addw	r2, r2, #1036	@ 0x40c
 800b4a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    SecondEmgBufferLen+=2;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b4b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4b2:	3302      	adds	r3, #2
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800b4ba:	6353      	str	r3, [r2, #52]	@ 0x34
	    Debugger.SecondEmgBufferLen=SecondEmgBufferLen;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b4c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4c4:	4a02      	ldr	r2, [pc, #8]	@ (800b4d0 <_ZN3Emg13SecondEmgReadEb+0xf0>)
 800b4c6:	60d3      	str	r3, [r2, #12]
	}
}
 800b4c8:	bf00      	nop
 800b4ca:	3710      	adds	r7, #16
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	20009320 	.word	0x20009320

0800b4d4 <_ZN3Emg13FirstEmgSetupEv>:

void Emg::FirstEmgSetup(void){
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b082      	sub	sp, #8
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
	FirstEmgWriteToSPI(EMG_PHASE_ADDRESS, EMG_PHASE_VALUE);
 800b4dc:	2200      	movs	r2, #0
 800b4de:	210e      	movs	r1, #14
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f000 f839 	bl	800b558 <_ZN3Emg18FirstEmgWriteToSPIEtt>
	FirstEmgWriteToSPI(EMG_GAIN_ADDRESS, EMG_GAIN_VALUE);
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	2110      	movs	r1, #16
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f000 f834 	bl	800b558 <_ZN3Emg18FirstEmgWriteToSPIEtt>
	FirstEmgWriteToSPI(EMG_STATUS_COM_ADDRESS, EMG_STATUS_COM_VALUE);
 800b4f0:	2203      	movs	r2, #3
 800b4f2:	2112      	movs	r1, #18
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f000 f82f 	bl	800b558 <_ZN3Emg18FirstEmgWriteToSPIEtt>
	FirstEmgWriteToSPI(EMG_CONFIG_1_ADDRESS, EMG_CONFIG_1_VALUE);
 800b4fa:	2210      	movs	r2, #16
 800b4fc:	2114      	movs	r1, #20
 800b4fe:	6878      	ldr	r0, [r7, #4]
 800b500:	f000 f82a 	bl	800b558 <_ZN3Emg18FirstEmgWriteToSPIEtt>
	FirstEmgWriteToSPI(EMG_CONFIG_2_ADDRESS, EMG_CONFIG_2_VALUE);
 800b504:	220c      	movs	r2, #12
 800b506:	2116      	movs	r1, #22
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 f825 	bl	800b558 <_ZN3Emg18FirstEmgWriteToSPIEtt>
}
 800b50e:	bf00      	nop
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}

0800b516 <_ZN3Emg14SecondEmgSetupEv>:

void Emg::SecondEmgSetup(void){
 800b516:	b580      	push	{r7, lr}
 800b518:	b082      	sub	sp, #8
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	6078      	str	r0, [r7, #4]

	SecondEmgWriteToSPI(EMG_PHASE_ADDRESS, EMG_PHASE_VALUE);
 800b51e:	2200      	movs	r2, #0
 800b520:	210e      	movs	r1, #14
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f000 f846 	bl	800b5b4 <_ZN3Emg19SecondEmgWriteToSPIEtt>
	SecondEmgWriteToSPI(EMG_GAIN_ADDRESS, EMG_GAIN_VALUE);
 800b528:	2200      	movs	r2, #0
 800b52a:	2110      	movs	r1, #16
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 f841 	bl	800b5b4 <_ZN3Emg19SecondEmgWriteToSPIEtt>
	SecondEmgWriteToSPI(EMG_STATUS_COM_ADDRESS, EMG_STATUS_COM_VALUE);
 800b532:	2203      	movs	r2, #3
 800b534:	2112      	movs	r1, #18
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 f83c 	bl	800b5b4 <_ZN3Emg19SecondEmgWriteToSPIEtt>
	SecondEmgWriteToSPI(EMG_CONFIG_1_ADDRESS, EMG_CONFIG_1_VALUE);
 800b53c:	2210      	movs	r2, #16
 800b53e:	2114      	movs	r1, #20
 800b540:	6878      	ldr	r0, [r7, #4]
 800b542:	f000 f837 	bl	800b5b4 <_ZN3Emg19SecondEmgWriteToSPIEtt>
	SecondEmgWriteToSPI(EMG_CONFIG_2_ADDRESS, EMG_CONFIG_2_VALUE);
 800b546:	220c      	movs	r2, #12
 800b548:	2116      	movs	r1, #22
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f000 f832 	bl	800b5b4 <_ZN3Emg19SecondEmgWriteToSPIEtt>
}
 800b550:	bf00      	nop
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <_ZN3Emg18FirstEmgWriteToSPIEtt>:

void Emg::FirstEmgWriteToSPI(uint16_t emgSPIAddress, uint16_t emgValue){
 800b558:	b580      	push	{r7, lr}
 800b55a:	b084      	sub	sp, #16
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
 800b560:	460b      	mov	r3, r1
 800b562:	807b      	strh	r3, [r7, #2]
 800b564:	4613      	mov	r3, r2
 800b566:	803b      	strh	r3, [r7, #0]
	uint8_t EmgWriteArray[2];
	EmgWriteArray[0] = emgSPIAddress;
 800b568:	887b      	ldrh	r3, [r7, #2]
 800b56a:	b2db      	uxtb	r3, r3
 800b56c:	733b      	strb	r3, [r7, #12]
	EmgWriteArray[1] = emgValue;
 800b56e:	883b      	ldrh	r3, [r7, #0]
 800b570:	b2db      	uxtb	r3, r3
 800b572:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800b574:	2200      	movs	r2, #0
 800b576:	2110      	movs	r1, #16
 800b578:	480b      	ldr	r0, [pc, #44]	@ (800b5a8 <_ZN3Emg18FirstEmgWriteToSPIEtt+0x50>)
 800b57a:	f7f7 fd4b 	bl	8003014 <HAL_GPIO_WritePin>
	Debugger.FirstEmgWriteStatus=HAL_SPI_Transmit(EMG_SPI_CHANNEL, EmgWriteArray, 2, 100);
 800b57e:	f107 010c 	add.w	r1, r7, #12
 800b582:	2364      	movs	r3, #100	@ 0x64
 800b584:	2202      	movs	r2, #2
 800b586:	4809      	ldr	r0, [pc, #36]	@ (800b5ac <_ZN3Emg18FirstEmgWriteToSPIEtt+0x54>)
 800b588:	f7f8 fa3f 	bl	8003a0a <HAL_SPI_Transmit>
 800b58c:	4603      	mov	r3, r0
 800b58e:	461a      	mov	r2, r3
 800b590:	4b07      	ldr	r3, [pc, #28]	@ (800b5b0 <_ZN3Emg18FirstEmgWriteToSPIEtt+0x58>)
 800b592:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800b596:	2201      	movs	r2, #1
 800b598:	2110      	movs	r1, #16
 800b59a:	4803      	ldr	r0, [pc, #12]	@ (800b5a8 <_ZN3Emg18FirstEmgWriteToSPIEtt+0x50>)
 800b59c:	f7f7 fd3a 	bl	8003014 <HAL_GPIO_WritePin>
}
 800b5a0:	bf00      	nop
 800b5a2:	3710      	adds	r7, #16
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}
 800b5a8:	40020000 	.word	0x40020000
 800b5ac:	200000d0 	.word	0x200000d0
 800b5b0:	20009320 	.word	0x20009320

0800b5b4 <_ZN3Emg19SecondEmgWriteToSPIEtt>:

void Emg::SecondEmgWriteToSPI(uint16_t emgSPIAddress, uint16_t emgValue){
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b084      	sub	sp, #16
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
 800b5bc:	460b      	mov	r3, r1
 800b5be:	807b      	strh	r3, [r7, #2]
 800b5c0:	4613      	mov	r3, r2
 800b5c2:	803b      	strh	r3, [r7, #0]
	uint8_t EmgWriteArray[2];
	EmgWriteArray[0] = emgSPIAddress;
 800b5c4:	887b      	ldrh	r3, [r7, #2]
 800b5c6:	b2db      	uxtb	r3, r3
 800b5c8:	733b      	strb	r3, [r7, #12]
	EmgWriteArray[1] = emgValue;
 800b5ca:	883b      	ldrh	r3, [r7, #0]
 800b5cc:	b2db      	uxtb	r3, r3
 800b5ce:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800b5d6:	480c      	ldr	r0, [pc, #48]	@ (800b608 <_ZN3Emg19SecondEmgWriteToSPIEtt+0x54>)
 800b5d8:	f7f7 fd1c 	bl	8003014 <HAL_GPIO_WritePin>
	Debugger.SecondEmgWriteStatus=HAL_SPI_Transmit(EMG2_SPI_CHANNEL, EmgWriteArray, 2, 100);
 800b5dc:	f107 010c 	add.w	r1, r7, #12
 800b5e0:	2364      	movs	r3, #100	@ 0x64
 800b5e2:	2202      	movs	r2, #2
 800b5e4:	4809      	ldr	r0, [pc, #36]	@ (800b60c <_ZN3Emg19SecondEmgWriteToSPIEtt+0x58>)
 800b5e6:	f7f8 fa10 	bl	8003a0a <HAL_SPI_Transmit>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	4b08      	ldr	r3, [pc, #32]	@ (800b610 <_ZN3Emg19SecondEmgWriteToSPIEtt+0x5c>)
 800b5f0:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 800b5f4:	2201      	movs	r2, #1
 800b5f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800b5fa:	4803      	ldr	r0, [pc, #12]	@ (800b608 <_ZN3Emg19SecondEmgWriteToSPIEtt+0x54>)
 800b5fc:	f7f7 fd0a 	bl	8003014 <HAL_GPIO_WritePin>
}
 800b600:	bf00      	nop
 800b602:	3710      	adds	r7, #16
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}
 800b608:	40020400 	.word	0x40020400
 800b60c:	20000128 	.word	0x20000128
 800b610:	20009320 	.word	0x20009320

0800b614 <_ZN3Emg19FirstEmgReadFromSPIEh>:

void Emg::FirstEmgReadFromSPI(uint8_t emgValue){
 800b614:	b580      	push	{r7, lr}
 800b616:	b082      	sub	sp, #8
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	460b      	mov	r3, r1
 800b61e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800b620:	2200      	movs	r2, #0
 800b622:	2110      	movs	r1, #16
 800b624:	4811      	ldr	r0, [pc, #68]	@ (800b66c <_ZN3Emg19FirstEmgReadFromSPIEh+0x58>)
 800b626:	f7f7 fcf5 	bl	8003014 <HAL_GPIO_WritePin>
	Debugger.FirstEmgWriteStatus=HAL_SPI_Transmit_DMA(EMG_SPI_CHANNEL, &emgValue, 1);
 800b62a:	1cfb      	adds	r3, r7, #3
 800b62c:	2201      	movs	r2, #1
 800b62e:	4619      	mov	r1, r3
 800b630:	480f      	ldr	r0, [pc, #60]	@ (800b670 <_ZN3Emg19FirstEmgReadFromSPIEh+0x5c>)
 800b632:	f7f8 fdf1 	bl	8004218 <HAL_SPI_Transmit_DMA>
 800b636:	4603      	mov	r3, r0
 800b638:	461a      	mov	r2, r3
 800b63a:	4b0e      	ldr	r3, [pc, #56]	@ (800b674 <_ZN3Emg19FirstEmgReadFromSPIEh+0x60>)
 800b63c:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
	Debugger.FirstEmgReadStatus=HAL_SPI_Receive_DMA(EMG_SPI_CHANNEL, FirstEmgReadSPIValue, 1);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	331c      	adds	r3, #28
 800b644:	2201      	movs	r2, #1
 800b646:	4619      	mov	r1, r3
 800b648:	4809      	ldr	r0, [pc, #36]	@ (800b670 <_ZN3Emg19FirstEmgReadFromSPIEh+0x5c>)
 800b64a:	f7f8 fe97 	bl	800437c <HAL_SPI_Receive_DMA>
 800b64e:	4603      	mov	r3, r0
 800b650:	461a      	mov	r2, r3
 800b652:	4b08      	ldr	r3, [pc, #32]	@ (800b674 <_ZN3Emg19FirstEmgReadFromSPIEh+0x60>)
 800b654:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800b658:	2201      	movs	r2, #1
 800b65a:	2110      	movs	r1, #16
 800b65c:	4803      	ldr	r0, [pc, #12]	@ (800b66c <_ZN3Emg19FirstEmgReadFromSPIEh+0x58>)
 800b65e:	f7f7 fcd9 	bl	8003014 <HAL_GPIO_WritePin>
}
 800b662:	bf00      	nop
 800b664:	3708      	adds	r7, #8
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	40020000 	.word	0x40020000
 800b670:	200000d0 	.word	0x200000d0
 800b674:	20009320 	.word	0x20009320

0800b678 <_ZN3Emg20SecondEmgReadFromSPIEh>:

void Emg::SecondEmgReadFromSPI(uint8_t emgValue){
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
 800b680:	460b      	mov	r3, r1
 800b682:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800b684:	2200      	movs	r2, #0
 800b686:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800b68a:	4812      	ldr	r0, [pc, #72]	@ (800b6d4 <_ZN3Emg20SecondEmgReadFromSPIEh+0x5c>)
 800b68c:	f7f7 fcc2 	bl	8003014 <HAL_GPIO_WritePin>
	Debugger.SecondEmgWriteStatus=HAL_SPI_Transmit_DMA(EMG2_SPI_CHANNEL, &emgValue, 1);
 800b690:	1cfb      	adds	r3, r7, #3
 800b692:	2201      	movs	r2, #1
 800b694:	4619      	mov	r1, r3
 800b696:	4810      	ldr	r0, [pc, #64]	@ (800b6d8 <_ZN3Emg20SecondEmgReadFromSPIEh+0x60>)
 800b698:	f7f8 fdbe 	bl	8004218 <HAL_SPI_Transmit_DMA>
 800b69c:	4603      	mov	r3, r0
 800b69e:	461a      	mov	r2, r3
 800b6a0:	4b0e      	ldr	r3, [pc, #56]	@ (800b6dc <_ZN3Emg20SecondEmgReadFromSPIEh+0x64>)
 800b6a2:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
	Debugger.SecondEmgReadStatus=HAL_SPI_Receive_DMA(EMG2_SPI_CHANNEL, SecondEmgReadSPIValue, 1);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	331d      	adds	r3, #29
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	480a      	ldr	r0, [pc, #40]	@ (800b6d8 <_ZN3Emg20SecondEmgReadFromSPIEh+0x60>)
 800b6b0:	f7f8 fe64 	bl	800437c <HAL_SPI_Receive_DMA>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	4b08      	ldr	r3, [pc, #32]	@ (800b6dc <_ZN3Emg20SecondEmgReadFromSPIEh+0x64>)
 800b6ba:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 800b6be:	2201      	movs	r2, #1
 800b6c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800b6c4:	4803      	ldr	r0, [pc, #12]	@ (800b6d4 <_ZN3Emg20SecondEmgReadFromSPIEh+0x5c>)
 800b6c6:	f7f7 fca5 	bl	8003014 <HAL_GPIO_WritePin>
}
 800b6ca:	bf00      	nop
 800b6cc:	3708      	adds	r7, #8
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
 800b6d2:	bf00      	nop
 800b6d4:	40020400 	.word	0x40020400
 800b6d8:	20000128 	.word	0x20000128
 800b6dc:	20009320 	.word	0x20009320

0800b6e0 <_ZN3Emg27FirstEmgMovingAverageFilterEm>:

uint32_t Emg::FirstEmgMovingAverageFilter(uint32_t newSample){
 800b6e0:	b480      	push	{r7}
 800b6e2:	b085      	sub	sp, #20
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	6039      	str	r1, [r7, #0]
	if(SystemConfig.FirstEmgZeroMaxTrim==0) return newSample;
 800b6ea:	4b3f      	ldr	r3, [pc, #252]	@ (800b7e8 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x108>)
 800b6ec:	895b      	ldrh	r3, [r3, #10]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d101      	bne.n	800b6f6 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x16>
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	e071      	b.n	800b7da <_ZN3Emg27FirstEmgMovingAverageFilterEm+0xfa>

	newVal=(newSample-65536)*-1;
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	f5c3 3380 	rsb	r3, r3, #65536	@ 0x10000
 800b6fc:	4a3b      	ldr	r2, [pc, #236]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b6fe:	6013      	str	r3, [r2, #0]
	Debugger.FirstEmgNewVal=newVal;
 800b700:	4b3a      	ldr	r3, [pc, #232]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	b29a      	uxth	r2, r3
 800b706:	4b3a      	ldr	r3, [pc, #232]	@ (800b7f0 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x110>)
 800b708:	859a      	strh	r2, [r3, #44]	@ 0x2c
	uint16_t avgTrim=(SystemConfig.FirstEmgZeroMaxTrim+SystemConfig.FirstEmgZeroMinTrim)/2;
 800b70a:	4b37      	ldr	r3, [pc, #220]	@ (800b7e8 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x108>)
 800b70c:	895b      	ldrh	r3, [r3, #10]
 800b70e:	461a      	mov	r2, r3
 800b710:	4b35      	ldr	r3, [pc, #212]	@ (800b7e8 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x108>)
 800b712:	899b      	ldrh	r3, [r3, #12]
 800b714:	4413      	add	r3, r2
 800b716:	0fda      	lsrs	r2, r3, #31
 800b718:	4413      	add	r3, r2
 800b71a:	105b      	asrs	r3, r3, #1
 800b71c:	81fb      	strh	r3, [r7, #14]
	if(newVal<SystemConfig.FirstEmgZeroMaxTrim && newVal>SystemConfig.FirstEmgZeroMinTrim){
 800b71e:	4b32      	ldr	r3, [pc, #200]	@ (800b7e8 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x108>)
 800b720:	895b      	ldrh	r3, [r3, #10]
 800b722:	461a      	mov	r2, r3
 800b724:	4b31      	ldr	r3, [pc, #196]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	429a      	cmp	r2, r3
 800b72a:	d909      	bls.n	800b740 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x60>
 800b72c:	4b2e      	ldr	r3, [pc, #184]	@ (800b7e8 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x108>)
 800b72e:	899b      	ldrh	r3, [r3, #12]
 800b730:	461a      	mov	r2, r3
 800b732:	4b2e      	ldr	r3, [pc, #184]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	429a      	cmp	r2, r3
 800b738:	d202      	bcs.n	800b740 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x60>
		newVal=avgTrim;
 800b73a:	89fb      	ldrh	r3, [r7, #14]
 800b73c:	4a2b      	ldr	r2, [pc, #172]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b73e:	6013      	str	r3, [r2, #0]
	}
	if(newVal<avgTrim){
 800b740:	89fa      	ldrh	r2, [r7, #14]
 800b742:	4b2a      	ldr	r3, [pc, #168]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	429a      	cmp	r2, r3
 800b748:	d907      	bls.n	800b75a <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x7a>
		newVal=avgTrim+(avgTrim-newVal);
 800b74a:	89fa      	ldrh	r2, [r7, #14]
 800b74c:	89f9      	ldrh	r1, [r7, #14]
 800b74e:	4b27      	ldr	r3, [pc, #156]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	1acb      	subs	r3, r1, r3
 800b754:	4413      	add	r3, r2
 800b756:	4a25      	ldr	r2, [pc, #148]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b758:	6013      	str	r3, [r2, #0]
	}
	newVal-=avgTrim;
 800b75a:	4b24      	ldr	r3, [pc, #144]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b75c:	681a      	ldr	r2, [r3, #0]
 800b75e:	89fb      	ldrh	r3, [r7, #14]
 800b760:	1ad3      	subs	r3, r2, r3
 800b762:	4a22      	ldr	r2, [pc, #136]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b764:	6013      	str	r3, [r2, #0]
	Debugger.FirstEmgNewValAfter=newVal;
 800b766:	4b21      	ldr	r3, [pc, #132]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	b29a      	uxth	r2, r3
 800b76c:	4b20      	ldr	r3, [pc, #128]	@ (800b7f0 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x110>)
 800b76e:	861a      	strh	r2, [r3, #48]	@ 0x30
	if(newVal>SystemConfig.FirstEmgMaxTrim){
 800b770:	4b1d      	ldr	r3, [pc, #116]	@ (800b7e8 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x108>)
 800b772:	891b      	ldrh	r3, [r3, #8]
 800b774:	461a      	mov	r2, r3
 800b776:	4b1d      	ldr	r3, [pc, #116]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	429a      	cmp	r2, r3
 800b77c:	d204      	bcs.n	800b788 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0xa8>
		return LastFirstEmg;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b786:	e028      	b.n	800b7da <_ZN3Emg27FirstEmgMovingAverageFilterEm+0xfa>
	}
	newVal=(LastFirstEmg*90+newVal*10)/100;  //newVal=(LastFirstEmg*990+newVal*10)/1000;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b78e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b790:	225a      	movs	r2, #90	@ 0x5a
 800b792:	fb02 f103 	mul.w	r1, r2, r3
 800b796:	4b15      	ldr	r3, [pc, #84]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	4613      	mov	r3, r2
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	4413      	add	r3, r2
 800b7a0:	005b      	lsls	r3, r3, #1
 800b7a2:	440b      	add	r3, r1
 800b7a4:	4a13      	ldr	r2, [pc, #76]	@ (800b7f4 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x114>)
 800b7a6:	fba2 2303 	umull	r2, r3, r2, r3
 800b7aa:	095b      	lsrs	r3, r3, #5
 800b7ac:	4a0f      	ldr	r2, [pc, #60]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b7ae:	6013      	str	r3, [r2, #0]
	LastFirstEmg=newVal;
 800b7b0:	4b0e      	ldr	r3, [pc, #56]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	687a      	ldr	r2, [r7, #4]
 800b7b6:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800b7ba:	63d3      	str	r3, [r2, #60]	@ 0x3c
	newVal=newVal-50; //250
 800b7bc:	4b0b      	ldr	r3, [pc, #44]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	3b32      	subs	r3, #50	@ 0x32
 800b7c2:	4a0a      	ldr	r2, [pc, #40]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b7c4:	6013      	str	r3, [r2, #0]
	if(newVal>=66000) newVal=0;
 800b7c6:	4b09      	ldr	r3, [pc, #36]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a0b      	ldr	r2, [pc, #44]	@ (800b7f8 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x118>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d902      	bls.n	800b7d6 <_ZN3Emg27FirstEmgMovingAverageFilterEm+0xf6>
 800b7d0:	4b06      	ldr	r3, [pc, #24]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	601a      	str	r2, [r3, #0]
	return newVal;
 800b7d6:	4b05      	ldr	r3, [pc, #20]	@ (800b7ec <_ZN3Emg27FirstEmgMovingAverageFilterEm+0x10c>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3714      	adds	r7, #20
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	200092a8 	.word	0x200092a8
 800b7ec:	20004ee0 	.word	0x20004ee0
 800b7f0:	20009320 	.word	0x20009320
 800b7f4:	51eb851f 	.word	0x51eb851f
 800b7f8:	000101cf 	.word	0x000101cf

0800b7fc <_ZN3Emg28SecondEmgMovingAverageFilterEm>:
uint32_t Emg::SecondEmgMovingAverageFilter(uint32_t newSample){
 800b7fc:	b480      	push	{r7}
 800b7fe:	b085      	sub	sp, #20
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	6039      	str	r1, [r7, #0]
	if(SystemConfig.SecondEmgZeroMaxTrim==0) return newSample;
 800b806:	4b35      	ldr	r3, [pc, #212]	@ (800b8dc <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe0>)
 800b808:	8a1b      	ldrh	r3, [r3, #16]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d101      	bne.n	800b812 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0x16>
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	e05e      	b.n	800b8d0 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xd4>
	uint32_t newVal=(newSample-65536)*-1;
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	f5c3 3380 	rsb	r3, r3, #65536	@ 0x10000
 800b818:	60fb      	str	r3, [r7, #12]
	Debugger.SecondEmgNewVal=newVal;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	b29a      	uxth	r2, r3
 800b81e:	4b30      	ldr	r3, [pc, #192]	@ (800b8e0 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe4>)
 800b820:	85da      	strh	r2, [r3, #46]	@ 0x2e
	uint16_t avgTrim=(SystemConfig.SecondEmgZeroMaxTrim+SystemConfig.SecondEmgZeroMinTrim)/2;
 800b822:	4b2e      	ldr	r3, [pc, #184]	@ (800b8dc <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe0>)
 800b824:	8a1b      	ldrh	r3, [r3, #16]
 800b826:	461a      	mov	r2, r3
 800b828:	4b2c      	ldr	r3, [pc, #176]	@ (800b8dc <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe0>)
 800b82a:	8a5b      	ldrh	r3, [r3, #18]
 800b82c:	4413      	add	r3, r2
 800b82e:	0fda      	lsrs	r2, r3, #31
 800b830:	4413      	add	r3, r2
 800b832:	105b      	asrs	r3, r3, #1
 800b834:	817b      	strh	r3, [r7, #10]
	if(newVal<SystemConfig.SecondEmgZeroMaxTrim && newVal>SystemConfig.SecondEmgZeroMinTrim){
 800b836:	4b29      	ldr	r3, [pc, #164]	@ (800b8dc <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe0>)
 800b838:	8a1b      	ldrh	r3, [r3, #16]
 800b83a:	461a      	mov	r2, r3
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	4293      	cmp	r3, r2
 800b840:	d207      	bcs.n	800b852 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0x56>
 800b842:	4b26      	ldr	r3, [pc, #152]	@ (800b8dc <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe0>)
 800b844:	8a5b      	ldrh	r3, [r3, #18]
 800b846:	461a      	mov	r2, r3
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d901      	bls.n	800b852 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0x56>
		newVal=avgTrim;
 800b84e:	897b      	ldrh	r3, [r7, #10]
 800b850:	60fb      	str	r3, [r7, #12]
	}
	if(newVal<avgTrim){
 800b852:	897b      	ldrh	r3, [r7, #10]
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	429a      	cmp	r2, r3
 800b858:	d205      	bcs.n	800b866 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0x6a>
		newVal=avgTrim+(avgTrim-newVal);
 800b85a:	897a      	ldrh	r2, [r7, #10]
 800b85c:	8979      	ldrh	r1, [r7, #10]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	1acb      	subs	r3, r1, r3
 800b862:	4413      	add	r3, r2
 800b864:	60fb      	str	r3, [r7, #12]
	}
	newVal-=avgTrim;
 800b866:	897b      	ldrh	r3, [r7, #10]
 800b868:	68fa      	ldr	r2, [r7, #12]
 800b86a:	1ad3      	subs	r3, r2, r3
 800b86c:	60fb      	str	r3, [r7, #12]
	Debugger.SecondEmgNewValAfter=newVal;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	b29a      	uxth	r2, r3
 800b872:	4b1b      	ldr	r3, [pc, #108]	@ (800b8e0 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe4>)
 800b874:	865a      	strh	r2, [r3, #50]	@ 0x32
	if(newVal>SystemConfig.SecondEmgMaxTrim){
 800b876:	4b19      	ldr	r3, [pc, #100]	@ (800b8dc <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe0>)
 800b878:	89db      	ldrh	r3, [r3, #14]
 800b87a:	461a      	mov	r2, r3
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	4293      	cmp	r3, r2
 800b880:	d904      	bls.n	800b88c <_ZN3Emg28SecondEmgMovingAverageFilterEm+0x90>
		return LastSecondEmg;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b88a:	e021      	b.n	800b8d0 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xd4>
	}
	newVal=(LastSecondEmg*90+newVal*10)/100;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b894:	225a      	movs	r2, #90	@ 0x5a
 800b896:	fb02 f103 	mul.w	r1, r2, r3
 800b89a:	68fa      	ldr	r2, [r7, #12]
 800b89c:	4613      	mov	r3, r2
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	4413      	add	r3, r2
 800b8a2:	005b      	lsls	r3, r3, #1
 800b8a4:	440b      	add	r3, r1
 800b8a6:	4a0f      	ldr	r2, [pc, #60]	@ (800b8e4 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xe8>)
 800b8a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b8ac:	095b      	lsrs	r3, r3, #5
 800b8ae:	60fb      	str	r3, [r7, #12]
	LastSecondEmg=newVal;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	6413      	str	r3, [r2, #64]	@ 0x40
	newVal=newVal-250; //250
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	3bfa      	subs	r3, #250	@ 0xfa
 800b8c0:	60fb      	str	r3, [r7, #12]
	if(newVal>=66000) newVal=0;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	4a08      	ldr	r2, [pc, #32]	@ (800b8e8 <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xec>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d901      	bls.n	800b8ce <_ZN3Emg28SecondEmgMovingAverageFilterEm+0xd2>
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	60fb      	str	r3, [r7, #12]
	return newVal;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3714      	adds	r7, #20
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr
 800b8dc:	200092a8 	.word	0x200092a8
 800b8e0:	20009320 	.word	0x20009320
 800b8e4:	51eb851f 	.word	0x51eb851f
 800b8e8:	000101cf 	.word	0x000101cf

0800b8ec <_ZN6FilterC1Ev>:
 *      Author: OrioN
 */

#include "../Inc/GeneralHeaders.h"

Filter::Filter() {
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	4a04      	ldr	r2, [pc, #16]	@ (800b908 <_ZN6FilterC1Ev+0x1c>)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	370c      	adds	r7, #12
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr
 800b908:	08011450 	.word	0x08011450

0800b90c <_ZN6FilterD1Ev>:

Filter::~Filter() {
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	4a04      	ldr	r2, [pc, #16]	@ (800b928 <_ZN6FilterD1Ev+0x1c>)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	4618      	mov	r0, r3
 800b91e:	370c      	adds	r7, #12
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr
 800b928:	08011450 	.word	0x08011450

0800b92c <_ZN6FilterD0Ev>:
Filter::~Filter() {
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b082      	sub	sp, #8
 800b930:	af00      	add	r7, sp, #0
 800b932:	6078      	str	r0, [r7, #4]
}
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f7ff ffe9 	bl	800b90c <_ZN6FilterD1Ev>
 800b93a:	2104      	movs	r1, #4
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f004 fc7d 	bl	801023c <_ZdlPvj>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	4618      	mov	r0, r3
 800b946:	3708      	adds	r7, #8
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <_ZN6Filter14MoovingAverageEPfS0_mmf>:
	previousFilteredValue = filteredValue;

	return (filteredValue < 0) ? 0 : filteredValue;
}

float32_t Filter::MoovingAverage(float32_t *dataArray, float32_t *sumData, uint32_t index, uint32_t len, float32_t nextValue){
 800b94c:	b480      	push	{r7}
 800b94e:	b089      	sub	sp, #36	@ 0x24
 800b950:	af00      	add	r7, sp, #0
 800b952:	6178      	str	r0, [r7, #20]
 800b954:	6139      	str	r1, [r7, #16]
 800b956:	60fa      	str	r2, [r7, #12]
 800b958:	60bb      	str	r3, [r7, #8]
 800b95a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (index >= len) {
 800b95e:	68ba      	ldr	r2, [r7, #8]
 800b960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b962:	429a      	cmp	r2, r3
 800b964:	d302      	bcc.n	800b96c <_ZN6Filter14MoovingAverageEPfS0_mmf+0x20>
			return 0.0f;
 800b966:	f04f 0300 	mov.w	r3, #0
 800b96a:	e03b      	b.n	800b9e4 <_ZN6Filter14MoovingAverageEPfS0_mmf+0x98>
		}
		*sumData = *sumData - dataArray[index] + nextValue;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	ed93 7a00 	vldr	s14, [r3]
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	009b      	lsls	r3, r3, #2
 800b976:	693a      	ldr	r2, [r7, #16]
 800b978:	4413      	add	r3, r2
 800b97a:	edd3 7a00 	vldr	s15, [r3]
 800b97e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b982:	edd7 7a01 	vldr	s15, [r7, #4]
 800b986:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	edc3 7a00 	vstr	s15, [r3]
		*sumData = (*sumData < 1) ? 0 : *sumData;
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	edd3 7a00 	vldr	s15, [r3]
 800b996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b99a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b99e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9a2:	d502      	bpl.n	800b9aa <_ZN6Filter14MoovingAverageEPfS0_mmf+0x5e>
 800b9a4:	f04f 0300 	mov.w	r3, #0
 800b9a8:	e001      	b.n	800b9ae <_ZN6Filter14MoovingAverageEPfS0_mmf+0x62>
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	68fa      	ldr	r2, [r7, #12]
 800b9b0:	6013      	str	r3, [r2, #0]
		dataArray[index] = nextValue;
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	009b      	lsls	r3, r3, #2
 800b9b6:	693a      	ldr	r2, [r7, #16]
 800b9b8:	4413      	add	r3, r2
 800b9ba:	687a      	ldr	r2, [r7, #4]
 800b9bc:	601a      	str	r2, [r3, #0]
		float32_t average = (len != 0) ? *sumData / len : 0.0f;
 800b9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d00a      	beq.n	800b9da <_ZN6Filter14MoovingAverageEPfS0_mmf+0x8e>
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	edd3 6a00 	vldr	s13, [r3]
 800b9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9cc:	ee07 3a90 	vmov	s15, r3
 800b9d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b9d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9d8:	e001      	b.n	800b9de <_ZN6Filter14MoovingAverageEPfS0_mmf+0x92>
 800b9da:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800b9f8 <_ZN6Filter14MoovingAverageEPfS0_mmf+0xac>
 800b9de:	edc7 7a07 	vstr	s15, [r7, #28]

		return average;
 800b9e2:	69fb      	ldr	r3, [r7, #28]
}
 800b9e4:	ee07 3a90 	vmov	s15, r3
 800b9e8:	eeb0 0a67 	vmov.f32	s0, s15
 800b9ec:	3724      	adds	r7, #36	@ 0x24
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f4:	4770      	bx	lr
 800b9f6:	bf00      	nop
 800b9f8:	00000000 	.word	0x00000000

0800b9fc <_ZN12FlashManager8ReadDataEPhhib>:
	uint16_t ReadSecondEmgZeroPointMinTrim(void);
	uint16_t ReadSecondEmgZeroPointMaxTrim(void);
	FlashStatus Update(void);
	FlashStatus WriteData(uint8_t appendAddress,int len, uint8_t *data);
private:
	void ReadData(uint8_t *retVal, uint8_t appendAddress,int len, bool isReverse=false){
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b086      	sub	sp, #24
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	60b9      	str	r1, [r7, #8]
 800ba06:	603b      	str	r3, [r7, #0]
 800ba08:	4613      	mov	r3, r2
 800ba0a:	71fb      	strb	r3, [r7, #7]
		if(HAL_FLASH_Unlock()==HAL_OK){
 800ba0c:	f7f6 fee2 	bl	80027d4 <HAL_FLASH_Unlock>
 800ba10:	4603      	mov	r3, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	bf0c      	ite	eq
 800ba16:	2301      	moveq	r3, #1
 800ba18:	2300      	movne	r3, #0
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d028      	beq.n	800ba72 <_ZN12FlashManager8ReadDataEPhhib+0x76>
			for (int i = 0; i < len; ++i) {
 800ba20:	2300      	movs	r3, #0
 800ba22:	617b      	str	r3, [r7, #20]
 800ba24:	e01f      	b.n	800ba66 <_ZN12FlashManager8ReadDataEPhhib+0x6a>
				uint32_t address=FlashMemAddress+appendAddress+i;
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	689a      	ldr	r2, [r3, #8]
 800ba2a:	79fb      	ldrb	r3, [r7, #7]
 800ba2c:	441a      	add	r2, r3
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	4413      	add	r3, r2
 800ba32:	613b      	str	r3, [r7, #16]
				if(isReverse){
 800ba34:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d00a      	beq.n	800ba52 <_ZN12FlashManager8ReadDataEPhhib+0x56>
					retVal[len-i-1]=*(__IO uint8_t*) address;
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	6839      	ldr	r1, [r7, #0]
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	1acb      	subs	r3, r1, r3
 800ba44:	3b01      	subs	r3, #1
 800ba46:	68b9      	ldr	r1, [r7, #8]
 800ba48:	440b      	add	r3, r1
 800ba4a:	7812      	ldrb	r2, [r2, #0]
 800ba4c:	b2d2      	uxtb	r2, r2
 800ba4e:	701a      	strb	r2, [r3, #0]
 800ba50:	e006      	b.n	800ba60 <_ZN12FlashManager8ReadDataEPhhib+0x64>
				}
				else{
					retVal[i]=*(__IO uint8_t*) address;
 800ba52:	693a      	ldr	r2, [r7, #16]
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	68b9      	ldr	r1, [r7, #8]
 800ba58:	440b      	add	r3, r1
 800ba5a:	7812      	ldrb	r2, [r2, #0]
 800ba5c:	b2d2      	uxtb	r2, r2
 800ba5e:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < len; ++i) {
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	3301      	adds	r3, #1
 800ba64:	617b      	str	r3, [r7, #20]
 800ba66:	697a      	ldr	r2, [r7, #20]
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	429a      	cmp	r2, r3
 800ba6c:	dbdb      	blt.n	800ba26 <_ZN12FlashManager8ReadDataEPhhib+0x2a>
				}
			}
			HAL_FLASH_Lock();
 800ba6e:	f7f6 fed3 	bl	8002818 <HAL_FLASH_Lock>
		}
	}
 800ba72:	bf00      	nop
 800ba74:	3718      	adds	r7, #24
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
	...

0800ba7c <_ZN12FlashManagerC1Ev>:
 *      Author: OrioN
 */

#include "../Inc/GeneralHeaders.h"

FlashManager::FlashManager() {
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b082      	sub	sp, #8
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
 800ba84:	4a22      	ldr	r2, [pc, #136]	@ (800bb10 <_ZN12FlashManagerC1Ev+0x94>)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	601a      	str	r2, [r3, #0]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	4a21      	ldr	r2, [pc, #132]	@ (800bb14 <_ZN12FlashManagerC1Ev+0x98>)
 800ba8e:	609a      	str	r2, [r3, #8]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2200      	movs	r2, #0
 800ba94:	731a      	strb	r2, [r3, #12]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2208      	movs	r2, #8
 800ba9a:	735a      	strb	r2, [r3, #13]
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2210      	movs	r2, #16
 800baa0:	739a      	strb	r2, [r3, #14]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2214      	movs	r2, #20
 800baa6:	73da      	strb	r2, [r3, #15]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2218      	movs	r2, #24
 800baac:	741a      	strb	r2, [r3, #16]
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	221e      	movs	r2, #30
 800bab2:	745a      	strb	r2, [r3, #17]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2224      	movs	r2, #36	@ 0x24
 800bab8:	749a      	strb	r2, [r3, #18]
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2225      	movs	r2, #37	@ 0x25
 800babe:	74da      	strb	r2, [r3, #19]
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2226      	movs	r2, #38	@ 0x26
 800bac4:	751a      	strb	r2, [r3, #20]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2227      	movs	r2, #39	@ 0x27
 800baca:	755a      	strb	r2, [r3, #21]
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2228      	movs	r2, #40	@ 0x28
 800bad0:	759a      	strb	r2, [r3, #22]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2229      	movs	r2, #41	@ 0x29
 800bad6:	75da      	strb	r2, [r3, #23]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	222a      	movs	r2, #42	@ 0x2a
 800badc:	761a      	strb	r2, [r3, #24]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	222b      	movs	r2, #43	@ 0x2b
 800bae2:	765a      	strb	r2, [r3, #25]
	// TODO Auto-generated constructor stub
	serialN = rand() % 1000;
 800bae4:	f004 fcf2 	bl	80104cc <rand>
 800bae8:	4602      	mov	r2, r0
 800baea:	4b0b      	ldr	r3, [pc, #44]	@ (800bb18 <_ZN12FlashManagerC1Ev+0x9c>)
 800baec:	fb83 1302 	smull	r1, r3, r3, r2
 800baf0:	1199      	asrs	r1, r3, #6
 800baf2:	17d3      	asrs	r3, r2, #31
 800baf4:	1acb      	subs	r3, r1, r3
 800baf6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800bafa:	fb01 f303 	mul.w	r3, r1, r3
 800bafe:	1ad3      	subs	r3, r2, r3
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	6053      	str	r3, [r2, #4]

}
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	4618      	mov	r0, r3
 800bb08:	3708      	adds	r7, #8
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	08011460 	.word	0x08011460
 800bb14:	08020000 	.word	0x08020000
 800bb18:	10624dd3 	.word	0x10624dd3

0800bb1c <_ZN12FlashManagerD1Ev>:

FlashManager::~FlashManager() {
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	4a04      	ldr	r2, [pc, #16]	@ (800bb38 <_ZN12FlashManagerD1Ev+0x1c>)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	370c      	adds	r7, #12
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr
 800bb38:	08011460 	.word	0x08011460

0800bb3c <_ZN12FlashManagerD0Ev>:
FlashManager::~FlashManager() {
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b082      	sub	sp, #8
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
}
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f7ff ffe9 	bl	800bb1c <_ZN12FlashManagerD1Ev>
 800bb4a:	211c      	movs	r1, #28
 800bb4c:	6878      	ldr	r0, [r7, #4]
 800bb4e:	f004 fb75 	bl	801023c <_ZdlPvj>
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	4618      	mov	r0, r3
 800bb56:	3708      	adds	r7, #8
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <_ZN12FlashManager10BackupDataEv>:
void FlashManager::BackupData(void){
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b084      	sub	sp, #16
 800bb60:	af02      	add	r7, sp, #8
 800bb62:	6078      	str	r0, [r7, #4]
	ReadData(SystemConfig.Backup,FlashMemAddress,SystemConfig.BackupLen);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	689b      	ldr	r3, [r3, #8]
 800bb68:	b2da      	uxtb	r2, r3
 800bb6a:	4b08      	ldr	r3, [pc, #32]	@ (800bb8c <_ZN12FlashManager10BackupDataEv+0x30>)
 800bb6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb6e:	2100      	movs	r1, #0
 800bb70:	9100      	str	r1, [sp, #0]
 800bb72:	4907      	ldr	r1, [pc, #28]	@ (800bb90 <_ZN12FlashManager10BackupDataEv+0x34>)
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f7ff ff41 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
	SystemConfig.isBackup=true;
 800bb7a:	4b04      	ldr	r3, [pc, #16]	@ (800bb8c <_ZN12FlashManager10BackupDataEv+0x30>)
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
}
 800bb82:	bf00      	nop
 800bb84:	3708      	adds	r7, #8
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	200092a8 	.word	0x200092a8
 800bb90:	200092dd 	.word	0x200092dd

0800bb94 <_ZN12FlashManager9HardResetEb>:
FlashStatus FlashManager::HardReset(bool useUnlock){
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b08e      	sub	sp, #56	@ 0x38
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	460b      	mov	r3, r1
 800bb9e:	70fb      	strb	r3, [r7, #3]

	if(!useUnlock){
 800bba0:	78fb      	ldrb	r3, [r7, #3]
 800bba2:	f083 0301 	eor.w	r3, r3, #1
 800bba6:	b2db      	uxtb	r3, r3
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d015      	beq.n	800bbd8 <_ZN12FlashManager9HardResetEb+0x44>
		FLASH_EraseInitTypeDef	 FlashErase;
		uint32_t status = 0;
 800bbac:	2300      	movs	r3, #0
 800bbae:	623b      	str	r3, [r7, #32]
		FlashErase.Sector = FLASH_SECTOR_5;
 800bbb0:	2305      	movs	r3, #5
 800bbb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		FlashErase.Banks=FLASH_BANK_1;
 800bbb4:	2301      	movs	r3, #1
 800bbb6:	62bb      	str	r3, [r7, #40]	@ 0x28
		FlashErase.NbSectors = 1;
 800bbb8:	2301      	movs	r3, #1
 800bbba:	633b      	str	r3, [r7, #48]	@ 0x30
		FlashErase.TypeErase    = FLASH_TYPEERASE_SECTORS;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	627b      	str	r3, [r7, #36]	@ 0x24
		FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 800bbc0:	2302      	movs	r3, #2
 800bbc2:	637b      	str	r3, [r7, #52]	@ 0x34
		HAL_FLASHEx_Erase(&FlashErase, &status);
 800bbc4:	f107 0220 	add.w	r2, r7, #32
 800bbc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bbcc:	4611      	mov	r1, r2
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7f6 ff62 	bl	8002a98 <HAL_FLASHEx_Erase>
		return FlashStatus::Success;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	e025      	b.n	800bc24 <_ZN12FlashManager9HardResetEb+0x90>
	}
	if(useUnlock&&HAL_FLASH_Unlock()==HAL_OK){
 800bbd8:	78fb      	ldrb	r3, [r7, #3]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d006      	beq.n	800bbec <_ZN12FlashManager9HardResetEb+0x58>
 800bbde:	f7f6 fdf9 	bl	80027d4 <HAL_FLASH_Unlock>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d101      	bne.n	800bbec <_ZN12FlashManager9HardResetEb+0x58>
 800bbe8:	2301      	movs	r3, #1
 800bbea:	e000      	b.n	800bbee <_ZN12FlashManager9HardResetEb+0x5a>
 800bbec:	2300      	movs	r3, #0
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d017      	beq.n	800bc22 <_ZN12FlashManager9HardResetEb+0x8e>

		FLASH_EraseInitTypeDef	 FlashErase;
		uint32_t status = 0;
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	60bb      	str	r3, [r7, #8]
		FlashErase.Sector = FLASH_SECTOR_5;
 800bbf6:	2305      	movs	r3, #5
 800bbf8:	617b      	str	r3, [r7, #20]
		FlashErase.Banks=FLASH_BANK_1;
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	613b      	str	r3, [r7, #16]
		FlashErase.NbSectors = 1;
 800bbfe:	2301      	movs	r3, #1
 800bc00:	61bb      	str	r3, [r7, #24]
		FlashErase.TypeErase    = FLASH_TYPEERASE_SECTORS;
 800bc02:	2300      	movs	r3, #0
 800bc04:	60fb      	str	r3, [r7, #12]
		FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 800bc06:	2302      	movs	r3, #2
 800bc08:	61fb      	str	r3, [r7, #28]
		HAL_FLASHEx_Erase(&FlashErase, &status);
 800bc0a:	f107 0208 	add.w	r2, r7, #8
 800bc0e:	f107 030c 	add.w	r3, r7, #12
 800bc12:	4611      	mov	r1, r2
 800bc14:	4618      	mov	r0, r3
 800bc16:	f7f6 ff3f 	bl	8002a98 <HAL_FLASHEx_Erase>
		HAL_FLASH_Lock();
 800bc1a:	f7f6 fdfd 	bl	8002818 <HAL_FLASH_Lock>
		return FlashStatus::Success;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	e000      	b.n	800bc24 <_ZN12FlashManager9HardResetEb+0x90>
	}
	return FlashStatus::Error;
 800bc22:	2301      	movs	r3, #1

}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3738      	adds	r7, #56	@ 0x38
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <_ZN12FlashManager6UpdateEv>:
FlashStatus FlashManager::Update(void){
 800bc2c:	b5b0      	push	{r4, r5, r7, lr}
 800bc2e:	b084      	sub	sp, #16
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
	if(!SystemConfig.isBackup){
 800bc34:	4b1f      	ldr	r3, [pc, #124]	@ (800bcb4 <_ZN12FlashManager6UpdateEv+0x88>)
 800bc36:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800bc3a:	f083 0301 	eor.w	r3, r3, #1
 800bc3e:	b2db      	uxtb	r3, r3
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d001      	beq.n	800bc48 <_ZN12FlashManager6UpdateEv+0x1c>
		return FlashStatus::NotBackup;
 800bc44:	2302      	movs	r3, #2
 800bc46:	e031      	b.n	800bcac <_ZN12FlashManager6UpdateEv+0x80>
	}
	if(HAL_FLASH_Unlock()==HAL_OK){
 800bc48:	f7f6 fdc4 	bl	80027d4 <HAL_FLASH_Unlock>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	bf0c      	ite	eq
 800bc52:	2301      	moveq	r3, #1
 800bc54:	2300      	movne	r3, #0
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d026      	beq.n	800bcaa <_ZN12FlashManager6UpdateEv+0x7e>
		HardReset(false);
 800bc5c:	2100      	movs	r1, #0
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f7ff ff98 	bl	800bb94 <_ZN12FlashManager9HardResetEb>
		for (int i = 0; i < SystemConfig.BackupLen; ++i) {
 800bc64:	2300      	movs	r3, #0
 800bc66:	60fb      	str	r3, [r7, #12]
 800bc68:	e016      	b.n	800bc98 <_ZN12FlashManager6UpdateEv+0x6c>
			uint32_t address=FlashMemAddress+i;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	689a      	ldr	r2, [r3, #8]
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	4413      	add	r3, r2
 800bc72:	60bb      	str	r3, [r7, #8]
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address,SystemConfig.Backup[i] );
 800bc74:	4a0f      	ldr	r2, [pc, #60]	@ (800bcb4 <_ZN12FlashManager6UpdateEv+0x88>)
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	4413      	add	r3, r2
 800bc7a:	3335      	adds	r3, #53	@ 0x35
 800bc7c:	781b      	ldrb	r3, [r3, #0]
 800bc7e:	b2db      	uxtb	r3, r3
 800bc80:	2200      	movs	r2, #0
 800bc82:	461c      	mov	r4, r3
 800bc84:	4615      	mov	r5, r2
 800bc86:	4622      	mov	r2, r4
 800bc88:	462b      	mov	r3, r5
 800bc8a:	68b9      	ldr	r1, [r7, #8]
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	f7f6 fd4d 	bl	800272c <HAL_FLASH_Program>
		for (int i = 0; i < SystemConfig.BackupLen; ++i) {
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	3301      	adds	r3, #1
 800bc96:	60fb      	str	r3, [r7, #12]
 800bc98:	4b06      	ldr	r3, [pc, #24]	@ (800bcb4 <_ZN12FlashManager6UpdateEv+0x88>)
 800bc9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc9c:	68fa      	ldr	r2, [r7, #12]
 800bc9e:	429a      	cmp	r2, r3
 800bca0:	dbe3      	blt.n	800bc6a <_ZN12FlashManager6UpdateEv+0x3e>
		}
		HAL_FLASH_Lock();
 800bca2:	f7f6 fdb9 	bl	8002818 <HAL_FLASH_Lock>
		return FlashStatus::Success;
 800bca6:	2300      	movs	r3, #0
 800bca8:	e000      	b.n	800bcac <_ZN12FlashManager6UpdateEv+0x80>
	}
	return FlashStatus::Error;
 800bcaa:	2301      	movs	r3, #1
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3710      	adds	r7, #16
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bdb0      	pop	{r4, r5, r7, pc}
 800bcb4:	200092a8 	.word	0x200092a8

0800bcb8 <_ZN12FlashManager9WriteDataEhiPh>:

FlashStatus FlashManager::WriteData(uint8_t appendAddress,int len, uint8_t *data){
 800bcb8:	b480      	push	{r7}
 800bcba:	b087      	sub	sp, #28
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	607a      	str	r2, [r7, #4]
 800bcc2:	603b      	str	r3, [r7, #0]
 800bcc4:	460b      	mov	r3, r1
 800bcc6:	72fb      	strb	r3, [r7, #11]
	if(!SystemConfig.isBackup){
 800bcc8:	4b14      	ldr	r3, [pc, #80]	@ (800bd1c <_ZN12FlashManager9WriteDataEhiPh+0x64>)
 800bcca:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800bcce:	f083 0301 	eor.w	r3, r3, #1
 800bcd2:	b2db      	uxtb	r3, r3
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d001      	beq.n	800bcdc <_ZN12FlashManager9WriteDataEhiPh+0x24>
		return FlashStatus::NotBackup;
 800bcd8:	2302      	movs	r3, #2
 800bcda:	e018      	b.n	800bd0e <_ZN12FlashManager9WriteDataEhiPh+0x56>
	}
	for (int i = 0; i < len; ++i) {
 800bcdc:	2300      	movs	r3, #0
 800bcde:	617b      	str	r3, [r7, #20]
 800bce0:	e010      	b.n	800bd04 <_ZN12FlashManager9WriteDataEhiPh+0x4c>
		uint32_t address=appendAddress+i;
 800bce2:	7afa      	ldrb	r2, [r7, #11]
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	4413      	add	r3, r2
 800bce8:	613b      	str	r3, [r7, #16]
		SystemConfig.Backup[address]=data[i];
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	683a      	ldr	r2, [r7, #0]
 800bcee:	4413      	add	r3, r2
 800bcf0:	7819      	ldrb	r1, [r3, #0]
 800bcf2:	4a0a      	ldr	r2, [pc, #40]	@ (800bd1c <_ZN12FlashManager9WriteDataEhiPh+0x64>)
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	4413      	add	r3, r2
 800bcf8:	3335      	adds	r3, #53	@ 0x35
 800bcfa:	460a      	mov	r2, r1
 800bcfc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; ++i) {
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	3301      	adds	r3, #1
 800bd02:	617b      	str	r3, [r7, #20]
 800bd04:	697a      	ldr	r2, [r7, #20]
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	dbea      	blt.n	800bce2 <_ZN12FlashManager9WriteDataEhiPh+0x2a>
	}
	return FlashStatus::Success;
 800bd0c:	2300      	movs	r3, #0
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	371c      	adds	r7, #28
 800bd12:	46bd      	mov	sp, r7
 800bd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd18:	4770      	bx	lr
 800bd1a:	bf00      	nop
 800bd1c:	200092a8 	.word	0x200092a8

0800bd20 <_ZN12FlashManager5SetupEv>:
void FlashManager::Setup(){
 800bd20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd24:	b087      	sub	sp, #28
 800bd26:	af00      	add	r7, sp, #0
 800bd28:	6078      	str	r0, [r7, #4]
	size_t size=1;
    uint8_t data[size]={0};
	WriteData(SetupAppendAddress,size, data);
}
 800bd2a:	466b      	mov	r3, sp
 800bd2c:	461e      	mov	r6, r3
	size_t size=1;
 800bd2e:	2301      	movs	r3, #1
 800bd30:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={0};
 800bd32:	6979      	ldr	r1, [r7, #20]
 800bd34:	460b      	mov	r3, r1
 800bd36:	3b01      	subs	r3, #1
 800bd38:	613b      	str	r3, [r7, #16]
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	4688      	mov	r8, r1
 800bd3e:	4699      	mov	r9, r3
 800bd40:	f04f 0200 	mov.w	r2, #0
 800bd44:	f04f 0300 	mov.w	r3, #0
 800bd48:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bd4c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bd50:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bd54:	2300      	movs	r3, #0
 800bd56:	460c      	mov	r4, r1
 800bd58:	461d      	mov	r5, r3
 800bd5a:	f04f 0200 	mov.w	r2, #0
 800bd5e:	f04f 0300 	mov.w	r3, #0
 800bd62:	00eb      	lsls	r3, r5, #3
 800bd64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bd68:	00e2      	lsls	r2, r4, #3
 800bd6a:	1dcb      	adds	r3, r1, #7
 800bd6c:	08db      	lsrs	r3, r3, #3
 800bd6e:	00db      	lsls	r3, r3, #3
 800bd70:	ebad 0d03 	sub.w	sp, sp, r3
 800bd74:	466b      	mov	r3, sp
 800bd76:	3300      	adds	r3, #0
 800bd78:	60fb      	str	r3, [r7, #12]
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	460a      	mov	r2, r1
 800bd7e:	1e51      	subs	r1, r2, #1
 800bd80:	2200      	movs	r2, #0
 800bd82:	701a      	strb	r2, [r3, #0]
 800bd84:	1c5a      	adds	r2, r3, #1
 800bd86:	1e4b      	subs	r3, r1, #1
 800bd88:	e003      	b.n	800bd92 <_ZN12FlashManager5SetupEv+0x72>
 800bd8a:	2100      	movs	r1, #0
 800bd8c:	7011      	strb	r1, [r2, #0]
 800bd8e:	3b01      	subs	r3, #1
 800bd90:	3201      	adds	r2, #1
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	daf9      	bge.n	800bd8a <_ZN12FlashManager5SetupEv+0x6a>
	WriteData(SetupAppendAddress,size, data);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	7c99      	ldrb	r1, [r3, #18]
 800bd9a:	697a      	ldr	r2, [r7, #20]
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	f7ff ff8a 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800bda4:	46b5      	mov	sp, r6
}
 800bda6:	bf00      	nop
 800bda8:	371c      	adds	r7, #28
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800bdb0 <_ZN12FlashManager7IsSetupEv>:
bool FlashManager::IsSetup(){
 800bdb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdb4:	b089      	sub	sp, #36	@ 0x24
 800bdb6:	af02      	add	r7, sp, #8
 800bdb8:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0xFF};
	ReadData(data,SetupAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return (value==0x00);
}
 800bdba:	466b      	mov	r3, sp
 800bdbc:	461e      	mov	r6, r3
	BackupData();
 800bdbe:	6878      	ldr	r0, [r7, #4]
 800bdc0:	f7ff fecc 	bl	800bb5c <_ZN12FlashManager10BackupDataEv>
	size_t size=1;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0xFF};
 800bdc8:	6979      	ldr	r1, [r7, #20]
 800bdca:	460b      	mov	r3, r1
 800bdcc:	3b01      	subs	r3, #1
 800bdce:	613b      	str	r3, [r7, #16]
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	4688      	mov	r8, r1
 800bdd4:	4699      	mov	r9, r3
 800bdd6:	f04f 0200 	mov.w	r2, #0
 800bdda:	f04f 0300 	mov.w	r3, #0
 800bdde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bde2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bde6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bdea:	2300      	movs	r3, #0
 800bdec:	460c      	mov	r4, r1
 800bdee:	461d      	mov	r5, r3
 800bdf0:	f04f 0200 	mov.w	r2, #0
 800bdf4:	f04f 0300 	mov.w	r3, #0
 800bdf8:	00eb      	lsls	r3, r5, #3
 800bdfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bdfe:	00e2      	lsls	r2, r4, #3
 800be00:	1dcb      	adds	r3, r1, #7
 800be02:	08db      	lsrs	r3, r3, #3
 800be04:	00db      	lsls	r3, r3, #3
 800be06:	ebad 0d03 	sub.w	sp, sp, r3
 800be0a:	ab02      	add	r3, sp, #8
 800be0c:	3300      	adds	r3, #0
 800be0e:	60fb      	str	r3, [r7, #12]
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	460a      	mov	r2, r1
 800be14:	1e51      	subs	r1, r2, #1
 800be16:	22ff      	movs	r2, #255	@ 0xff
 800be18:	701a      	strb	r2, [r3, #0]
 800be1a:	1c5a      	adds	r2, r3, #1
 800be1c:	1e4b      	subs	r3, r1, #1
 800be1e:	e003      	b.n	800be28 <_ZN12FlashManager7IsSetupEv+0x78>
 800be20:	2100      	movs	r1, #0
 800be22:	7011      	strb	r1, [r2, #0]
 800be24:	3b01      	subs	r3, #1
 800be26:	3201      	adds	r2, #1
 800be28:	2b00      	cmp	r3, #0
 800be2a:	daf9      	bge.n	800be20 <_ZN12FlashManager7IsSetupEv+0x70>
	ReadData(data,SetupAppendAddress,size, false);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	7c9a      	ldrb	r2, [r3, #18]
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	2100      	movs	r1, #0
 800be34:	9100      	str	r1, [sp, #0]
 800be36:	68f9      	ldr	r1, [r7, #12]
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f7ff fddf 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800be3e:	f107 030b 	add.w	r3, r7, #11
 800be42:	697a      	ldr	r2, [r7, #20]
 800be44:	68f9      	ldr	r1, [r7, #12]
 800be46:	4618      	mov	r0, r3
 800be48:	f004 fd0f 	bl	801086a <memcpy>
    return (value==0x00);
 800be4c:	7afb      	ldrb	r3, [r7, #11]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	bf0c      	ite	eq
 800be52:	2301      	moveq	r3, #1
 800be54:	2300      	movne	r3, #0
 800be56:	b2db      	uxtb	r3, r3
 800be58:	46b5      	mov	sp, r6
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	371c      	adds	r7, #28
 800be5e:	46bd      	mov	sp, r7
 800be60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800be64 <_ZN12FlashManager18WriteSendPerSecondEh>:
void FlashManager::WriteSendPerSecond(uint8_t count){
 800be64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800be68:	b087      	sub	sp, #28
 800be6a:	af00      	add	r7, sp, #0
 800be6c:	6078      	str	r0, [r7, #4]
 800be6e:	460b      	mov	r3, r1
 800be70:	70fb      	strb	r3, [r7, #3]
	size_t size=1;
    uint8_t data[size]={count};
	WriteData(SendPerSecondAppendAddress,size, data);
}
 800be72:	466b      	mov	r3, sp
 800be74:	461e      	mov	r6, r3
	size_t size=1;
 800be76:	2301      	movs	r3, #1
 800be78:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={count};
 800be7a:	6979      	ldr	r1, [r7, #20]
 800be7c:	460b      	mov	r3, r1
 800be7e:	3b01      	subs	r3, #1
 800be80:	613b      	str	r3, [r7, #16]
 800be82:	2300      	movs	r3, #0
 800be84:	4688      	mov	r8, r1
 800be86:	4699      	mov	r9, r3
 800be88:	f04f 0200 	mov.w	r2, #0
 800be8c:	f04f 0300 	mov.w	r3, #0
 800be90:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800be94:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800be98:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800be9c:	2300      	movs	r3, #0
 800be9e:	460c      	mov	r4, r1
 800bea0:	461d      	mov	r5, r3
 800bea2:	f04f 0200 	mov.w	r2, #0
 800bea6:	f04f 0300 	mov.w	r3, #0
 800beaa:	00eb      	lsls	r3, r5, #3
 800beac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800beb0:	00e2      	lsls	r2, r4, #3
 800beb2:	1dcb      	adds	r3, r1, #7
 800beb4:	08db      	lsrs	r3, r3, #3
 800beb6:	00db      	lsls	r3, r3, #3
 800beb8:	ebad 0d03 	sub.w	sp, sp, r3
 800bebc:	466b      	mov	r3, sp
 800bebe:	3300      	adds	r3, #0
 800bec0:	60fb      	str	r3, [r7, #12]
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	460a      	mov	r2, r1
 800bec6:	1e51      	subs	r1, r2, #1
 800bec8:	78fa      	ldrb	r2, [r7, #3]
 800beca:	701a      	strb	r2, [r3, #0]
 800becc:	1c5a      	adds	r2, r3, #1
 800bece:	1e4b      	subs	r3, r1, #1
 800bed0:	e003      	b.n	800beda <_ZN12FlashManager18WriteSendPerSecondEh+0x76>
 800bed2:	2100      	movs	r1, #0
 800bed4:	7011      	strb	r1, [r2, #0]
 800bed6:	3b01      	subs	r3, #1
 800bed8:	3201      	adds	r2, #1
 800beda:	2b00      	cmp	r3, #0
 800bedc:	daf9      	bge.n	800bed2 <_ZN12FlashManager18WriteSendPerSecondEh+0x6e>
	WriteData(SendPerSecondAppendAddress,size, data);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	7cd9      	ldrb	r1, [r3, #19]
 800bee2:	697a      	ldr	r2, [r7, #20]
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f7ff fee6 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800beec:	46b5      	mov	sp, r6
}
 800beee:	bf00      	nop
 800bef0:	371c      	adds	r7, #28
 800bef2:	46bd      	mov	sp, r7
 800bef4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800bef8 <_ZN12FlashManager17ReadSendPerSecondEv>:
uint8_t FlashManager::ReadSendPerSecond(){
 800bef8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800befc:	b089      	sub	sp, #36	@ 0x24
 800befe:	af02      	add	r7, sp, #8
 800bf00:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0XFF};
	ReadData(data,SendPerSecondAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return value;
}
 800bf02:	466b      	mov	r3, sp
 800bf04:	461e      	mov	r6, r3
	size_t size=1;
 800bf06:	2301      	movs	r3, #1
 800bf08:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0XFF};
 800bf0a:	6979      	ldr	r1, [r7, #20]
 800bf0c:	460b      	mov	r3, r1
 800bf0e:	3b01      	subs	r3, #1
 800bf10:	613b      	str	r3, [r7, #16]
 800bf12:	2300      	movs	r3, #0
 800bf14:	4688      	mov	r8, r1
 800bf16:	4699      	mov	r9, r3
 800bf18:	f04f 0200 	mov.w	r2, #0
 800bf1c:	f04f 0300 	mov.w	r3, #0
 800bf20:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bf24:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bf28:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	460c      	mov	r4, r1
 800bf30:	461d      	mov	r5, r3
 800bf32:	f04f 0200 	mov.w	r2, #0
 800bf36:	f04f 0300 	mov.w	r3, #0
 800bf3a:	00eb      	lsls	r3, r5, #3
 800bf3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bf40:	00e2      	lsls	r2, r4, #3
 800bf42:	1dcb      	adds	r3, r1, #7
 800bf44:	08db      	lsrs	r3, r3, #3
 800bf46:	00db      	lsls	r3, r3, #3
 800bf48:	ebad 0d03 	sub.w	sp, sp, r3
 800bf4c:	ab02      	add	r3, sp, #8
 800bf4e:	3300      	adds	r3, #0
 800bf50:	60fb      	str	r3, [r7, #12]
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	460a      	mov	r2, r1
 800bf56:	1e51      	subs	r1, r2, #1
 800bf58:	22ff      	movs	r2, #255	@ 0xff
 800bf5a:	701a      	strb	r2, [r3, #0]
 800bf5c:	1c5a      	adds	r2, r3, #1
 800bf5e:	1e4b      	subs	r3, r1, #1
 800bf60:	e003      	b.n	800bf6a <_ZN12FlashManager17ReadSendPerSecondEv+0x72>
 800bf62:	2100      	movs	r1, #0
 800bf64:	7011      	strb	r1, [r2, #0]
 800bf66:	3b01      	subs	r3, #1
 800bf68:	3201      	adds	r2, #1
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	daf9      	bge.n	800bf62 <_ZN12FlashManager17ReadSendPerSecondEv+0x6a>
	ReadData(data,SendPerSecondAppendAddress,size, false);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	7cda      	ldrb	r2, [r3, #19]
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	2100      	movs	r1, #0
 800bf76:	9100      	str	r1, [sp, #0]
 800bf78:	68f9      	ldr	r1, [r7, #12]
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f7ff fd3e 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800bf80:	f107 030b 	add.w	r3, r7, #11
 800bf84:	697a      	ldr	r2, [r7, #20]
 800bf86:	68f9      	ldr	r1, [r7, #12]
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f004 fc6e 	bl	801086a <memcpy>
    return value;
 800bf8e:	7afb      	ldrb	r3, [r7, #11]
 800bf90:	46b5      	mov	sp, r6
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	371c      	adds	r7, #28
 800bf96:	46bd      	mov	sp, r7
 800bf98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800bf9c <_ZN12FlashManager22WriteFirstEmgPerSecondEh>:
void FlashManager::WriteFirstEmgPerSecond(uint8_t count){
 800bf9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bfa0:	b087      	sub	sp, #28
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	6078      	str	r0, [r7, #4]
 800bfa6:	460b      	mov	r3, r1
 800bfa8:	70fb      	strb	r3, [r7, #3]
	size_t size=1;
    uint8_t data[size]={count};
	WriteData(FirstEmgPerSecondAppendAddress,size, data);
}
 800bfaa:	466b      	mov	r3, sp
 800bfac:	461e      	mov	r6, r3
	size_t size=1;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={count};
 800bfb2:	6979      	ldr	r1, [r7, #20]
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	3b01      	subs	r3, #1
 800bfb8:	613b      	str	r3, [r7, #16]
 800bfba:	2300      	movs	r3, #0
 800bfbc:	4688      	mov	r8, r1
 800bfbe:	4699      	mov	r9, r3
 800bfc0:	f04f 0200 	mov.w	r2, #0
 800bfc4:	f04f 0300 	mov.w	r3, #0
 800bfc8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bfcc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bfd0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	460c      	mov	r4, r1
 800bfd8:	461d      	mov	r5, r3
 800bfda:	f04f 0200 	mov.w	r2, #0
 800bfde:	f04f 0300 	mov.w	r3, #0
 800bfe2:	00eb      	lsls	r3, r5, #3
 800bfe4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bfe8:	00e2      	lsls	r2, r4, #3
 800bfea:	1dcb      	adds	r3, r1, #7
 800bfec:	08db      	lsrs	r3, r3, #3
 800bfee:	00db      	lsls	r3, r3, #3
 800bff0:	ebad 0d03 	sub.w	sp, sp, r3
 800bff4:	466b      	mov	r3, sp
 800bff6:	3300      	adds	r3, #0
 800bff8:	60fb      	str	r3, [r7, #12]
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	460a      	mov	r2, r1
 800bffe:	1e51      	subs	r1, r2, #1
 800c000:	78fa      	ldrb	r2, [r7, #3]
 800c002:	701a      	strb	r2, [r3, #0]
 800c004:	1c5a      	adds	r2, r3, #1
 800c006:	1e4b      	subs	r3, r1, #1
 800c008:	e003      	b.n	800c012 <_ZN12FlashManager22WriteFirstEmgPerSecondEh+0x76>
 800c00a:	2100      	movs	r1, #0
 800c00c:	7011      	strb	r1, [r2, #0]
 800c00e:	3b01      	subs	r3, #1
 800c010:	3201      	adds	r2, #1
 800c012:	2b00      	cmp	r3, #0
 800c014:	daf9      	bge.n	800c00a <_ZN12FlashManager22WriteFirstEmgPerSecondEh+0x6e>
	WriteData(FirstEmgPerSecondAppendAddress,size, data);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	7d19      	ldrb	r1, [r3, #20]
 800c01a:	697a      	ldr	r2, [r7, #20]
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f7ff fe4a 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c024:	46b5      	mov	sp, r6
}
 800c026:	bf00      	nop
 800c028:	371c      	adds	r7, #28
 800c02a:	46bd      	mov	sp, r7
 800c02c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c030 <_ZN12FlashManager21ReadFirstEmgPerSecondEv>:
uint8_t FlashManager::ReadFirstEmgPerSecond(){
 800c030:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c034:	b089      	sub	sp, #36	@ 0x24
 800c036:	af02      	add	r7, sp, #8
 800c038:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0xFF};
	ReadData(data,FirstEmgPerSecondAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return value;
}
 800c03a:	466b      	mov	r3, sp
 800c03c:	461e      	mov	r6, r3
	size_t size=1;
 800c03e:	2301      	movs	r3, #1
 800c040:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0xFF};
 800c042:	6979      	ldr	r1, [r7, #20]
 800c044:	460b      	mov	r3, r1
 800c046:	3b01      	subs	r3, #1
 800c048:	613b      	str	r3, [r7, #16]
 800c04a:	2300      	movs	r3, #0
 800c04c:	4688      	mov	r8, r1
 800c04e:	4699      	mov	r9, r3
 800c050:	f04f 0200 	mov.w	r2, #0
 800c054:	f04f 0300 	mov.w	r3, #0
 800c058:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c05c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c060:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c064:	2300      	movs	r3, #0
 800c066:	460c      	mov	r4, r1
 800c068:	461d      	mov	r5, r3
 800c06a:	f04f 0200 	mov.w	r2, #0
 800c06e:	f04f 0300 	mov.w	r3, #0
 800c072:	00eb      	lsls	r3, r5, #3
 800c074:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c078:	00e2      	lsls	r2, r4, #3
 800c07a:	1dcb      	adds	r3, r1, #7
 800c07c:	08db      	lsrs	r3, r3, #3
 800c07e:	00db      	lsls	r3, r3, #3
 800c080:	ebad 0d03 	sub.w	sp, sp, r3
 800c084:	ab02      	add	r3, sp, #8
 800c086:	3300      	adds	r3, #0
 800c088:	60fb      	str	r3, [r7, #12]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	460a      	mov	r2, r1
 800c08e:	1e51      	subs	r1, r2, #1
 800c090:	22ff      	movs	r2, #255	@ 0xff
 800c092:	701a      	strb	r2, [r3, #0]
 800c094:	1c5a      	adds	r2, r3, #1
 800c096:	1e4b      	subs	r3, r1, #1
 800c098:	e003      	b.n	800c0a2 <_ZN12FlashManager21ReadFirstEmgPerSecondEv+0x72>
 800c09a:	2100      	movs	r1, #0
 800c09c:	7011      	strb	r1, [r2, #0]
 800c09e:	3b01      	subs	r3, #1
 800c0a0:	3201      	adds	r2, #1
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	daf9      	bge.n	800c09a <_ZN12FlashManager21ReadFirstEmgPerSecondEv+0x6a>
	ReadData(data,FirstEmgPerSecondAppendAddress,size, false);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	7d1a      	ldrb	r2, [r3, #20]
 800c0aa:	697b      	ldr	r3, [r7, #20]
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	9100      	str	r1, [sp, #0]
 800c0b0:	68f9      	ldr	r1, [r7, #12]
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f7ff fca2 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c0b8:	f107 030b 	add.w	r3, r7, #11
 800c0bc:	697a      	ldr	r2, [r7, #20]
 800c0be:	68f9      	ldr	r1, [r7, #12]
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f004 fbd2 	bl	801086a <memcpy>
    return value;
 800c0c6:	7afb      	ldrb	r3, [r7, #11]
 800c0c8:	46b5      	mov	sp, r6
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	371c      	adds	r7, #28
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c0d4 <_ZN12FlashManager23WriteSecondEmgPerSecondEh>:
void FlashManager::WriteSecondEmgPerSecond(uint8_t count){
 800c0d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c0d8:	b087      	sub	sp, #28
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]
 800c0de:	460b      	mov	r3, r1
 800c0e0:	70fb      	strb	r3, [r7, #3]
	size_t size=1;
    uint8_t data[size]={count};
	WriteData(SecondEmgPerSecondAppendAddress,size, data);
}
 800c0e2:	466b      	mov	r3, sp
 800c0e4:	461e      	mov	r6, r3
	size_t size=1;
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={count};
 800c0ea:	6979      	ldr	r1, [r7, #20]
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	3b01      	subs	r3, #1
 800c0f0:	613b      	str	r3, [r7, #16]
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	4688      	mov	r8, r1
 800c0f6:	4699      	mov	r9, r3
 800c0f8:	f04f 0200 	mov.w	r2, #0
 800c0fc:	f04f 0300 	mov.w	r3, #0
 800c100:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c104:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c108:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c10c:	2300      	movs	r3, #0
 800c10e:	460c      	mov	r4, r1
 800c110:	461d      	mov	r5, r3
 800c112:	f04f 0200 	mov.w	r2, #0
 800c116:	f04f 0300 	mov.w	r3, #0
 800c11a:	00eb      	lsls	r3, r5, #3
 800c11c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c120:	00e2      	lsls	r2, r4, #3
 800c122:	1dcb      	adds	r3, r1, #7
 800c124:	08db      	lsrs	r3, r3, #3
 800c126:	00db      	lsls	r3, r3, #3
 800c128:	ebad 0d03 	sub.w	sp, sp, r3
 800c12c:	466b      	mov	r3, sp
 800c12e:	3300      	adds	r3, #0
 800c130:	60fb      	str	r3, [r7, #12]
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	460a      	mov	r2, r1
 800c136:	1e51      	subs	r1, r2, #1
 800c138:	78fa      	ldrb	r2, [r7, #3]
 800c13a:	701a      	strb	r2, [r3, #0]
 800c13c:	1c5a      	adds	r2, r3, #1
 800c13e:	1e4b      	subs	r3, r1, #1
 800c140:	e003      	b.n	800c14a <_ZN12FlashManager23WriteSecondEmgPerSecondEh+0x76>
 800c142:	2100      	movs	r1, #0
 800c144:	7011      	strb	r1, [r2, #0]
 800c146:	3b01      	subs	r3, #1
 800c148:	3201      	adds	r2, #1
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	daf9      	bge.n	800c142 <_ZN12FlashManager23WriteSecondEmgPerSecondEh+0x6e>
	WriteData(SecondEmgPerSecondAppendAddress,size, data);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	7d59      	ldrb	r1, [r3, #21]
 800c152:	697a      	ldr	r2, [r7, #20]
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f7ff fdae 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c15c:	46b5      	mov	sp, r6
}
 800c15e:	bf00      	nop
 800c160:	371c      	adds	r7, #28
 800c162:	46bd      	mov	sp, r7
 800c164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c168 <_ZN12FlashManager22ReadSecondEmgPerSecondEv>:
uint8_t FlashManager::ReadSecondEmgPerSecond(){
 800c168:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c16c:	b089      	sub	sp, #36	@ 0x24
 800c16e:	af02      	add	r7, sp, #8
 800c170:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0xFF};
	ReadData(data,SecondEmgPerSecondAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return value;
}
 800c172:	466b      	mov	r3, sp
 800c174:	461e      	mov	r6, r3
	size_t size=1;
 800c176:	2301      	movs	r3, #1
 800c178:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0xFF};
 800c17a:	6979      	ldr	r1, [r7, #20]
 800c17c:	460b      	mov	r3, r1
 800c17e:	3b01      	subs	r3, #1
 800c180:	613b      	str	r3, [r7, #16]
 800c182:	2300      	movs	r3, #0
 800c184:	4688      	mov	r8, r1
 800c186:	4699      	mov	r9, r3
 800c188:	f04f 0200 	mov.w	r2, #0
 800c18c:	f04f 0300 	mov.w	r3, #0
 800c190:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c194:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c198:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c19c:	2300      	movs	r3, #0
 800c19e:	460c      	mov	r4, r1
 800c1a0:	461d      	mov	r5, r3
 800c1a2:	f04f 0200 	mov.w	r2, #0
 800c1a6:	f04f 0300 	mov.w	r3, #0
 800c1aa:	00eb      	lsls	r3, r5, #3
 800c1ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c1b0:	00e2      	lsls	r2, r4, #3
 800c1b2:	1dcb      	adds	r3, r1, #7
 800c1b4:	08db      	lsrs	r3, r3, #3
 800c1b6:	00db      	lsls	r3, r3, #3
 800c1b8:	ebad 0d03 	sub.w	sp, sp, r3
 800c1bc:	ab02      	add	r3, sp, #8
 800c1be:	3300      	adds	r3, #0
 800c1c0:	60fb      	str	r3, [r7, #12]
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	460a      	mov	r2, r1
 800c1c6:	1e51      	subs	r1, r2, #1
 800c1c8:	22ff      	movs	r2, #255	@ 0xff
 800c1ca:	701a      	strb	r2, [r3, #0]
 800c1cc:	1c5a      	adds	r2, r3, #1
 800c1ce:	1e4b      	subs	r3, r1, #1
 800c1d0:	e003      	b.n	800c1da <_ZN12FlashManager22ReadSecondEmgPerSecondEv+0x72>
 800c1d2:	2100      	movs	r1, #0
 800c1d4:	7011      	strb	r1, [r2, #0]
 800c1d6:	3b01      	subs	r3, #1
 800c1d8:	3201      	adds	r2, #1
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	daf9      	bge.n	800c1d2 <_ZN12FlashManager22ReadSecondEmgPerSecondEv+0x6a>
	ReadData(data,SecondEmgPerSecondAppendAddress,size, false);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	7d5a      	ldrb	r2, [r3, #21]
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	2100      	movs	r1, #0
 800c1e6:	9100      	str	r1, [sp, #0]
 800c1e8:	68f9      	ldr	r1, [r7, #12]
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f7ff fc06 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c1f0:	f107 030b 	add.w	r3, r7, #11
 800c1f4:	697a      	ldr	r2, [r7, #20]
 800c1f6:	68f9      	ldr	r1, [r7, #12]
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	f004 fb36 	bl	801086a <memcpy>
    return value;
 800c1fe:	7afb      	ldrb	r3, [r7, #11]
 800c200:	46b5      	mov	sp, r6
}
 800c202:	4618      	mov	r0, r3
 800c204:	371c      	adds	r7, #28
 800c206:	46bd      	mov	sp, r7
 800c208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c20c <_ZN12FlashManager20WriteVolumePerSecondEh>:
void FlashManager::WriteVolumePerSecond(uint8_t count){
 800c20c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c210:	b087      	sub	sp, #28
 800c212:	af00      	add	r7, sp, #0
 800c214:	6078      	str	r0, [r7, #4]
 800c216:	460b      	mov	r3, r1
 800c218:	70fb      	strb	r3, [r7, #3]
	size_t size=1;
    uint8_t data[size]={count};
	WriteData(VolumePerSecondAppendAddress,size, data);
}
 800c21a:	466b      	mov	r3, sp
 800c21c:	461e      	mov	r6, r3
	size_t size=1;
 800c21e:	2301      	movs	r3, #1
 800c220:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={count};
 800c222:	6979      	ldr	r1, [r7, #20]
 800c224:	460b      	mov	r3, r1
 800c226:	3b01      	subs	r3, #1
 800c228:	613b      	str	r3, [r7, #16]
 800c22a:	2300      	movs	r3, #0
 800c22c:	4688      	mov	r8, r1
 800c22e:	4699      	mov	r9, r3
 800c230:	f04f 0200 	mov.w	r2, #0
 800c234:	f04f 0300 	mov.w	r3, #0
 800c238:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c23c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c240:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c244:	2300      	movs	r3, #0
 800c246:	460c      	mov	r4, r1
 800c248:	461d      	mov	r5, r3
 800c24a:	f04f 0200 	mov.w	r2, #0
 800c24e:	f04f 0300 	mov.w	r3, #0
 800c252:	00eb      	lsls	r3, r5, #3
 800c254:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c258:	00e2      	lsls	r2, r4, #3
 800c25a:	1dcb      	adds	r3, r1, #7
 800c25c:	08db      	lsrs	r3, r3, #3
 800c25e:	00db      	lsls	r3, r3, #3
 800c260:	ebad 0d03 	sub.w	sp, sp, r3
 800c264:	466b      	mov	r3, sp
 800c266:	3300      	adds	r3, #0
 800c268:	60fb      	str	r3, [r7, #12]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	460a      	mov	r2, r1
 800c26e:	1e51      	subs	r1, r2, #1
 800c270:	78fa      	ldrb	r2, [r7, #3]
 800c272:	701a      	strb	r2, [r3, #0]
 800c274:	1c5a      	adds	r2, r3, #1
 800c276:	1e4b      	subs	r3, r1, #1
 800c278:	e003      	b.n	800c282 <_ZN12FlashManager20WriteVolumePerSecondEh+0x76>
 800c27a:	2100      	movs	r1, #0
 800c27c:	7011      	strb	r1, [r2, #0]
 800c27e:	3b01      	subs	r3, #1
 800c280:	3201      	adds	r2, #1
 800c282:	2b00      	cmp	r3, #0
 800c284:	daf9      	bge.n	800c27a <_ZN12FlashManager20WriteVolumePerSecondEh+0x6e>
	WriteData(VolumePerSecondAppendAddress,size, data);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	7d99      	ldrb	r1, [r3, #22]
 800c28a:	697a      	ldr	r2, [r7, #20]
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f7ff fd12 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c294:	46b5      	mov	sp, r6
}
 800c296:	bf00      	nop
 800c298:	371c      	adds	r7, #28
 800c29a:	46bd      	mov	sp, r7
 800c29c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c2a0 <_ZN12FlashManager19ReadVolumePerSecondEv>:
uint8_t FlashManager::ReadVolumePerSecond(){
 800c2a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c2a4:	b089      	sub	sp, #36	@ 0x24
 800c2a6:	af02      	add	r7, sp, #8
 800c2a8:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0xFF};
	ReadData(data,VolumePerSecondAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return value;
}
 800c2aa:	466b      	mov	r3, sp
 800c2ac:	461e      	mov	r6, r3
	size_t size=1;
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0xFF};
 800c2b2:	6979      	ldr	r1, [r7, #20]
 800c2b4:	460b      	mov	r3, r1
 800c2b6:	3b01      	subs	r3, #1
 800c2b8:	613b      	str	r3, [r7, #16]
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	4688      	mov	r8, r1
 800c2be:	4699      	mov	r9, r3
 800c2c0:	f04f 0200 	mov.w	r2, #0
 800c2c4:	f04f 0300 	mov.w	r3, #0
 800c2c8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c2cc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c2d0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	460c      	mov	r4, r1
 800c2d8:	461d      	mov	r5, r3
 800c2da:	f04f 0200 	mov.w	r2, #0
 800c2de:	f04f 0300 	mov.w	r3, #0
 800c2e2:	00eb      	lsls	r3, r5, #3
 800c2e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c2e8:	00e2      	lsls	r2, r4, #3
 800c2ea:	1dcb      	adds	r3, r1, #7
 800c2ec:	08db      	lsrs	r3, r3, #3
 800c2ee:	00db      	lsls	r3, r3, #3
 800c2f0:	ebad 0d03 	sub.w	sp, sp, r3
 800c2f4:	ab02      	add	r3, sp, #8
 800c2f6:	3300      	adds	r3, #0
 800c2f8:	60fb      	str	r3, [r7, #12]
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	460a      	mov	r2, r1
 800c2fe:	1e51      	subs	r1, r2, #1
 800c300:	22ff      	movs	r2, #255	@ 0xff
 800c302:	701a      	strb	r2, [r3, #0]
 800c304:	1c5a      	adds	r2, r3, #1
 800c306:	1e4b      	subs	r3, r1, #1
 800c308:	e003      	b.n	800c312 <_ZN12FlashManager19ReadVolumePerSecondEv+0x72>
 800c30a:	2100      	movs	r1, #0
 800c30c:	7011      	strb	r1, [r2, #0]
 800c30e:	3b01      	subs	r3, #1
 800c310:	3201      	adds	r2, #1
 800c312:	2b00      	cmp	r3, #0
 800c314:	daf9      	bge.n	800c30a <_ZN12FlashManager19ReadVolumePerSecondEv+0x6a>
	ReadData(data,VolumePerSecondAppendAddress,size, false);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	7d9a      	ldrb	r2, [r3, #22]
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	2100      	movs	r1, #0
 800c31e:	9100      	str	r1, [sp, #0]
 800c320:	68f9      	ldr	r1, [r7, #12]
 800c322:	6878      	ldr	r0, [r7, #4]
 800c324:	f7ff fb6a 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c328:	f107 030b 	add.w	r3, r7, #11
 800c32c:	697a      	ldr	r2, [r7, #20]
 800c32e:	68f9      	ldr	r1, [r7, #12]
 800c330:	4618      	mov	r0, r3
 800c332:	f004 fa9a 	bl	801086a <memcpy>
    return value;
 800c336:	7afb      	ldrb	r3, [r7, #11]
 800c338:	46b5      	mov	sp, r6
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	371c      	adds	r7, #28
 800c33e:	46bd      	mov	sp, r7
 800c340:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c344 <_ZN12FlashManager18WriteFlowPerSecondEh>:
void FlashManager::WriteFlowPerSecond(uint8_t count){
 800c344:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c348:	b087      	sub	sp, #28
 800c34a:	af00      	add	r7, sp, #0
 800c34c:	6078      	str	r0, [r7, #4]
 800c34e:	460b      	mov	r3, r1
 800c350:	70fb      	strb	r3, [r7, #3]
	size_t size=1;
    uint8_t data[size]={count};
	WriteData(FlowPerSecondAppendAddress,size, data);
}
 800c352:	466b      	mov	r3, sp
 800c354:	461e      	mov	r6, r3
	size_t size=1;
 800c356:	2301      	movs	r3, #1
 800c358:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={count};
 800c35a:	6979      	ldr	r1, [r7, #20]
 800c35c:	460b      	mov	r3, r1
 800c35e:	3b01      	subs	r3, #1
 800c360:	613b      	str	r3, [r7, #16]
 800c362:	2300      	movs	r3, #0
 800c364:	4688      	mov	r8, r1
 800c366:	4699      	mov	r9, r3
 800c368:	f04f 0200 	mov.w	r2, #0
 800c36c:	f04f 0300 	mov.w	r3, #0
 800c370:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c374:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c378:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c37c:	2300      	movs	r3, #0
 800c37e:	460c      	mov	r4, r1
 800c380:	461d      	mov	r5, r3
 800c382:	f04f 0200 	mov.w	r2, #0
 800c386:	f04f 0300 	mov.w	r3, #0
 800c38a:	00eb      	lsls	r3, r5, #3
 800c38c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c390:	00e2      	lsls	r2, r4, #3
 800c392:	1dcb      	adds	r3, r1, #7
 800c394:	08db      	lsrs	r3, r3, #3
 800c396:	00db      	lsls	r3, r3, #3
 800c398:	ebad 0d03 	sub.w	sp, sp, r3
 800c39c:	466b      	mov	r3, sp
 800c39e:	3300      	adds	r3, #0
 800c3a0:	60fb      	str	r3, [r7, #12]
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	460a      	mov	r2, r1
 800c3a6:	1e51      	subs	r1, r2, #1
 800c3a8:	78fa      	ldrb	r2, [r7, #3]
 800c3aa:	701a      	strb	r2, [r3, #0]
 800c3ac:	1c5a      	adds	r2, r3, #1
 800c3ae:	1e4b      	subs	r3, r1, #1
 800c3b0:	e003      	b.n	800c3ba <_ZN12FlashManager18WriteFlowPerSecondEh+0x76>
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	7011      	strb	r1, [r2, #0]
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	3201      	adds	r2, #1
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	daf9      	bge.n	800c3b2 <_ZN12FlashManager18WriteFlowPerSecondEh+0x6e>
	WriteData(FlowPerSecondAppendAddress,size, data);
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	7dd9      	ldrb	r1, [r3, #23]
 800c3c2:	697a      	ldr	r2, [r7, #20]
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	6878      	ldr	r0, [r7, #4]
 800c3c8:	f7ff fc76 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c3cc:	46b5      	mov	sp, r6
}
 800c3ce:	bf00      	nop
 800c3d0:	371c      	adds	r7, #28
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c3d8 <_ZN12FlashManager17ReadFlowPerSecondEv>:
uint8_t FlashManager::ReadFlowPerSecond(){
 800c3d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c3dc:	b089      	sub	sp, #36	@ 0x24
 800c3de:	af02      	add	r7, sp, #8
 800c3e0:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0xFF};
	ReadData(data,FlowPerSecondAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return value;
}
 800c3e2:	466b      	mov	r3, sp
 800c3e4:	461e      	mov	r6, r3
	size_t size=1;
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0xFF};
 800c3ea:	6979      	ldr	r1, [r7, #20]
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	3b01      	subs	r3, #1
 800c3f0:	613b      	str	r3, [r7, #16]
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	4688      	mov	r8, r1
 800c3f6:	4699      	mov	r9, r3
 800c3f8:	f04f 0200 	mov.w	r2, #0
 800c3fc:	f04f 0300 	mov.w	r3, #0
 800c400:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c404:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c408:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c40c:	2300      	movs	r3, #0
 800c40e:	460c      	mov	r4, r1
 800c410:	461d      	mov	r5, r3
 800c412:	f04f 0200 	mov.w	r2, #0
 800c416:	f04f 0300 	mov.w	r3, #0
 800c41a:	00eb      	lsls	r3, r5, #3
 800c41c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c420:	00e2      	lsls	r2, r4, #3
 800c422:	1dcb      	adds	r3, r1, #7
 800c424:	08db      	lsrs	r3, r3, #3
 800c426:	00db      	lsls	r3, r3, #3
 800c428:	ebad 0d03 	sub.w	sp, sp, r3
 800c42c:	ab02      	add	r3, sp, #8
 800c42e:	3300      	adds	r3, #0
 800c430:	60fb      	str	r3, [r7, #12]
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	460a      	mov	r2, r1
 800c436:	1e51      	subs	r1, r2, #1
 800c438:	22ff      	movs	r2, #255	@ 0xff
 800c43a:	701a      	strb	r2, [r3, #0]
 800c43c:	1c5a      	adds	r2, r3, #1
 800c43e:	1e4b      	subs	r3, r1, #1
 800c440:	e003      	b.n	800c44a <_ZN12FlashManager17ReadFlowPerSecondEv+0x72>
 800c442:	2100      	movs	r1, #0
 800c444:	7011      	strb	r1, [r2, #0]
 800c446:	3b01      	subs	r3, #1
 800c448:	3201      	adds	r2, #1
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	daf9      	bge.n	800c442 <_ZN12FlashManager17ReadFlowPerSecondEv+0x6a>
	ReadData(data,FlowPerSecondAppendAddress,size, false);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	7dda      	ldrb	r2, [r3, #23]
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	2100      	movs	r1, #0
 800c456:	9100      	str	r1, [sp, #0]
 800c458:	68f9      	ldr	r1, [r7, #12]
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f7ff face 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c460:	f107 030b 	add.w	r3, r7, #11
 800c464:	697a      	ldr	r2, [r7, #20]
 800c466:	68f9      	ldr	r1, [r7, #12]
 800c468:	4618      	mov	r0, r3
 800c46a:	f004 f9fe 	bl	801086a <memcpy>
    return value;
 800c46e:	7afb      	ldrb	r3, [r7, #11]
 800c470:	46b5      	mov	sp, r6
}
 800c472:	4618      	mov	r0, r3
 800c474:	371c      	adds	r7, #28
 800c476:	46bd      	mov	sp, r7
 800c478:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c47c <_ZN12FlashManager19WritePumpMaxRunTimeEh>:
void FlashManager::WritePumpMaxRunTime(uint8_t second){
 800c47c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c480:	b087      	sub	sp, #28
 800c482:	af00      	add	r7, sp, #0
 800c484:	6078      	str	r0, [r7, #4]
 800c486:	460b      	mov	r3, r1
 800c488:	70fb      	strb	r3, [r7, #3]
	size_t size=1;
    uint8_t data[size]={second};
	WriteData(PumpMaxRunTimeAppendAddress,size, data);
}
 800c48a:	466b      	mov	r3, sp
 800c48c:	461e      	mov	r6, r3
	size_t size=1;
 800c48e:	2301      	movs	r3, #1
 800c490:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={second};
 800c492:	6979      	ldr	r1, [r7, #20]
 800c494:	460b      	mov	r3, r1
 800c496:	3b01      	subs	r3, #1
 800c498:	613b      	str	r3, [r7, #16]
 800c49a:	2300      	movs	r3, #0
 800c49c:	4688      	mov	r8, r1
 800c49e:	4699      	mov	r9, r3
 800c4a0:	f04f 0200 	mov.w	r2, #0
 800c4a4:	f04f 0300 	mov.w	r3, #0
 800c4a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c4ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c4b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	460c      	mov	r4, r1
 800c4b8:	461d      	mov	r5, r3
 800c4ba:	f04f 0200 	mov.w	r2, #0
 800c4be:	f04f 0300 	mov.w	r3, #0
 800c4c2:	00eb      	lsls	r3, r5, #3
 800c4c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c4c8:	00e2      	lsls	r2, r4, #3
 800c4ca:	1dcb      	adds	r3, r1, #7
 800c4cc:	08db      	lsrs	r3, r3, #3
 800c4ce:	00db      	lsls	r3, r3, #3
 800c4d0:	ebad 0d03 	sub.w	sp, sp, r3
 800c4d4:	466b      	mov	r3, sp
 800c4d6:	3300      	adds	r3, #0
 800c4d8:	60fb      	str	r3, [r7, #12]
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	460a      	mov	r2, r1
 800c4de:	1e51      	subs	r1, r2, #1
 800c4e0:	78fa      	ldrb	r2, [r7, #3]
 800c4e2:	701a      	strb	r2, [r3, #0]
 800c4e4:	1c5a      	adds	r2, r3, #1
 800c4e6:	1e4b      	subs	r3, r1, #1
 800c4e8:	e003      	b.n	800c4f2 <_ZN12FlashManager19WritePumpMaxRunTimeEh+0x76>
 800c4ea:	2100      	movs	r1, #0
 800c4ec:	7011      	strb	r1, [r2, #0]
 800c4ee:	3b01      	subs	r3, #1
 800c4f0:	3201      	adds	r2, #1
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	daf9      	bge.n	800c4ea <_ZN12FlashManager19WritePumpMaxRunTimeEh+0x6e>
	WriteData(PumpMaxRunTimeAppendAddress,size, data);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	7e19      	ldrb	r1, [r3, #24]
 800c4fa:	697a      	ldr	r2, [r7, #20]
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7ff fbda 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c504:	46b5      	mov	sp, r6
}
 800c506:	bf00      	nop
 800c508:	371c      	adds	r7, #28
 800c50a:	46bd      	mov	sp, r7
 800c50c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c510 <_ZN12FlashManager18ReadPumpMaxRunTimeEv>:
uint8_t FlashManager::ReadPumpMaxRunTime(){
 800c510:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c514:	b089      	sub	sp, #36	@ 0x24
 800c516:	af02      	add	r7, sp, #8
 800c518:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0xFF};
	ReadData(data,PumpMaxRunTimeAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return value;
}
 800c51a:	466b      	mov	r3, sp
 800c51c:	461e      	mov	r6, r3
	size_t size=1;
 800c51e:	2301      	movs	r3, #1
 800c520:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0xFF};
 800c522:	6979      	ldr	r1, [r7, #20]
 800c524:	460b      	mov	r3, r1
 800c526:	3b01      	subs	r3, #1
 800c528:	613b      	str	r3, [r7, #16]
 800c52a:	2300      	movs	r3, #0
 800c52c:	4688      	mov	r8, r1
 800c52e:	4699      	mov	r9, r3
 800c530:	f04f 0200 	mov.w	r2, #0
 800c534:	f04f 0300 	mov.w	r3, #0
 800c538:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c53c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c540:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c544:	2300      	movs	r3, #0
 800c546:	460c      	mov	r4, r1
 800c548:	461d      	mov	r5, r3
 800c54a:	f04f 0200 	mov.w	r2, #0
 800c54e:	f04f 0300 	mov.w	r3, #0
 800c552:	00eb      	lsls	r3, r5, #3
 800c554:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c558:	00e2      	lsls	r2, r4, #3
 800c55a:	1dcb      	adds	r3, r1, #7
 800c55c:	08db      	lsrs	r3, r3, #3
 800c55e:	00db      	lsls	r3, r3, #3
 800c560:	ebad 0d03 	sub.w	sp, sp, r3
 800c564:	ab02      	add	r3, sp, #8
 800c566:	3300      	adds	r3, #0
 800c568:	60fb      	str	r3, [r7, #12]
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	460a      	mov	r2, r1
 800c56e:	1e51      	subs	r1, r2, #1
 800c570:	22ff      	movs	r2, #255	@ 0xff
 800c572:	701a      	strb	r2, [r3, #0]
 800c574:	1c5a      	adds	r2, r3, #1
 800c576:	1e4b      	subs	r3, r1, #1
 800c578:	e003      	b.n	800c582 <_ZN12FlashManager18ReadPumpMaxRunTimeEv+0x72>
 800c57a:	2100      	movs	r1, #0
 800c57c:	7011      	strb	r1, [r2, #0]
 800c57e:	3b01      	subs	r3, #1
 800c580:	3201      	adds	r2, #1
 800c582:	2b00      	cmp	r3, #0
 800c584:	daf9      	bge.n	800c57a <_ZN12FlashManager18ReadPumpMaxRunTimeEv+0x6a>
	ReadData(data,PumpMaxRunTimeAppendAddress,size, false);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	7e1a      	ldrb	r2, [r3, #24]
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	2100      	movs	r1, #0
 800c58e:	9100      	str	r1, [sp, #0]
 800c590:	68f9      	ldr	r1, [r7, #12]
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7ff fa32 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c598:	f107 030b 	add.w	r3, r7, #11
 800c59c:	697a      	ldr	r2, [r7, #20]
 800c59e:	68f9      	ldr	r1, [r7, #12]
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f004 f962 	bl	801086a <memcpy>
    return value;
 800c5a6:	7afb      	ldrb	r3, [r7, #11]
 800c5a8:	46b5      	mov	sp, r6
}
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	371c      	adds	r7, #28
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c5b4 <_ZN12FlashManager20WriteValveMaxRunTimeEh>:
void FlashManager::WriteValveMaxRunTime(uint8_t second){
 800c5b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5b8:	b087      	sub	sp, #28
 800c5ba:	af00      	add	r7, sp, #0
 800c5bc:	6078      	str	r0, [r7, #4]
 800c5be:	460b      	mov	r3, r1
 800c5c0:	70fb      	strb	r3, [r7, #3]
	size_t size=1;
    uint8_t data[size]={second};
	WriteData(ValveMaxRunTimeAppendAddress,size, data);
}
 800c5c2:	466b      	mov	r3, sp
 800c5c4:	461e      	mov	r6, r3
	size_t size=1;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	617b      	str	r3, [r7, #20]
    uint8_t data[size]={second};
 800c5ca:	6979      	ldr	r1, [r7, #20]
 800c5cc:	460b      	mov	r3, r1
 800c5ce:	3b01      	subs	r3, #1
 800c5d0:	613b      	str	r3, [r7, #16]
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	4688      	mov	r8, r1
 800c5d6:	4699      	mov	r9, r3
 800c5d8:	f04f 0200 	mov.w	r2, #0
 800c5dc:	f04f 0300 	mov.w	r3, #0
 800c5e0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c5e4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c5e8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	460c      	mov	r4, r1
 800c5f0:	461d      	mov	r5, r3
 800c5f2:	f04f 0200 	mov.w	r2, #0
 800c5f6:	f04f 0300 	mov.w	r3, #0
 800c5fa:	00eb      	lsls	r3, r5, #3
 800c5fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c600:	00e2      	lsls	r2, r4, #3
 800c602:	1dcb      	adds	r3, r1, #7
 800c604:	08db      	lsrs	r3, r3, #3
 800c606:	00db      	lsls	r3, r3, #3
 800c608:	ebad 0d03 	sub.w	sp, sp, r3
 800c60c:	466b      	mov	r3, sp
 800c60e:	3300      	adds	r3, #0
 800c610:	60fb      	str	r3, [r7, #12]
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	460a      	mov	r2, r1
 800c616:	1e51      	subs	r1, r2, #1
 800c618:	78fa      	ldrb	r2, [r7, #3]
 800c61a:	701a      	strb	r2, [r3, #0]
 800c61c:	1c5a      	adds	r2, r3, #1
 800c61e:	1e4b      	subs	r3, r1, #1
 800c620:	e003      	b.n	800c62a <_ZN12FlashManager20WriteValveMaxRunTimeEh+0x76>
 800c622:	2100      	movs	r1, #0
 800c624:	7011      	strb	r1, [r2, #0]
 800c626:	3b01      	subs	r3, #1
 800c628:	3201      	adds	r2, #1
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	daf9      	bge.n	800c622 <_ZN12FlashManager20WriteValveMaxRunTimeEh+0x6e>
	WriteData(ValveMaxRunTimeAppendAddress,size, data);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	7e59      	ldrb	r1, [r3, #25]
 800c632:	697a      	ldr	r2, [r7, #20]
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f7ff fb3e 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c63c:	46b5      	mov	sp, r6
}
 800c63e:	bf00      	nop
 800c640:	371c      	adds	r7, #28
 800c642:	46bd      	mov	sp, r7
 800c644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c648 <_ZN12FlashManager19ReadValveMaxRunTimeEv>:
uint8_t FlashManager::ReadValveMaxRunTime(){
 800c648:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c64c:	b089      	sub	sp, #36	@ 0x24
 800c64e:	af02      	add	r7, sp, #8
 800c650:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0xFF};
	ReadData(data,ValveMaxRunTimeAppendAddress,size, false);
	uint8_t value;
    memcpy(&value, data, size);
    return value;
}
 800c652:	466b      	mov	r3, sp
 800c654:	461e      	mov	r6, r3
	size_t size=1;
 800c656:	2301      	movs	r3, #1
 800c658:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0xFF};
 800c65a:	6979      	ldr	r1, [r7, #20]
 800c65c:	460b      	mov	r3, r1
 800c65e:	3b01      	subs	r3, #1
 800c660:	613b      	str	r3, [r7, #16]
 800c662:	2300      	movs	r3, #0
 800c664:	4688      	mov	r8, r1
 800c666:	4699      	mov	r9, r3
 800c668:	f04f 0200 	mov.w	r2, #0
 800c66c:	f04f 0300 	mov.w	r3, #0
 800c670:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c674:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c678:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c67c:	2300      	movs	r3, #0
 800c67e:	460c      	mov	r4, r1
 800c680:	461d      	mov	r5, r3
 800c682:	f04f 0200 	mov.w	r2, #0
 800c686:	f04f 0300 	mov.w	r3, #0
 800c68a:	00eb      	lsls	r3, r5, #3
 800c68c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c690:	00e2      	lsls	r2, r4, #3
 800c692:	1dcb      	adds	r3, r1, #7
 800c694:	08db      	lsrs	r3, r3, #3
 800c696:	00db      	lsls	r3, r3, #3
 800c698:	ebad 0d03 	sub.w	sp, sp, r3
 800c69c:	ab02      	add	r3, sp, #8
 800c69e:	3300      	adds	r3, #0
 800c6a0:	60fb      	str	r3, [r7, #12]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	460a      	mov	r2, r1
 800c6a6:	1e51      	subs	r1, r2, #1
 800c6a8:	22ff      	movs	r2, #255	@ 0xff
 800c6aa:	701a      	strb	r2, [r3, #0]
 800c6ac:	1c5a      	adds	r2, r3, #1
 800c6ae:	1e4b      	subs	r3, r1, #1
 800c6b0:	e003      	b.n	800c6ba <_ZN12FlashManager19ReadValveMaxRunTimeEv+0x72>
 800c6b2:	2100      	movs	r1, #0
 800c6b4:	7011      	strb	r1, [r2, #0]
 800c6b6:	3b01      	subs	r3, #1
 800c6b8:	3201      	adds	r2, #1
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	daf9      	bge.n	800c6b2 <_ZN12FlashManager19ReadValveMaxRunTimeEv+0x6a>
	ReadData(data,ValveMaxRunTimeAppendAddress,size, false);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	7e5a      	ldrb	r2, [r3, #25]
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	2100      	movs	r1, #0
 800c6c6:	9100      	str	r1, [sp, #0]
 800c6c8:	68f9      	ldr	r1, [r7, #12]
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f7ff f996 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c6d0:	f107 030b 	add.w	r3, r7, #11
 800c6d4:	697a      	ldr	r2, [r7, #20]
 800c6d6:	68f9      	ldr	r1, [r7, #12]
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f004 f8c6 	bl	801086a <memcpy>
    return value;
 800c6de:	7afb      	ldrb	r3, [r7, #11]
 800c6e0:	46b5      	mov	sp, r6
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	371c      	adds	r7, #28
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c6ec <_ZN12FlashManager13WriteFlowRateEd>:
void FlashManager::WriteFlowRate(double_t rate){
 800c6ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c6f0:	b089      	sub	sp, #36	@ 0x24
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	60f8      	str	r0, [r7, #12]
 800c6f6:	ed87 0b00 	vstr	d0, [r7]
	size_t size=8;
    uint8_t data[size];
    memcpy(data, &rate, size);
	WriteData(FlowRateAppendAddress,size, data);
}
 800c6fa:	466b      	mov	r3, sp
 800c6fc:	461e      	mov	r6, r3
	size_t size=8;
 800c6fe:	2308      	movs	r3, #8
 800c700:	61fb      	str	r3, [r7, #28]
    uint8_t data[size];
 800c702:	69f9      	ldr	r1, [r7, #28]
 800c704:	460b      	mov	r3, r1
 800c706:	3b01      	subs	r3, #1
 800c708:	61bb      	str	r3, [r7, #24]
 800c70a:	2300      	movs	r3, #0
 800c70c:	4688      	mov	r8, r1
 800c70e:	4699      	mov	r9, r3
 800c710:	f04f 0200 	mov.w	r2, #0
 800c714:	f04f 0300 	mov.w	r3, #0
 800c718:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c71c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c720:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c724:	2300      	movs	r3, #0
 800c726:	460c      	mov	r4, r1
 800c728:	461d      	mov	r5, r3
 800c72a:	f04f 0200 	mov.w	r2, #0
 800c72e:	f04f 0300 	mov.w	r3, #0
 800c732:	00eb      	lsls	r3, r5, #3
 800c734:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c738:	00e2      	lsls	r2, r4, #3
 800c73a:	1dcb      	adds	r3, r1, #7
 800c73c:	08db      	lsrs	r3, r3, #3
 800c73e:	00db      	lsls	r3, r3, #3
 800c740:	ebad 0d03 	sub.w	sp, sp, r3
 800c744:	466b      	mov	r3, sp
 800c746:	3300      	adds	r3, #0
 800c748:	617b      	str	r3, [r7, #20]
    memcpy(data, &rate, size);
 800c74a:	463b      	mov	r3, r7
 800c74c:	69fa      	ldr	r2, [r7, #28]
 800c74e:	4619      	mov	r1, r3
 800c750:	6978      	ldr	r0, [r7, #20]
 800c752:	f004 f88a 	bl	801086a <memcpy>
	WriteData(FlowRateAppendAddress,size, data);
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	7b19      	ldrb	r1, [r3, #12]
 800c75a:	69fa      	ldr	r2, [r7, #28]
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	68f8      	ldr	r0, [r7, #12]
 800c760:	f7ff faaa 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c764:	46b5      	mov	sp, r6
}
 800c766:	bf00      	nop
 800c768:	3724      	adds	r7, #36	@ 0x24
 800c76a:	46bd      	mov	sp, r7
 800c76c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c770 <_ZN12FlashManager12ReadFlowRateEv>:
double_t FlashManager::ReadFlowRate(){
 800c770:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c774:	b08b      	sub	sp, #44	@ 0x2c
 800c776:	af02      	add	r7, sp, #8
 800c778:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,FlowRateAppendAddress,size, false);
    double_t value;
    memcpy(&value, data, size);
    return value;
}
 800c77a:	466b      	mov	r3, sp
 800c77c:	461e      	mov	r6, r3
	size_t size=8;
 800c77e:	2308      	movs	r3, #8
 800c780:	61fb      	str	r3, [r7, #28]
	uint8_t data[size]={0};
 800c782:	69f9      	ldr	r1, [r7, #28]
 800c784:	460b      	mov	r3, r1
 800c786:	3b01      	subs	r3, #1
 800c788:	61bb      	str	r3, [r7, #24]
 800c78a:	2300      	movs	r3, #0
 800c78c:	4688      	mov	r8, r1
 800c78e:	4699      	mov	r9, r3
 800c790:	f04f 0200 	mov.w	r2, #0
 800c794:	f04f 0300 	mov.w	r3, #0
 800c798:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c79c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c7a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	460c      	mov	r4, r1
 800c7a8:	461d      	mov	r5, r3
 800c7aa:	f04f 0200 	mov.w	r2, #0
 800c7ae:	f04f 0300 	mov.w	r3, #0
 800c7b2:	00eb      	lsls	r3, r5, #3
 800c7b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c7b8:	00e2      	lsls	r2, r4, #3
 800c7ba:	1dcb      	adds	r3, r1, #7
 800c7bc:	08db      	lsrs	r3, r3, #3
 800c7be:	00db      	lsls	r3, r3, #3
 800c7c0:	ebad 0d03 	sub.w	sp, sp, r3
 800c7c4:	ab02      	add	r3, sp, #8
 800c7c6:	3300      	adds	r3, #0
 800c7c8:	617b      	str	r3, [r7, #20]
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	460a      	mov	r2, r1
 800c7ce:	1e51      	subs	r1, r2, #1
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	701a      	strb	r2, [r3, #0]
 800c7d4:	1c5a      	adds	r2, r3, #1
 800c7d6:	1e4b      	subs	r3, r1, #1
 800c7d8:	e003      	b.n	800c7e2 <_ZN12FlashManager12ReadFlowRateEv+0x72>
 800c7da:	2100      	movs	r1, #0
 800c7dc:	7011      	strb	r1, [r2, #0]
 800c7de:	3b01      	subs	r3, #1
 800c7e0:	3201      	adds	r2, #1
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	daf9      	bge.n	800c7da <_ZN12FlashManager12ReadFlowRateEv+0x6a>
	ReadData(data,FlowRateAppendAddress,size, false);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	7b1a      	ldrb	r2, [r3, #12]
 800c7ea:	69fb      	ldr	r3, [r7, #28]
 800c7ec:	2100      	movs	r1, #0
 800c7ee:	9100      	str	r1, [sp, #0]
 800c7f0:	6979      	ldr	r1, [r7, #20]
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f7ff f902 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c7f8:	f107 0308 	add.w	r3, r7, #8
 800c7fc:	69fa      	ldr	r2, [r7, #28]
 800c7fe:	6979      	ldr	r1, [r7, #20]
 800c800:	4618      	mov	r0, r3
 800c802:	f004 f832 	bl	801086a <memcpy>
    return value;
 800c806:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c80a:	46b5      	mov	sp, r6
 800c80c:	ec43 2b17 	vmov	d7, r2, r3
}
 800c810:	eeb0 0a47 	vmov.f32	s0, s14
 800c814:	eef0 0a67 	vmov.f32	s1, s15
 800c818:	3724      	adds	r7, #36	@ 0x24
 800c81a:	46bd      	mov	sp, r7
 800c81c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c820 <_ZN12FlashManager15WriteVolumeRateEd>:

void FlashManager::WriteVolumeRate(double_t rate){
 800c820:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c824:	b089      	sub	sp, #36	@ 0x24
 800c826:	af00      	add	r7, sp, #0
 800c828:	60f8      	str	r0, [r7, #12]
 800c82a:	ed87 0b00 	vstr	d0, [r7]
	size_t size=8;
    uint8_t data[size];
    memcpy(data, &rate, size);
	WriteData(VolumeRateAppendAddress, size, data);
}
 800c82e:	466b      	mov	r3, sp
 800c830:	461e      	mov	r6, r3
	size_t size=8;
 800c832:	2308      	movs	r3, #8
 800c834:	61fb      	str	r3, [r7, #28]
    uint8_t data[size];
 800c836:	69f9      	ldr	r1, [r7, #28]
 800c838:	460b      	mov	r3, r1
 800c83a:	3b01      	subs	r3, #1
 800c83c:	61bb      	str	r3, [r7, #24]
 800c83e:	2300      	movs	r3, #0
 800c840:	4688      	mov	r8, r1
 800c842:	4699      	mov	r9, r3
 800c844:	f04f 0200 	mov.w	r2, #0
 800c848:	f04f 0300 	mov.w	r3, #0
 800c84c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c850:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c854:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c858:	2300      	movs	r3, #0
 800c85a:	460c      	mov	r4, r1
 800c85c:	461d      	mov	r5, r3
 800c85e:	f04f 0200 	mov.w	r2, #0
 800c862:	f04f 0300 	mov.w	r3, #0
 800c866:	00eb      	lsls	r3, r5, #3
 800c868:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c86c:	00e2      	lsls	r2, r4, #3
 800c86e:	1dcb      	adds	r3, r1, #7
 800c870:	08db      	lsrs	r3, r3, #3
 800c872:	00db      	lsls	r3, r3, #3
 800c874:	ebad 0d03 	sub.w	sp, sp, r3
 800c878:	466b      	mov	r3, sp
 800c87a:	3300      	adds	r3, #0
 800c87c:	617b      	str	r3, [r7, #20]
    memcpy(data, &rate, size);
 800c87e:	463b      	mov	r3, r7
 800c880:	69fa      	ldr	r2, [r7, #28]
 800c882:	4619      	mov	r1, r3
 800c884:	6978      	ldr	r0, [r7, #20]
 800c886:	f003 fff0 	bl	801086a <memcpy>
	WriteData(VolumeRateAppendAddress, size, data);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	7b59      	ldrb	r1, [r3, #13]
 800c88e:	69fa      	ldr	r2, [r7, #28]
 800c890:	697b      	ldr	r3, [r7, #20]
 800c892:	68f8      	ldr	r0, [r7, #12]
 800c894:	f7ff fa10 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c898:	46b5      	mov	sp, r6
}
 800c89a:	bf00      	nop
 800c89c:	3724      	adds	r7, #36	@ 0x24
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c8a4 <_ZN12FlashManager14ReadVolumeRateEv>:
double_t FlashManager::ReadVolumeRate(){
 800c8a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c8a8:	b08b      	sub	sp, #44	@ 0x2c
 800c8aa:	af02      	add	r7, sp, #8
 800c8ac:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,VolumeRateAppendAddress, size, false);
    double_t value;
    memcpy(&value, data, size);
    return value;
}
 800c8ae:	466b      	mov	r3, sp
 800c8b0:	461e      	mov	r6, r3
	size_t size=8;
 800c8b2:	2308      	movs	r3, #8
 800c8b4:	61fb      	str	r3, [r7, #28]
	uint8_t data[size]={0};
 800c8b6:	69f9      	ldr	r1, [r7, #28]
 800c8b8:	460b      	mov	r3, r1
 800c8ba:	3b01      	subs	r3, #1
 800c8bc:	61bb      	str	r3, [r7, #24]
 800c8be:	2300      	movs	r3, #0
 800c8c0:	4688      	mov	r8, r1
 800c8c2:	4699      	mov	r9, r3
 800c8c4:	f04f 0200 	mov.w	r2, #0
 800c8c8:	f04f 0300 	mov.w	r3, #0
 800c8cc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c8d0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c8d4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c8d8:	2300      	movs	r3, #0
 800c8da:	460c      	mov	r4, r1
 800c8dc:	461d      	mov	r5, r3
 800c8de:	f04f 0200 	mov.w	r2, #0
 800c8e2:	f04f 0300 	mov.w	r3, #0
 800c8e6:	00eb      	lsls	r3, r5, #3
 800c8e8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c8ec:	00e2      	lsls	r2, r4, #3
 800c8ee:	1dcb      	adds	r3, r1, #7
 800c8f0:	08db      	lsrs	r3, r3, #3
 800c8f2:	00db      	lsls	r3, r3, #3
 800c8f4:	ebad 0d03 	sub.w	sp, sp, r3
 800c8f8:	ab02      	add	r3, sp, #8
 800c8fa:	3300      	adds	r3, #0
 800c8fc:	617b      	str	r3, [r7, #20]
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	460a      	mov	r2, r1
 800c902:	1e51      	subs	r1, r2, #1
 800c904:	2200      	movs	r2, #0
 800c906:	701a      	strb	r2, [r3, #0]
 800c908:	1c5a      	adds	r2, r3, #1
 800c90a:	1e4b      	subs	r3, r1, #1
 800c90c:	e003      	b.n	800c916 <_ZN12FlashManager14ReadVolumeRateEv+0x72>
 800c90e:	2100      	movs	r1, #0
 800c910:	7011      	strb	r1, [r2, #0]
 800c912:	3b01      	subs	r3, #1
 800c914:	3201      	adds	r2, #1
 800c916:	2b00      	cmp	r3, #0
 800c918:	daf9      	bge.n	800c90e <_ZN12FlashManager14ReadVolumeRateEv+0x6a>
	ReadData(data,VolumeRateAppendAddress, size, false);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	7b5a      	ldrb	r2, [r3, #13]
 800c91e:	69fb      	ldr	r3, [r7, #28]
 800c920:	2100      	movs	r1, #0
 800c922:	9100      	str	r1, [sp, #0]
 800c924:	6979      	ldr	r1, [r7, #20]
 800c926:	6878      	ldr	r0, [r7, #4]
 800c928:	f7ff f868 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800c92c:	f107 0308 	add.w	r3, r7, #8
 800c930:	69fa      	ldr	r2, [r7, #28]
 800c932:	6979      	ldr	r1, [r7, #20]
 800c934:	4618      	mov	r0, r3
 800c936:	f003 ff98 	bl	801086a <memcpy>
    return value;
 800c93a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c93e:	46b5      	mov	sp, r6
 800c940:	ec43 2b17 	vmov	d7, r2, r3
}
 800c944:	eeb0 0a47 	vmov.f32	s0, s14
 800c948:	eef0 0a67 	vmov.f32	s1, s15
 800c94c:	3724      	adds	r7, #36	@ 0x24
 800c94e:	46bd      	mov	sp, r7
 800c950:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c954 <_ZN12FlashManager18WriteVolumeAverageEm>:

void FlashManager::WriteVolumeAverage(uint32_t avg){
 800c954:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c958:	b087      	sub	sp, #28
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
 800c95e:	6039      	str	r1, [r7, #0]
	size_t size=4;
    uint8_t data[size];
    memcpy(data, &avg, size);
	WriteData(VolumeAverageAppendAddress, size, data);
}
 800c960:	466b      	mov	r3, sp
 800c962:	461e      	mov	r6, r3
	size_t size=4;
 800c964:	2304      	movs	r3, #4
 800c966:	617b      	str	r3, [r7, #20]
    uint8_t data[size];
 800c968:	6979      	ldr	r1, [r7, #20]
 800c96a:	460b      	mov	r3, r1
 800c96c:	3b01      	subs	r3, #1
 800c96e:	613b      	str	r3, [r7, #16]
 800c970:	2300      	movs	r3, #0
 800c972:	4688      	mov	r8, r1
 800c974:	4699      	mov	r9, r3
 800c976:	f04f 0200 	mov.w	r2, #0
 800c97a:	f04f 0300 	mov.w	r3, #0
 800c97e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c982:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c986:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c98a:	2300      	movs	r3, #0
 800c98c:	460c      	mov	r4, r1
 800c98e:	461d      	mov	r5, r3
 800c990:	f04f 0200 	mov.w	r2, #0
 800c994:	f04f 0300 	mov.w	r3, #0
 800c998:	00eb      	lsls	r3, r5, #3
 800c99a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c99e:	00e2      	lsls	r2, r4, #3
 800c9a0:	1dcb      	adds	r3, r1, #7
 800c9a2:	08db      	lsrs	r3, r3, #3
 800c9a4:	00db      	lsls	r3, r3, #3
 800c9a6:	ebad 0d03 	sub.w	sp, sp, r3
 800c9aa:	466b      	mov	r3, sp
 800c9ac:	3300      	adds	r3, #0
 800c9ae:	60fb      	str	r3, [r7, #12]
    memcpy(data, &avg, size);
 800c9b0:	463b      	mov	r3, r7
 800c9b2:	697a      	ldr	r2, [r7, #20]
 800c9b4:	4619      	mov	r1, r3
 800c9b6:	68f8      	ldr	r0, [r7, #12]
 800c9b8:	f003 ff57 	bl	801086a <memcpy>
	WriteData(VolumeAverageAppendAddress, size, data);
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	7bd9      	ldrb	r1, [r3, #15]
 800c9c0:	697a      	ldr	r2, [r7, #20]
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f7ff f977 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800c9ca:	46b5      	mov	sp, r6
}
 800c9cc:	bf00      	nop
 800c9ce:	371c      	adds	r7, #28
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c9d6 <_ZN12FlashManager17ReadVolumeAverageEv>:
uint32_t FlashManager::ReadVolumeAverage(){
 800c9d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9da:	b089      	sub	sp, #36	@ 0x24
 800c9dc:	af02      	add	r7, sp, #8
 800c9de:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,VolumeAverageAppendAddress,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800c9e0:	466b      	mov	r3, sp
 800c9e2:	461e      	mov	r6, r3
	size_t size=4;
 800c9e4:	2304      	movs	r3, #4
 800c9e6:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800c9e8:	6979      	ldr	r1, [r7, #20]
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	3b01      	subs	r3, #1
 800c9ee:	613b      	str	r3, [r7, #16]
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	4688      	mov	r8, r1
 800c9f4:	4699      	mov	r9, r3
 800c9f6:	f04f 0200 	mov.w	r2, #0
 800c9fa:	f04f 0300 	mov.w	r3, #0
 800c9fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ca02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ca06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	460c      	mov	r4, r1
 800ca0e:	461d      	mov	r5, r3
 800ca10:	f04f 0200 	mov.w	r2, #0
 800ca14:	f04f 0300 	mov.w	r3, #0
 800ca18:	00eb      	lsls	r3, r5, #3
 800ca1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ca1e:	00e2      	lsls	r2, r4, #3
 800ca20:	1dcb      	adds	r3, r1, #7
 800ca22:	08db      	lsrs	r3, r3, #3
 800ca24:	00db      	lsls	r3, r3, #3
 800ca26:	ebad 0d03 	sub.w	sp, sp, r3
 800ca2a:	ab02      	add	r3, sp, #8
 800ca2c:	3300      	adds	r3, #0
 800ca2e:	60fb      	str	r3, [r7, #12]
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	460a      	mov	r2, r1
 800ca34:	1e51      	subs	r1, r2, #1
 800ca36:	2200      	movs	r2, #0
 800ca38:	701a      	strb	r2, [r3, #0]
 800ca3a:	1c5a      	adds	r2, r3, #1
 800ca3c:	1e4b      	subs	r3, r1, #1
 800ca3e:	e003      	b.n	800ca48 <_ZN12FlashManager17ReadVolumeAverageEv+0x72>
 800ca40:	2100      	movs	r1, #0
 800ca42:	7011      	strb	r1, [r2, #0]
 800ca44:	3b01      	subs	r3, #1
 800ca46:	3201      	adds	r2, #1
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	daf9      	bge.n	800ca40 <_ZN12FlashManager17ReadVolumeAverageEv+0x6a>
	ReadData(data,VolumeAverageAppendAddress,size, false);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	7bda      	ldrb	r2, [r3, #15]
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	2100      	movs	r1, #0
 800ca54:	9100      	str	r1, [sp, #0]
 800ca56:	68f9      	ldr	r1, [r7, #12]
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f7fe ffcf 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800ca5e:	f107 0308 	add.w	r3, r7, #8
 800ca62:	697a      	ldr	r2, [r7, #20]
 800ca64:	68f9      	ldr	r1, [r7, #12]
 800ca66:	4618      	mov	r0, r3
 800ca68:	f003 feff 	bl	801086a <memcpy>
    return value;
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	46b5      	mov	sp, r6
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	371c      	adds	r7, #28
 800ca74:	46bd      	mov	sp, r7
 800ca76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800ca7a <_ZN12FlashManager16WriteFlowAverageEm>:
void FlashManager::WriteFlowAverage(uint32_t avg){
 800ca7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca7e:	b087      	sub	sp, #28
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
 800ca84:	6039      	str	r1, [r7, #0]
	size_t size=4;
    uint8_t data[size];
    memcpy(data, &avg, size);
	WriteData(FlowAverageAppendAddress, size, data);
}
 800ca86:	466b      	mov	r3, sp
 800ca88:	461e      	mov	r6, r3
	size_t size=4;
 800ca8a:	2304      	movs	r3, #4
 800ca8c:	617b      	str	r3, [r7, #20]
    uint8_t data[size];
 800ca8e:	6979      	ldr	r1, [r7, #20]
 800ca90:	460b      	mov	r3, r1
 800ca92:	3b01      	subs	r3, #1
 800ca94:	613b      	str	r3, [r7, #16]
 800ca96:	2300      	movs	r3, #0
 800ca98:	4688      	mov	r8, r1
 800ca9a:	4699      	mov	r9, r3
 800ca9c:	f04f 0200 	mov.w	r2, #0
 800caa0:	f04f 0300 	mov.w	r3, #0
 800caa4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800caa8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800caac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cab0:	2300      	movs	r3, #0
 800cab2:	460c      	mov	r4, r1
 800cab4:	461d      	mov	r5, r3
 800cab6:	f04f 0200 	mov.w	r2, #0
 800caba:	f04f 0300 	mov.w	r3, #0
 800cabe:	00eb      	lsls	r3, r5, #3
 800cac0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cac4:	00e2      	lsls	r2, r4, #3
 800cac6:	1dcb      	adds	r3, r1, #7
 800cac8:	08db      	lsrs	r3, r3, #3
 800caca:	00db      	lsls	r3, r3, #3
 800cacc:	ebad 0d03 	sub.w	sp, sp, r3
 800cad0:	466b      	mov	r3, sp
 800cad2:	3300      	adds	r3, #0
 800cad4:	60fb      	str	r3, [r7, #12]
    memcpy(data, &avg, size);
 800cad6:	463b      	mov	r3, r7
 800cad8:	697a      	ldr	r2, [r7, #20]
 800cada:	4619      	mov	r1, r3
 800cadc:	68f8      	ldr	r0, [r7, #12]
 800cade:	f003 fec4 	bl	801086a <memcpy>
	WriteData(FlowAverageAppendAddress, size, data);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	7b99      	ldrb	r1, [r3, #14]
 800cae6:	697a      	ldr	r2, [r7, #20]
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	6878      	ldr	r0, [r7, #4]
 800caec:	f7ff f8e4 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800caf0:	46b5      	mov	sp, r6
}
 800caf2:	bf00      	nop
 800caf4:	371c      	adds	r7, #28
 800caf6:	46bd      	mov	sp, r7
 800caf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800cafc <_ZN12FlashManager15ReadFlowAverageEv>:
uint32_t FlashManager::ReadFlowAverage(){
 800cafc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb00:	b089      	sub	sp, #36	@ 0x24
 800cb02:	af02      	add	r7, sp, #8
 800cb04:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,FlowAverageAppendAddress,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800cb06:	466b      	mov	r3, sp
 800cb08:	461e      	mov	r6, r3
	size_t size=4;
 800cb0a:	2304      	movs	r3, #4
 800cb0c:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800cb0e:	6979      	ldr	r1, [r7, #20]
 800cb10:	460b      	mov	r3, r1
 800cb12:	3b01      	subs	r3, #1
 800cb14:	613b      	str	r3, [r7, #16]
 800cb16:	2300      	movs	r3, #0
 800cb18:	4688      	mov	r8, r1
 800cb1a:	4699      	mov	r9, r3
 800cb1c:	f04f 0200 	mov.w	r2, #0
 800cb20:	f04f 0300 	mov.w	r3, #0
 800cb24:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cb28:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cb2c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cb30:	2300      	movs	r3, #0
 800cb32:	460c      	mov	r4, r1
 800cb34:	461d      	mov	r5, r3
 800cb36:	f04f 0200 	mov.w	r2, #0
 800cb3a:	f04f 0300 	mov.w	r3, #0
 800cb3e:	00eb      	lsls	r3, r5, #3
 800cb40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cb44:	00e2      	lsls	r2, r4, #3
 800cb46:	1dcb      	adds	r3, r1, #7
 800cb48:	08db      	lsrs	r3, r3, #3
 800cb4a:	00db      	lsls	r3, r3, #3
 800cb4c:	ebad 0d03 	sub.w	sp, sp, r3
 800cb50:	ab02      	add	r3, sp, #8
 800cb52:	3300      	adds	r3, #0
 800cb54:	60fb      	str	r3, [r7, #12]
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	460a      	mov	r2, r1
 800cb5a:	1e51      	subs	r1, r2, #1
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	701a      	strb	r2, [r3, #0]
 800cb60:	1c5a      	adds	r2, r3, #1
 800cb62:	1e4b      	subs	r3, r1, #1
 800cb64:	e003      	b.n	800cb6e <_ZN12FlashManager15ReadFlowAverageEv+0x72>
 800cb66:	2100      	movs	r1, #0
 800cb68:	7011      	strb	r1, [r2, #0]
 800cb6a:	3b01      	subs	r3, #1
 800cb6c:	3201      	adds	r2, #1
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	daf9      	bge.n	800cb66 <_ZN12FlashManager15ReadFlowAverageEv+0x6a>
	ReadData(data,FlowAverageAppendAddress,size, false);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	7b9a      	ldrb	r2, [r3, #14]
 800cb76:	697b      	ldr	r3, [r7, #20]
 800cb78:	2100      	movs	r1, #0
 800cb7a:	9100      	str	r1, [sp, #0]
 800cb7c:	68f9      	ldr	r1, [r7, #12]
 800cb7e:	6878      	ldr	r0, [r7, #4]
 800cb80:	f7fe ff3c 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800cb84:	f107 0308 	add.w	r3, r7, #8
 800cb88:	697a      	ldr	r2, [r7, #20]
 800cb8a:	68f9      	ldr	r1, [r7, #12]
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f003 fe6c 	bl	801086a <memcpy>
    return value;
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	46b5      	mov	sp, r6
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	371c      	adds	r7, #28
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800cba0 <_ZN12FlashManager17WriteFirstEmgDataEttt>:
void FlashManager::WriteFirstEmgData(uint16_t maxTrim, uint16_t zeroPointMaxTrim, uint16_t zeroPointMinTrim){
 800cba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cba4:	b093      	sub	sp, #76	@ 0x4c
 800cba6:	af00      	add	r7, sp, #0
 800cba8:	6278      	str	r0, [r7, #36]	@ 0x24
 800cbaa:	4610      	mov	r0, r2
 800cbac:	461a      	mov	r2, r3
 800cbae:	460b      	mov	r3, r1
 800cbb0:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	843b      	strh	r3, [r7, #32]
 800cbb6:	4613      	mov	r3, r2
 800cbb8:	83fb      	strh	r3, [r7, #30]
    memcpy(zeroPointMaxTrimData, &zeroPointMaxTrim, size);
    memcpy(zeroPointMinTrimData, &zeroPointMinTrim, size);
	WriteData(FirstEmgAppendAddress, size, maxTrimData);
	WriteData(FirstEmgAppendAddress+2, size, zeroPointMaxTrimData);
	WriteData(FirstEmgAppendAddress+4, size, zeroPointMinTrimData);
}
 800cbba:	466b      	mov	r3, sp
 800cbbc:	461e      	mov	r6, r3
	size_t size=2;
 800cbbe:	2302      	movs	r3, #2
 800cbc0:	647b      	str	r3, [r7, #68]	@ 0x44
    uint8_t maxTrimData[size];
 800cbc2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cbc4:	460b      	mov	r3, r1
 800cbc6:	3b01      	subs	r3, #1
 800cbc8:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbca:	2300      	movs	r3, #0
 800cbcc:	460c      	mov	r4, r1
 800cbce:	461d      	mov	r5, r3
 800cbd0:	f04f 0200 	mov.w	r2, #0
 800cbd4:	f04f 0300 	mov.w	r3, #0
 800cbd8:	00eb      	lsls	r3, r5, #3
 800cbda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cbde:	00e2      	lsls	r2, r4, #3
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	6139      	str	r1, [r7, #16]
 800cbe4:	617b      	str	r3, [r7, #20]
 800cbe6:	f04f 0200 	mov.w	r2, #0
 800cbea:	f04f 0300 	mov.w	r3, #0
 800cbee:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800cbf2:	4628      	mov	r0, r5
 800cbf4:	00c3      	lsls	r3, r0, #3
 800cbf6:	4620      	mov	r0, r4
 800cbf8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800cbfc:	4620      	mov	r0, r4
 800cbfe:	00c2      	lsls	r2, r0, #3
 800cc00:	1dcb      	adds	r3, r1, #7
 800cc02:	08db      	lsrs	r3, r3, #3
 800cc04:	00db      	lsls	r3, r3, #3
 800cc06:	ebad 0d03 	sub.w	sp, sp, r3
 800cc0a:	466b      	mov	r3, sp
 800cc0c:	3300      	adds	r3, #0
 800cc0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint8_t zeroPointMaxTrimData[size];
 800cc10:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cc12:	460b      	mov	r3, r1
 800cc14:	3b01      	subs	r3, #1
 800cc16:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cc18:	2300      	movs	r3, #0
 800cc1a:	60b9      	str	r1, [r7, #8]
 800cc1c:	60fb      	str	r3, [r7, #12]
 800cc1e:	f04f 0200 	mov.w	r2, #0
 800cc22:	f04f 0300 	mov.w	r3, #0
 800cc26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800cc2a:	4628      	mov	r0, r5
 800cc2c:	00c3      	lsls	r3, r0, #3
 800cc2e:	4620      	mov	r0, r4
 800cc30:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800cc34:	4620      	mov	r0, r4
 800cc36:	00c2      	lsls	r2, r0, #3
 800cc38:	2300      	movs	r3, #0
 800cc3a:	6039      	str	r1, [r7, #0]
 800cc3c:	607b      	str	r3, [r7, #4]
 800cc3e:	f04f 0200 	mov.w	r2, #0
 800cc42:	f04f 0300 	mov.w	r3, #0
 800cc46:	e9d7 4500 	ldrd	r4, r5, [r7]
 800cc4a:	4628      	mov	r0, r5
 800cc4c:	00c3      	lsls	r3, r0, #3
 800cc4e:	4620      	mov	r0, r4
 800cc50:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800cc54:	4620      	mov	r0, r4
 800cc56:	00c2      	lsls	r2, r0, #3
 800cc58:	1dcb      	adds	r3, r1, #7
 800cc5a:	08db      	lsrs	r3, r3, #3
 800cc5c:	00db      	lsls	r3, r3, #3
 800cc5e:	ebad 0d03 	sub.w	sp, sp, r3
 800cc62:	466b      	mov	r3, sp
 800cc64:	3300      	adds	r3, #0
 800cc66:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t zeroPointMinTrimData[size];
 800cc68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cc6a:	460b      	mov	r3, r1
 800cc6c:	3b01      	subs	r3, #1
 800cc6e:	633b      	str	r3, [r7, #48]	@ 0x30
 800cc70:	2300      	movs	r3, #0
 800cc72:	468a      	mov	sl, r1
 800cc74:	469b      	mov	fp, r3
 800cc76:	f04f 0200 	mov.w	r2, #0
 800cc7a:	f04f 0300 	mov.w	r3, #0
 800cc7e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cc82:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cc86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	4688      	mov	r8, r1
 800cc8e:	4699      	mov	r9, r3
 800cc90:	f04f 0200 	mov.w	r2, #0
 800cc94:	f04f 0300 	mov.w	r3, #0
 800cc98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cc9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cca0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cca4:	1dcb      	adds	r3, r1, #7
 800cca6:	08db      	lsrs	r3, r3, #3
 800cca8:	00db      	lsls	r3, r3, #3
 800ccaa:	ebad 0d03 	sub.w	sp, sp, r3
 800ccae:	466b      	mov	r3, sp
 800ccb0:	3300      	adds	r3, #0
 800ccb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    memcpy(maxTrimData, &maxTrim, size);
 800ccb4:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 800ccb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccba:	4619      	mov	r1, r3
 800ccbc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ccbe:	f003 fdd4 	bl	801086a <memcpy>
    memcpy(zeroPointMaxTrimData, &zeroPointMaxTrim, size);
 800ccc2:	f107 0320 	add.w	r3, r7, #32
 800ccc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccc8:	4619      	mov	r1, r3
 800ccca:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cccc:	f003 fdcd 	bl	801086a <memcpy>
    memcpy(zeroPointMinTrimData, &zeroPointMinTrim, size);
 800ccd0:	f107 031e 	add.w	r3, r7, #30
 800ccd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ccda:	f003 fdc6 	bl	801086a <memcpy>
	WriteData(FirstEmgAppendAddress, size, maxTrimData);
 800ccde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce0:	7c19      	ldrb	r1, [r3, #16]
 800cce2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cce6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cce8:	f7fe ffe6 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
	WriteData(FirstEmgAppendAddress+2, size, zeroPointMaxTrimData);
 800ccec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccee:	7c1b      	ldrb	r3, [r3, #16]
 800ccf0:	3302      	adds	r3, #2
 800ccf2:	b2d9      	uxtb	r1, r3
 800ccf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccf8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ccfa:	f7fe ffdd 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
	WriteData(FirstEmgAppendAddress+4, size, zeroPointMinTrimData);
 800ccfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd00:	7c1b      	ldrb	r3, [r3, #16]
 800cd02:	3304      	adds	r3, #4
 800cd04:	b2d9      	uxtb	r1, r3
 800cd06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cd08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cd0c:	f7fe ffd4 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800cd10:	46b5      	mov	sp, r6
}
 800cd12:	bf00      	nop
 800cd14:	374c      	adds	r7, #76	@ 0x4c
 800cd16:	46bd      	mov	sp, r7
 800cd18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cd1c <_ZN12FlashManager19ReadFirstEmgMaxTrimEv>:
uint16_t FlashManager::ReadFirstEmgMaxTrim(){
 800cd1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd20:	b089      	sub	sp, #36	@ 0x24
 800cd22:	af02      	add	r7, sp, #8
 800cd24:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,FirstEmgAppendAddress,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800cd26:	466b      	mov	r3, sp
 800cd28:	461e      	mov	r6, r3
	size_t size=2;
 800cd2a:	2302      	movs	r3, #2
 800cd2c:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800cd2e:	6979      	ldr	r1, [r7, #20]
 800cd30:	460b      	mov	r3, r1
 800cd32:	3b01      	subs	r3, #1
 800cd34:	613b      	str	r3, [r7, #16]
 800cd36:	2300      	movs	r3, #0
 800cd38:	4688      	mov	r8, r1
 800cd3a:	4699      	mov	r9, r3
 800cd3c:	f04f 0200 	mov.w	r2, #0
 800cd40:	f04f 0300 	mov.w	r3, #0
 800cd44:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cd48:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cd4c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cd50:	2300      	movs	r3, #0
 800cd52:	460c      	mov	r4, r1
 800cd54:	461d      	mov	r5, r3
 800cd56:	f04f 0200 	mov.w	r2, #0
 800cd5a:	f04f 0300 	mov.w	r3, #0
 800cd5e:	00eb      	lsls	r3, r5, #3
 800cd60:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cd64:	00e2      	lsls	r2, r4, #3
 800cd66:	1dcb      	adds	r3, r1, #7
 800cd68:	08db      	lsrs	r3, r3, #3
 800cd6a:	00db      	lsls	r3, r3, #3
 800cd6c:	ebad 0d03 	sub.w	sp, sp, r3
 800cd70:	ab02      	add	r3, sp, #8
 800cd72:	3300      	adds	r3, #0
 800cd74:	60fb      	str	r3, [r7, #12]
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	460a      	mov	r2, r1
 800cd7a:	1e51      	subs	r1, r2, #1
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	701a      	strb	r2, [r3, #0]
 800cd80:	1c5a      	adds	r2, r3, #1
 800cd82:	1e4b      	subs	r3, r1, #1
 800cd84:	e003      	b.n	800cd8e <_ZN12FlashManager19ReadFirstEmgMaxTrimEv+0x72>
 800cd86:	2100      	movs	r1, #0
 800cd88:	7011      	strb	r1, [r2, #0]
 800cd8a:	3b01      	subs	r3, #1
 800cd8c:	3201      	adds	r2, #1
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	daf9      	bge.n	800cd86 <_ZN12FlashManager19ReadFirstEmgMaxTrimEv+0x6a>
	ReadData(data,FirstEmgAppendAddress,size, false);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	7c1a      	ldrb	r2, [r3, #16]
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	2100      	movs	r1, #0
 800cd9a:	9100      	str	r1, [sp, #0]
 800cd9c:	68f9      	ldr	r1, [r7, #12]
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f7fe fe2c 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800cda4:	f107 0308 	add.w	r3, r7, #8
 800cda8:	697a      	ldr	r2, [r7, #20]
 800cdaa:	68f9      	ldr	r1, [r7, #12]
 800cdac:	4618      	mov	r0, r3
 800cdae:	f003 fd5c 	bl	801086a <memcpy>
    return value;
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	b29b      	uxth	r3, r3
 800cdb6:	46b5      	mov	sp, r6
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	371c      	adds	r7, #28
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800cdc2 <_ZN12FlashManager28ReadFirstEmgZeroPointMaxTrimEv>:
uint16_t FlashManager::ReadFirstEmgZeroPointMaxTrim(){
 800cdc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdc6:	b089      	sub	sp, #36	@ 0x24
 800cdc8:	af02      	add	r7, sp, #8
 800cdca:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,FirstEmgAppendAddress+2,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800cdcc:	466b      	mov	r3, sp
 800cdce:	461e      	mov	r6, r3
	size_t size=2;
 800cdd0:	2302      	movs	r3, #2
 800cdd2:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800cdd4:	6979      	ldr	r1, [r7, #20]
 800cdd6:	460b      	mov	r3, r1
 800cdd8:	3b01      	subs	r3, #1
 800cdda:	613b      	str	r3, [r7, #16]
 800cddc:	2300      	movs	r3, #0
 800cdde:	4688      	mov	r8, r1
 800cde0:	4699      	mov	r9, r3
 800cde2:	f04f 0200 	mov.w	r2, #0
 800cde6:	f04f 0300 	mov.w	r3, #0
 800cdea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cdee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cdf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	460c      	mov	r4, r1
 800cdfa:	461d      	mov	r5, r3
 800cdfc:	f04f 0200 	mov.w	r2, #0
 800ce00:	f04f 0300 	mov.w	r3, #0
 800ce04:	00eb      	lsls	r3, r5, #3
 800ce06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ce0a:	00e2      	lsls	r2, r4, #3
 800ce0c:	1dcb      	adds	r3, r1, #7
 800ce0e:	08db      	lsrs	r3, r3, #3
 800ce10:	00db      	lsls	r3, r3, #3
 800ce12:	ebad 0d03 	sub.w	sp, sp, r3
 800ce16:	ab02      	add	r3, sp, #8
 800ce18:	3300      	adds	r3, #0
 800ce1a:	60fb      	str	r3, [r7, #12]
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	460a      	mov	r2, r1
 800ce20:	1e51      	subs	r1, r2, #1
 800ce22:	2200      	movs	r2, #0
 800ce24:	701a      	strb	r2, [r3, #0]
 800ce26:	1c5a      	adds	r2, r3, #1
 800ce28:	1e4b      	subs	r3, r1, #1
 800ce2a:	e003      	b.n	800ce34 <_ZN12FlashManager28ReadFirstEmgZeroPointMaxTrimEv+0x72>
 800ce2c:	2100      	movs	r1, #0
 800ce2e:	7011      	strb	r1, [r2, #0]
 800ce30:	3b01      	subs	r3, #1
 800ce32:	3201      	adds	r2, #1
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	daf9      	bge.n	800ce2c <_ZN12FlashManager28ReadFirstEmgZeroPointMaxTrimEv+0x6a>
	ReadData(data,FirstEmgAppendAddress+2,size, false);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	7c1b      	ldrb	r3, [r3, #16]
 800ce3c:	3302      	adds	r3, #2
 800ce3e:	b2da      	uxtb	r2, r3
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	2100      	movs	r1, #0
 800ce44:	9100      	str	r1, [sp, #0]
 800ce46:	68f9      	ldr	r1, [r7, #12]
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f7fe fdd7 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800ce4e:	f107 0308 	add.w	r3, r7, #8
 800ce52:	697a      	ldr	r2, [r7, #20]
 800ce54:	68f9      	ldr	r1, [r7, #12]
 800ce56:	4618      	mov	r0, r3
 800ce58:	f003 fd07 	bl	801086a <memcpy>
    return value;
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	b29b      	uxth	r3, r3
 800ce60:	46b5      	mov	sp, r6
}
 800ce62:	4618      	mov	r0, r3
 800ce64:	371c      	adds	r7, #28
 800ce66:	46bd      	mov	sp, r7
 800ce68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800ce6c <_ZN12FlashManager28ReadFirstEmgZeroPointMinTrimEv>:
uint16_t FlashManager::ReadFirstEmgZeroPointMinTrim(){
 800ce6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce70:	b089      	sub	sp, #36	@ 0x24
 800ce72:	af02      	add	r7, sp, #8
 800ce74:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,FirstEmgAppendAddress+4,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800ce76:	466b      	mov	r3, sp
 800ce78:	461e      	mov	r6, r3
	size_t size=2;
 800ce7a:	2302      	movs	r3, #2
 800ce7c:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800ce7e:	6979      	ldr	r1, [r7, #20]
 800ce80:	460b      	mov	r3, r1
 800ce82:	3b01      	subs	r3, #1
 800ce84:	613b      	str	r3, [r7, #16]
 800ce86:	2300      	movs	r3, #0
 800ce88:	4688      	mov	r8, r1
 800ce8a:	4699      	mov	r9, r3
 800ce8c:	f04f 0200 	mov.w	r2, #0
 800ce90:	f04f 0300 	mov.w	r3, #0
 800ce94:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ce98:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ce9c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cea0:	2300      	movs	r3, #0
 800cea2:	460c      	mov	r4, r1
 800cea4:	461d      	mov	r5, r3
 800cea6:	f04f 0200 	mov.w	r2, #0
 800ceaa:	f04f 0300 	mov.w	r3, #0
 800ceae:	00eb      	lsls	r3, r5, #3
 800ceb0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ceb4:	00e2      	lsls	r2, r4, #3
 800ceb6:	1dcb      	adds	r3, r1, #7
 800ceb8:	08db      	lsrs	r3, r3, #3
 800ceba:	00db      	lsls	r3, r3, #3
 800cebc:	ebad 0d03 	sub.w	sp, sp, r3
 800cec0:	ab02      	add	r3, sp, #8
 800cec2:	3300      	adds	r3, #0
 800cec4:	60fb      	str	r3, [r7, #12]
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	460a      	mov	r2, r1
 800ceca:	1e51      	subs	r1, r2, #1
 800cecc:	2200      	movs	r2, #0
 800cece:	701a      	strb	r2, [r3, #0]
 800ced0:	1c5a      	adds	r2, r3, #1
 800ced2:	1e4b      	subs	r3, r1, #1
 800ced4:	e003      	b.n	800cede <_ZN12FlashManager28ReadFirstEmgZeroPointMinTrimEv+0x72>
 800ced6:	2100      	movs	r1, #0
 800ced8:	7011      	strb	r1, [r2, #0]
 800ceda:	3b01      	subs	r3, #1
 800cedc:	3201      	adds	r2, #1
 800cede:	2b00      	cmp	r3, #0
 800cee0:	daf9      	bge.n	800ced6 <_ZN12FlashManager28ReadFirstEmgZeroPointMinTrimEv+0x6a>
	ReadData(data,FirstEmgAppendAddress+4,size, false);
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	7c1b      	ldrb	r3, [r3, #16]
 800cee6:	3304      	adds	r3, #4
 800cee8:	b2da      	uxtb	r2, r3
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	2100      	movs	r1, #0
 800ceee:	9100      	str	r1, [sp, #0]
 800cef0:	68f9      	ldr	r1, [r7, #12]
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f7fe fd82 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800cef8:	f107 0308 	add.w	r3, r7, #8
 800cefc:	697a      	ldr	r2, [r7, #20]
 800cefe:	68f9      	ldr	r1, [r7, #12]
 800cf00:	4618      	mov	r0, r3
 800cf02:	f003 fcb2 	bl	801086a <memcpy>
    return value;
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	b29b      	uxth	r3, r3
 800cf0a:	46b5      	mov	sp, r6
}
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	371c      	adds	r7, #28
 800cf10:	46bd      	mov	sp, r7
 800cf12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800cf16 <_ZN12FlashManager18WriteSecondEmgDataEttt>:

void FlashManager::WriteSecondEmgData(uint16_t maxTrim, uint16_t zeroPointMaxTrim, uint16_t zeroPointMinTrim){
 800cf16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf1a:	b093      	sub	sp, #76	@ 0x4c
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6278      	str	r0, [r7, #36]	@ 0x24
 800cf20:	4610      	mov	r0, r2
 800cf22:	461a      	mov	r2, r3
 800cf24:	460b      	mov	r3, r1
 800cf26:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cf28:	4603      	mov	r3, r0
 800cf2a:	843b      	strh	r3, [r7, #32]
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	83fb      	strh	r3, [r7, #30]
    memcpy(zeroPointMaxTrimData, &zeroPointMaxTrim, size);
    memcpy(zeroPointMinTrimData, &zeroPointMinTrim, size);
	WriteData(SecondEmgAppendAddress, size, maxTrimData);
	WriteData(SecondEmgAppendAddress+2, size, zeroPointMaxTrimData);
	WriteData(SecondEmgAppendAddress+4, size, zeroPointMinTrimData);
}
 800cf30:	466b      	mov	r3, sp
 800cf32:	461e      	mov	r6, r3
	size_t size=2;
 800cf34:	2302      	movs	r3, #2
 800cf36:	647b      	str	r3, [r7, #68]	@ 0x44
    uint8_t maxTrimData[size];
 800cf38:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf3a:	460b      	mov	r3, r1
 800cf3c:	3b01      	subs	r3, #1
 800cf3e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cf40:	2300      	movs	r3, #0
 800cf42:	460c      	mov	r4, r1
 800cf44:	461d      	mov	r5, r3
 800cf46:	f04f 0200 	mov.w	r2, #0
 800cf4a:	f04f 0300 	mov.w	r3, #0
 800cf4e:	00eb      	lsls	r3, r5, #3
 800cf50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cf54:	00e2      	lsls	r2, r4, #3
 800cf56:	2300      	movs	r3, #0
 800cf58:	6139      	str	r1, [r7, #16]
 800cf5a:	617b      	str	r3, [r7, #20]
 800cf5c:	f04f 0200 	mov.w	r2, #0
 800cf60:	f04f 0300 	mov.w	r3, #0
 800cf64:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800cf68:	4628      	mov	r0, r5
 800cf6a:	00c3      	lsls	r3, r0, #3
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800cf72:	4620      	mov	r0, r4
 800cf74:	00c2      	lsls	r2, r0, #3
 800cf76:	1dcb      	adds	r3, r1, #7
 800cf78:	08db      	lsrs	r3, r3, #3
 800cf7a:	00db      	lsls	r3, r3, #3
 800cf7c:	ebad 0d03 	sub.w	sp, sp, r3
 800cf80:	466b      	mov	r3, sp
 800cf82:	3300      	adds	r3, #0
 800cf84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint8_t zeroPointMaxTrimData[size];
 800cf86:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cf88:	460b      	mov	r3, r1
 800cf8a:	3b01      	subs	r3, #1
 800cf8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cf8e:	2300      	movs	r3, #0
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	60fb      	str	r3, [r7, #12]
 800cf94:	f04f 0200 	mov.w	r2, #0
 800cf98:	f04f 0300 	mov.w	r3, #0
 800cf9c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800cfa0:	4628      	mov	r0, r5
 800cfa2:	00c3      	lsls	r3, r0, #3
 800cfa4:	4620      	mov	r0, r4
 800cfa6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800cfaa:	4620      	mov	r0, r4
 800cfac:	00c2      	lsls	r2, r0, #3
 800cfae:	2300      	movs	r3, #0
 800cfb0:	6039      	str	r1, [r7, #0]
 800cfb2:	607b      	str	r3, [r7, #4]
 800cfb4:	f04f 0200 	mov.w	r2, #0
 800cfb8:	f04f 0300 	mov.w	r3, #0
 800cfbc:	e9d7 4500 	ldrd	r4, r5, [r7]
 800cfc0:	4628      	mov	r0, r5
 800cfc2:	00c3      	lsls	r3, r0, #3
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800cfca:	4620      	mov	r0, r4
 800cfcc:	00c2      	lsls	r2, r0, #3
 800cfce:	1dcb      	adds	r3, r1, #7
 800cfd0:	08db      	lsrs	r3, r3, #3
 800cfd2:	00db      	lsls	r3, r3, #3
 800cfd4:	ebad 0d03 	sub.w	sp, sp, r3
 800cfd8:	466b      	mov	r3, sp
 800cfda:	3300      	adds	r3, #0
 800cfdc:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t zeroPointMinTrimData[size];
 800cfde:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cfe0:	460b      	mov	r3, r1
 800cfe2:	3b01      	subs	r3, #1
 800cfe4:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	468a      	mov	sl, r1
 800cfea:	469b      	mov	fp, r3
 800cfec:	f04f 0200 	mov.w	r2, #0
 800cff0:	f04f 0300 	mov.w	r3, #0
 800cff4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cff8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cffc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d000:	2300      	movs	r3, #0
 800d002:	4688      	mov	r8, r1
 800d004:	4699      	mov	r9, r3
 800d006:	f04f 0200 	mov.w	r2, #0
 800d00a:	f04f 0300 	mov.w	r3, #0
 800d00e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d012:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d016:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d01a:	1dcb      	adds	r3, r1, #7
 800d01c:	08db      	lsrs	r3, r3, #3
 800d01e:	00db      	lsls	r3, r3, #3
 800d020:	ebad 0d03 	sub.w	sp, sp, r3
 800d024:	466b      	mov	r3, sp
 800d026:	3300      	adds	r3, #0
 800d028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    memcpy(maxTrimData, &maxTrim, size);
 800d02a:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 800d02e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d030:	4619      	mov	r1, r3
 800d032:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d034:	f003 fc19 	bl	801086a <memcpy>
    memcpy(zeroPointMaxTrimData, &zeroPointMaxTrim, size);
 800d038:	f107 0320 	add.w	r3, r7, #32
 800d03c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d03e:	4619      	mov	r1, r3
 800d040:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d042:	f003 fc12 	bl	801086a <memcpy>
    memcpy(zeroPointMinTrimData, &zeroPointMinTrim, size);
 800d046:	f107 031e 	add.w	r3, r7, #30
 800d04a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d04c:	4619      	mov	r1, r3
 800d04e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d050:	f003 fc0b 	bl	801086a <memcpy>
	WriteData(SecondEmgAppendAddress, size, maxTrimData);
 800d054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d056:	7c59      	ldrb	r1, [r3, #17]
 800d058:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d05a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d05c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d05e:	f7fe fe2b 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
	WriteData(SecondEmgAppendAddress+2, size, zeroPointMaxTrimData);
 800d062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d064:	7c5b      	ldrb	r3, [r3, #17]
 800d066:	3302      	adds	r3, #2
 800d068:	b2d9      	uxtb	r1, r3
 800d06a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d06c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d06e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d070:	f7fe fe22 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
	WriteData(SecondEmgAppendAddress+4, size, zeroPointMinTrimData);
 800d074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d076:	7c5b      	ldrb	r3, [r3, #17]
 800d078:	3304      	adds	r3, #4
 800d07a:	b2d9      	uxtb	r1, r3
 800d07c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d07e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d080:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d082:	f7fe fe19 	bl	800bcb8 <_ZN12FlashManager9WriteDataEhiPh>
 800d086:	46b5      	mov	sp, r6
}
 800d088:	bf00      	nop
 800d08a:	374c      	adds	r7, #76	@ 0x4c
 800d08c:	46bd      	mov	sp, r7
 800d08e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d092 <_ZN12FlashManager20ReadSecondEmgMaxTrimEv>:
uint16_t FlashManager::ReadSecondEmgMaxTrim(){
 800d092:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d096:	b089      	sub	sp, #36	@ 0x24
 800d098:	af02      	add	r7, sp, #8
 800d09a:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,SecondEmgAppendAddress,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800d09c:	466b      	mov	r3, sp
 800d09e:	461e      	mov	r6, r3
	size_t size=2;
 800d0a0:	2302      	movs	r3, #2
 800d0a2:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800d0a4:	6979      	ldr	r1, [r7, #20]
 800d0a6:	460b      	mov	r3, r1
 800d0a8:	3b01      	subs	r3, #1
 800d0aa:	613b      	str	r3, [r7, #16]
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	4688      	mov	r8, r1
 800d0b0:	4699      	mov	r9, r3
 800d0b2:	f04f 0200 	mov.w	r2, #0
 800d0b6:	f04f 0300 	mov.w	r3, #0
 800d0ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d0be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d0c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	460c      	mov	r4, r1
 800d0ca:	461d      	mov	r5, r3
 800d0cc:	f04f 0200 	mov.w	r2, #0
 800d0d0:	f04f 0300 	mov.w	r3, #0
 800d0d4:	00eb      	lsls	r3, r5, #3
 800d0d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d0da:	00e2      	lsls	r2, r4, #3
 800d0dc:	1dcb      	adds	r3, r1, #7
 800d0de:	08db      	lsrs	r3, r3, #3
 800d0e0:	00db      	lsls	r3, r3, #3
 800d0e2:	ebad 0d03 	sub.w	sp, sp, r3
 800d0e6:	ab02      	add	r3, sp, #8
 800d0e8:	3300      	adds	r3, #0
 800d0ea:	60fb      	str	r3, [r7, #12]
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	460a      	mov	r2, r1
 800d0f0:	1e51      	subs	r1, r2, #1
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	701a      	strb	r2, [r3, #0]
 800d0f6:	1c5a      	adds	r2, r3, #1
 800d0f8:	1e4b      	subs	r3, r1, #1
 800d0fa:	e003      	b.n	800d104 <_ZN12FlashManager20ReadSecondEmgMaxTrimEv+0x72>
 800d0fc:	2100      	movs	r1, #0
 800d0fe:	7011      	strb	r1, [r2, #0]
 800d100:	3b01      	subs	r3, #1
 800d102:	3201      	adds	r2, #1
 800d104:	2b00      	cmp	r3, #0
 800d106:	daf9      	bge.n	800d0fc <_ZN12FlashManager20ReadSecondEmgMaxTrimEv+0x6a>
	ReadData(data,SecondEmgAppendAddress,size, false);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	7c5a      	ldrb	r2, [r3, #17]
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	2100      	movs	r1, #0
 800d110:	9100      	str	r1, [sp, #0]
 800d112:	68f9      	ldr	r1, [r7, #12]
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f7fe fc71 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800d11a:	f107 0308 	add.w	r3, r7, #8
 800d11e:	697a      	ldr	r2, [r7, #20]
 800d120:	68f9      	ldr	r1, [r7, #12]
 800d122:	4618      	mov	r0, r3
 800d124:	f003 fba1 	bl	801086a <memcpy>
    return value;
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	b29b      	uxth	r3, r3
 800d12c:	46b5      	mov	sp, r6
}
 800d12e:	4618      	mov	r0, r3
 800d130:	371c      	adds	r7, #28
 800d132:	46bd      	mov	sp, r7
 800d134:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800d138 <_ZN12FlashManager29ReadSecondEmgZeroPointMaxTrimEv>:
uint16_t FlashManager::ReadSecondEmgZeroPointMaxTrim(){
 800d138:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d13c:	b089      	sub	sp, #36	@ 0x24
 800d13e:	af02      	add	r7, sp, #8
 800d140:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,SecondEmgAppendAddress+2,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800d142:	466b      	mov	r3, sp
 800d144:	461e      	mov	r6, r3
	size_t size=2;
 800d146:	2302      	movs	r3, #2
 800d148:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800d14a:	6979      	ldr	r1, [r7, #20]
 800d14c:	460b      	mov	r3, r1
 800d14e:	3b01      	subs	r3, #1
 800d150:	613b      	str	r3, [r7, #16]
 800d152:	2300      	movs	r3, #0
 800d154:	4688      	mov	r8, r1
 800d156:	4699      	mov	r9, r3
 800d158:	f04f 0200 	mov.w	r2, #0
 800d15c:	f04f 0300 	mov.w	r3, #0
 800d160:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d164:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d168:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d16c:	2300      	movs	r3, #0
 800d16e:	460c      	mov	r4, r1
 800d170:	461d      	mov	r5, r3
 800d172:	f04f 0200 	mov.w	r2, #0
 800d176:	f04f 0300 	mov.w	r3, #0
 800d17a:	00eb      	lsls	r3, r5, #3
 800d17c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d180:	00e2      	lsls	r2, r4, #3
 800d182:	1dcb      	adds	r3, r1, #7
 800d184:	08db      	lsrs	r3, r3, #3
 800d186:	00db      	lsls	r3, r3, #3
 800d188:	ebad 0d03 	sub.w	sp, sp, r3
 800d18c:	ab02      	add	r3, sp, #8
 800d18e:	3300      	adds	r3, #0
 800d190:	60fb      	str	r3, [r7, #12]
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	460a      	mov	r2, r1
 800d196:	1e51      	subs	r1, r2, #1
 800d198:	2200      	movs	r2, #0
 800d19a:	701a      	strb	r2, [r3, #0]
 800d19c:	1c5a      	adds	r2, r3, #1
 800d19e:	1e4b      	subs	r3, r1, #1
 800d1a0:	e003      	b.n	800d1aa <_ZN12FlashManager29ReadSecondEmgZeroPointMaxTrimEv+0x72>
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	7011      	strb	r1, [r2, #0]
 800d1a6:	3b01      	subs	r3, #1
 800d1a8:	3201      	adds	r2, #1
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	daf9      	bge.n	800d1a2 <_ZN12FlashManager29ReadSecondEmgZeroPointMaxTrimEv+0x6a>
	ReadData(data,SecondEmgAppendAddress+2,size, false);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	7c5b      	ldrb	r3, [r3, #17]
 800d1b2:	3302      	adds	r3, #2
 800d1b4:	b2da      	uxtb	r2, r3
 800d1b6:	697b      	ldr	r3, [r7, #20]
 800d1b8:	2100      	movs	r1, #0
 800d1ba:	9100      	str	r1, [sp, #0]
 800d1bc:	68f9      	ldr	r1, [r7, #12]
 800d1be:	6878      	ldr	r0, [r7, #4]
 800d1c0:	f7fe fc1c 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800d1c4:	f107 0308 	add.w	r3, r7, #8
 800d1c8:	697a      	ldr	r2, [r7, #20]
 800d1ca:	68f9      	ldr	r1, [r7, #12]
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f003 fb4c 	bl	801086a <memcpy>
    return value;
 800d1d2:	68bb      	ldr	r3, [r7, #8]
 800d1d4:	b29b      	uxth	r3, r3
 800d1d6:	46b5      	mov	sp, r6
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	371c      	adds	r7, #28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800d1e2 <_ZN12FlashManager29ReadSecondEmgZeroPointMinTrimEv>:
uint16_t FlashManager::ReadSecondEmgZeroPointMinTrim(){
 800d1e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d1e6:	b089      	sub	sp, #36	@ 0x24
 800d1e8:	af02      	add	r7, sp, #8
 800d1ea:	6078      	str	r0, [r7, #4]
	uint8_t data[size]={0};
	ReadData(data,SecondEmgAppendAddress+4,size, false);
	uint32_t value;
    memcpy(&value, data, size);
    return value;
}
 800d1ec:	466b      	mov	r3, sp
 800d1ee:	461e      	mov	r6, r3
	size_t size=2;
 800d1f0:	2302      	movs	r3, #2
 800d1f2:	617b      	str	r3, [r7, #20]
	uint8_t data[size]={0};
 800d1f4:	6979      	ldr	r1, [r7, #20]
 800d1f6:	460b      	mov	r3, r1
 800d1f8:	3b01      	subs	r3, #1
 800d1fa:	613b      	str	r3, [r7, #16]
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	4688      	mov	r8, r1
 800d200:	4699      	mov	r9, r3
 800d202:	f04f 0200 	mov.w	r2, #0
 800d206:	f04f 0300 	mov.w	r3, #0
 800d20a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d20e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d212:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d216:	2300      	movs	r3, #0
 800d218:	460c      	mov	r4, r1
 800d21a:	461d      	mov	r5, r3
 800d21c:	f04f 0200 	mov.w	r2, #0
 800d220:	f04f 0300 	mov.w	r3, #0
 800d224:	00eb      	lsls	r3, r5, #3
 800d226:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d22a:	00e2      	lsls	r2, r4, #3
 800d22c:	1dcb      	adds	r3, r1, #7
 800d22e:	08db      	lsrs	r3, r3, #3
 800d230:	00db      	lsls	r3, r3, #3
 800d232:	ebad 0d03 	sub.w	sp, sp, r3
 800d236:	ab02      	add	r3, sp, #8
 800d238:	3300      	adds	r3, #0
 800d23a:	60fb      	str	r3, [r7, #12]
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	460a      	mov	r2, r1
 800d240:	1e51      	subs	r1, r2, #1
 800d242:	2200      	movs	r2, #0
 800d244:	701a      	strb	r2, [r3, #0]
 800d246:	1c5a      	adds	r2, r3, #1
 800d248:	1e4b      	subs	r3, r1, #1
 800d24a:	e003      	b.n	800d254 <_ZN12FlashManager29ReadSecondEmgZeroPointMinTrimEv+0x72>
 800d24c:	2100      	movs	r1, #0
 800d24e:	7011      	strb	r1, [r2, #0]
 800d250:	3b01      	subs	r3, #1
 800d252:	3201      	adds	r2, #1
 800d254:	2b00      	cmp	r3, #0
 800d256:	daf9      	bge.n	800d24c <_ZN12FlashManager29ReadSecondEmgZeroPointMinTrimEv+0x6a>
	ReadData(data,SecondEmgAppendAddress+4,size, false);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	7c5b      	ldrb	r3, [r3, #17]
 800d25c:	3304      	adds	r3, #4
 800d25e:	b2da      	uxtb	r2, r3
 800d260:	697b      	ldr	r3, [r7, #20]
 800d262:	2100      	movs	r1, #0
 800d264:	9100      	str	r1, [sp, #0]
 800d266:	68f9      	ldr	r1, [r7, #12]
 800d268:	6878      	ldr	r0, [r7, #4]
 800d26a:	f7fe fbc7 	bl	800b9fc <_ZN12FlashManager8ReadDataEPhhib>
    memcpy(&value, data, size);
 800d26e:	f107 0308 	add.w	r3, r7, #8
 800d272:	697a      	ldr	r2, [r7, #20]
 800d274:	68f9      	ldr	r1, [r7, #12]
 800d276:	4618      	mov	r0, r3
 800d278:	f003 faf7 	bl	801086a <memcpy>
    return value;
 800d27c:	68bb      	ldr	r3, [r7, #8]
 800d27e:	b29b      	uxth	r3, r3
 800d280:	46b5      	mov	sp, r6
}
 800d282:	4618      	mov	r0, r3
 800d284:	371c      	adds	r7, #28
 800d286:	46bd      	mov	sp, r7
 800d288:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800d28c <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b082      	sub	sp, #8
 800d290:	af00      	add	r7, sp, #0
 800d292:	ed87 0a01 	vstr	s0, [r7, #4]
 800d296:	ed97 0a01 	vldr	s0, [r7, #4]
 800d29a:	f002 ffd3 	bl	8010244 <ceilf>
 800d29e:	eef0 7a40 	vmov.f32	s15, s0
 800d2a2:	eeb0 0a67 	vmov.f32	s0, s15
 800d2a6:	3708      	adds	r7, #8
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <_ZSt5floorf>:
  using ::floor;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  floor(float __x)
  { return __builtin_floorf(__x); }
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b082      	sub	sp, #8
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	ed87 0a01 	vstr	s0, [r7, #4]
 800d2b6:	ed97 0a01 	vldr	s0, [r7, #4]
 800d2ba:	f003 f805 	bl	80102c8 <floorf>
 800d2be:	eef0 7a40 	vmov.f32	s15, s0
 800d2c2:	eeb0 0a67 	vmov.f32	s0, s15
 800d2c6:	3708      	adds	r7, #8
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}

0800d2cc <_ZN18VolumeFilterStructC1Ev>:
	float32_t FirstVolumeMAFArray[20];
	uint16_t FirstVolumeMAFLength;
	uint16_t Len=20;
	float PreviousHPFilteredValue;

} VolumeFilterStruct;
 800d2cc:	b480      	push	{r7}
 800d2ce:	b083      	sub	sp, #12
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	6078      	str	r0, [r7, #4]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2214      	movs	r2, #20
 800d2d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	4618      	mov	r0, r3
 800d2e0:	370c      	adds	r7, #12
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e8:	4770      	bx	lr

0800d2ea <_ZN16FlowFilterStructC1Ev>:
	float32_t SumFirstFlowMAFValue;
	float32_t FirstFlowMAFArray[40];
	uint16_t Len=40;
	uint8_t FirstFlowMAFLength;

} FlowFilterStruct;
 800d2ea:	b480      	push	{r7}
 800d2ec:	b083      	sub	sp, #12
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	6078      	str	r0, [r7, #4]
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2228      	movs	r2, #40	@ 0x28
 800d2f6:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	370c      	adds	r7, #12
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <_ZN8LoadCellC1Ev>:
FlowFilterStruct FlowFilter;




LoadCell::LoadCell() {
 800d308:	b480      	push	{r7}
 800d30a:	b083      	sub	sp, #12
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
 800d310:	4a04      	ldr	r2, [pc, #16]	@ (800d324 <_ZN8LoadCellC1Ev+0x1c>)
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	4618      	mov	r0, r3
 800d31a:	370c      	adds	r7, #12
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr
 800d324:	08011470 	.word	0x08011470

0800d328 <_ZN8LoadCellD1Ev>:

LoadCell::~LoadCell() {
 800d328:	b480      	push	{r7}
 800d32a:	b083      	sub	sp, #12
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	4a04      	ldr	r2, [pc, #16]	@ (800d344 <_ZN8LoadCellD1Ev+0x1c>)
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	4618      	mov	r0, r3
 800d33a:	370c      	adds	r7, #12
 800d33c:	46bd      	mov	sp, r7
 800d33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d342:	4770      	bx	lr
 800d344:	08011470 	.word	0x08011470

0800d348 <_ZN8LoadCellD0Ev>:
LoadCell::~LoadCell() {
 800d348:	b580      	push	{r7, lr}
 800d34a:	b082      	sub	sp, #8
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
}
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f7ff ffe9 	bl	800d328 <_ZN8LoadCellD1Ev>
 800d356:	f242 0138 	movw	r1, #8248	@ 0x2038
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f002 ff6e 	bl	801023c <_ZdlPvj>
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	4618      	mov	r0, r3
 800d364:	3708      	adds	r7, #8
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}

0800d36a <_ZN8LoadCell5SetupEv>:

void LoadCell::Setup(void){
 800d36a:	b580      	push	{r7, lr}
 800d36c:	b082      	sub	sp, #8
 800d36e:	af00      	add	r7, sp, #0
 800d370:	6078      	str	r0, [r7, #4]
	WriteToSPI(PHASE_ADDRESS, PHASE_VALUE);
 800d372:	2200      	movs	r2, #0
 800d374:	210e      	movs	r1, #14
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	f000 fd5c 	bl	800de34 <_ZN8LoadCell10WriteToSPIEtt>
	WriteToSPI(GAIN_ADDRESS, GAIN_VALUE);
 800d37c:	2200      	movs	r2, #0
 800d37e:	2110      	movs	r1, #16
 800d380:	6878      	ldr	r0, [r7, #4]
 800d382:	f000 fd57 	bl	800de34 <_ZN8LoadCell10WriteToSPIEtt>
	WriteToSPI(STATUS_COM_ADDRESS, STATUS_COM_VALUE);
 800d386:	22a3      	movs	r2, #163	@ 0xa3
 800d388:	2112      	movs	r1, #18
 800d38a:	6878      	ldr	r0, [r7, #4]
 800d38c:	f000 fd52 	bl	800de34 <_ZN8LoadCell10WriteToSPIEtt>
	WriteToSPI(CONFIG_1_ADDRESS, CONFIG_1_VALUE);
 800d390:	22f0      	movs	r2, #240	@ 0xf0
 800d392:	2114      	movs	r1, #20
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	f000 fd4d 	bl	800de34 <_ZN8LoadCell10WriteToSPIEtt>
	WriteToSPI(CONFIG_2_ADDRESS, CONFIG_2_VALUE);
 800d39a:	220c      	movs	r2, #12
 800d39c:	2116      	movs	r1, #22
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f000 fd48 	bl	800de34 <_ZN8LoadCell10WriteToSPIEtt>
}
 800d3a4:	bf00      	nop
 800d3a6:	3708      	adds	r7, #8
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	bd80      	pop	{r7, pc}

0800d3ac <_ZN8LoadCell17ReadVolumeAndFlowEv>:
void LoadCell::ReadVolumeAndFlow(void){
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b08c      	sub	sp, #48	@ 0x30
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
	VolumeValue=0;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d3ba:	461a      	mov	r2, r3
 800d3bc:	f04f 0300 	mov.w	r3, #0
 800d3c0:	6113      	str	r3, [r2, #16]
	uint32_t readLoadCellValue[6];

	ReadFromSPI(DATA_CH0_0,LOAD_CELL_ALL);
 800d3c2:	2201      	movs	r2, #1
 800d3c4:	2101      	movs	r1, #1
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f000 fc76 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[0] = VolumeAndFlowReadSPIValue;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d3d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d3d6:	60fb      	str	r3, [r7, #12]
	Debugger.LoadcellSPI.Channel1=VolumeAndFlowReadSPIValue;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d3de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	4b74      	ldr	r3, [pc, #464]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d3e6:	67da      	str	r2, [r3, #124]	@ 0x7c
	ReadFromSPI(DATA_CH0_1,LOAD_CELL_ALL);
 800d3e8:	2201      	movs	r2, #1
 800d3ea:	2103      	movs	r1, #3
 800d3ec:	6878      	ldr	r0, [r7, #4]
 800d3ee:	f000 fc63 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[1] = VolumeAndFlowReadSPIValue;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d3f8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d3fc:	613b      	str	r3, [r7, #16]
	Debugger.LoadcellSPI.Channel2=VolumeAndFlowReadSPIValue;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d404:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d408:	461a      	mov	r2, r3
 800d40a:	4b6b      	ldr	r3, [pc, #428]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d40c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

	ReadFromSPI(DATA_CH0_2,LOAD_CELL_ALL);
 800d410:	2201      	movs	r2, #1
 800d412:	2105      	movs	r1, #5
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f000 fc4f 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[2] = VolumeAndFlowReadSPIValue;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d420:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d424:	617b      	str	r3, [r7, #20]
	Debugger.LoadcellSPI.Channel3=VolumeAndFlowReadSPIValue;
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d42c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d430:	461a      	mov	r2, r3
 800d432:	4b61      	ldr	r3, [pc, #388]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d434:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

	ReadFromSPI(DATA_CH1_0,LOAD_CELL_ALL);
 800d438:	2201      	movs	r2, #1
 800d43a:	2107      	movs	r1, #7
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	f000 fc3b 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[3] = VolumeAndFlowReadSPIValue;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d448:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d44c:	61bb      	str	r3, [r7, #24]
	Debugger.LoadcellSPI.Channel4=VolumeAndFlowReadSPIValue;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d454:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d458:	461a      	mov	r2, r3
 800d45a:	4b57      	ldr	r3, [pc, #348]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d45c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	ReadFromSPI(DATA_CH1_1,LOAD_CELL_ALL);
 800d460:	2201      	movs	r2, #1
 800d462:	2109      	movs	r1, #9
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f000 fc27 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[4] = VolumeAndFlowReadSPIValue;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d470:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d474:	61fb      	str	r3, [r7, #28]
	Debugger.LoadcellSPI.Channel5=VolumeAndFlowReadSPIValue;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d47c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d480:	461a      	mov	r2, r3
 800d482:	4b4d      	ldr	r3, [pc, #308]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d484:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

	ReadFromSPI(DATA_CH1_2,LOAD_CELL_ALL);
 800d488:	2201      	movs	r2, #1
 800d48a:	210b      	movs	r1, #11
 800d48c:	6878      	ldr	r0, [r7, #4]
 800d48e:	f000 fc13 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[5] = VolumeAndFlowReadSPIValue;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d498:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d49c:	623b      	str	r3, [r7, #32]
	Debugger.LoadcellSPI.Channel6=VolumeAndFlowReadSPIValue;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d4a4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	4b43      	ldr	r3, [pc, #268]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d4ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	for (int i = 0; i < LOADCELL_SAMPLE_NUMBER; i++) {
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d4b4:	e036      	b.n	800d524 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x178>
		VolumeValue = VolumeValue
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d4bc:	ed93 7a04 	vldr	s14, [r3, #16]
				+ readLoadCellValue[4] + (readLoadCellValue[3] << 8);
 800d4c0:	69fb      	ldr	r3, [r7, #28]
 800d4c2:	ee07 3a90 	vmov	s15, r3
 800d4c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d4ce:	69bb      	ldr	r3, [r7, #24]
 800d4d0:	021b      	lsls	r3, r3, #8
 800d4d2:	ee07 3a90 	vmov	s15, r3
 800d4d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4da:	ee77 7a27 	vadd.f32	s15, s14, s15
		VolumeValue = VolumeValue
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d4e4:	edc3 7a04 	vstr	s15, [r3, #16]
		FlowValue = readLoadCellValue[1]
 800d4e8:	693a      	ldr	r2, [r7, #16]
				+ (readLoadCellValue[0] << 8);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	021b      	lsls	r3, r3, #8
 800d4ee:	4413      	add	r3, r2
		FlowValue = readLoadCellValue[1]
 800d4f0:	ee07 3a90 	vmov	s15, r3
 800d4f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d4fe:	edc3 7a03 	vstr	s15, [r3, #12]
		FlowValue=(65536-FlowValue);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d508:	edd3 7a03 	vldr	s15, [r3, #12]
 800d50c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800d5bc <_ZN8LoadCell17ReadVolumeAndFlowEv+0x210>
 800d510:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d51a:	edc3 7a03 	vstr	s15, [r3, #12]
	for (int i = 0; i < LOADCELL_SAMPLE_NUMBER; i++) {
 800d51e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d520:	3301      	adds	r3, #1
 800d522:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d526:	2b27      	cmp	r3, #39	@ 0x27
 800d528:	ddc5      	ble.n	800d4b6 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x10a>
	}
	Debugger.ReadedVolume=VolumeValue;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d530:	691b      	ldr	r3, [r3, #16]
 800d532:	4a21      	ldr	r2, [pc, #132]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d534:	6113      	str	r3, [r2, #16]
	float32_t readedVolume=ExponantialSmoothingFilter(0.5, VolumeValue, LastReadVolumeValue);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d53c:	edd3 7a04 	vldr	s15, [r3, #16]
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d546:	ed93 7a08 	vldr	s14, [r3, #32]
 800d54a:	eeb0 1a47 	vmov.f32	s2, s14
 800d54e:	eef0 0a67 	vmov.f32	s1, s15
 800d552:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800d556:	6878      	ldr	r0, [r7, #4]
 800d558:	f000 fc96 	bl	800de88 <_ZN8LoadCell26ExponantialSmoothingFilterEfff>
 800d55c:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	LastReadVolumeValue=readedVolume;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d566:	461a      	mov	r2, r3
 800d568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d56a:	6213      	str	r3, [r2, #32]

	Debugger.ReadedFlow=FlowValue;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d572:	68db      	ldr	r3, [r3, #12]
 800d574:	4a10      	ldr	r2, [pc, #64]	@ (800d5b8 <_ZN8LoadCell17ReadVolumeAndFlowEv+0x20c>)
 800d576:	6153      	str	r3, [r2, #20]
	float32_t readedFlow=ExponantialSmoothingFilter(0.5, FlowValue, LastReadFlowValue);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d57e:	edd3 7a03 	vldr	s15, [r3, #12]
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d588:	ed93 7a07 	vldr	s14, [r3, #28]
 800d58c:	eeb0 1a47 	vmov.f32	s2, s14
 800d590:	eef0 0a67 	vmov.f32	s1, s15
 800d594:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f000 fc75 	bl	800de88 <_ZN8LoadCell26ExponantialSmoothingFilterEfff>
 800d59e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	LastReadFlowValue=readedFlow;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d5a8:	461a      	mov	r2, r3
 800d5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ac:	61d3      	str	r3, [r2, #28]

}
 800d5ae:	bf00      	nop
 800d5b0:	3730      	adds	r7, #48	@ 0x30
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}
 800d5b6:	bf00      	nop
 800d5b8:	20009320 	.word	0x20009320
 800d5bc:	47800000 	.word	0x47800000

0800d5c0 <_ZN8LoadCell10ReadVolumeEb>:
void LoadCell::ReadVolume(bool useBuffer){
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b088      	sub	sp, #32
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
 800d5c8:	460b      	mov	r3, r1
 800d5ca:	70fb      	strb	r3, [r7, #3]
	VolumeValue=0;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d5d2:	461a      	mov	r2, r3
 800d5d4:	f04f 0300 	mov.w	r3, #0
 800d5d8:	6113      	str	r3, [r2, #16]
	uint32_t readLoadCellValue[3];

	ReadFromSPI(DATA_CH1_0,LOAD_CELL_VOLUME);
 800d5da:	2202      	movs	r2, #2
 800d5dc:	2107      	movs	r1, #7
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f000 fb6a 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[0] = VolumeReadSPIValue;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d5ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d5ee:	60fb      	str	r3, [r7, #12]

	ReadFromSPI(DATA_CH1_1,LOAD_CELL_VOLUME);
 800d5f0:	2202      	movs	r2, #2
 800d5f2:	2109      	movs	r1, #9
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f000 fb5f 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[1] = VolumeReadSPIValue;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d600:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d604:	613b      	str	r3, [r7, #16]

	ReadFromSPI(DATA_CH1_2,LOAD_CELL_VOLUME);
 800d606:	2202      	movs	r2, #2
 800d608:	210b      	movs	r1, #11
 800d60a:	6878      	ldr	r0, [r7, #4]
 800d60c:	f000 fb54 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[2] = VolumeReadSPIValue;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d616:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d61a:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < LOADCELL_SAMPLE_NUMBER; i++) {
 800d61c:	2300      	movs	r3, #0
 800d61e:	61fb      	str	r3, [r7, #28]
 800d620:	e01b      	b.n	800d65a <_ZN8LoadCell10ReadVolumeEb+0x9a>
		VolumeValue = VolumeValue
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d628:	ed93 7a04 	vldr	s14, [r3, #16]
				+ readLoadCellValue[1] + (readLoadCellValue[0] << 8);
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	ee07 3a90 	vmov	s15, r3
 800d632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d636:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	021b      	lsls	r3, r3, #8
 800d63e:	ee07 3a90 	vmov	s15, r3
 800d642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d646:	ee77 7a27 	vadd.f32	s15, s14, s15
		VolumeValue = VolumeValue
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d650:	edc3 7a04 	vstr	s15, [r3, #16]
	for (int i = 0; i < LOADCELL_SAMPLE_NUMBER; i++) {
 800d654:	69fb      	ldr	r3, [r7, #28]
 800d656:	3301      	adds	r3, #1
 800d658:	61fb      	str	r3, [r7, #28]
 800d65a:	69fb      	ldr	r3, [r7, #28]
 800d65c:	2b27      	cmp	r3, #39	@ 0x27
 800d65e:	dde0      	ble.n	800d622 <_ZN8LoadCell10ReadVolumeEb+0x62>
	}
	float32_t newVal=CalculateRealVolumeData(VolumeValue);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d666:	edd3 7a04 	vldr	s15, [r3, #16]
 800d66a:	eeb0 0a67 	vmov.f32	s0, s15
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f000 f894 	bl	800d79c <_ZN8LoadCell23CalculateRealVolumeDataEf>
 800d674:	eef0 7a40 	vmov.f32	s15, s0
 800d678:	edc7 7a02 	vstr	s15, [r7, #8]
	if(newVal<MaxVolumeValue){
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d682:	ed93 7a05 	vldr	s14, [r3, #20]
 800d686:	edd7 7a02 	vldr	s15, [r7, #8]
 800d68a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d692:	bfcc      	ite	gt
 800d694:	2301      	movgt	r3, #1
 800d696:	2300      	movle	r3, #0
 800d698:	b2db      	uxtb	r3, r3
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d004      	beq.n	800d6a8 <_ZN8LoadCell10ReadVolumeEb+0xe8>
		newVal=MaxVolumeValue;
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d6a4:	695b      	ldr	r3, [r3, #20]
 800d6a6:	60bb      	str	r3, [r7, #8]
	}
	MaxVolumeValue=newVal;
 800d6a8:	68bb      	ldr	r3, [r7, #8]
 800d6aa:	687a      	ldr	r2, [r7, #4]
 800d6ac:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800d6b0:	6153      	str	r3, [r2, #20]
	Debugger.Volume=newVal;
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	4a38      	ldr	r2, [pc, #224]	@ (800d798 <_ZN8LoadCell10ReadVolumeEb+0x1d8>)
 800d6b6:	6213      	str	r3, [r2, #32]
	if(useBuffer==false) return;
 800d6b8:	78fb      	ldrb	r3, [r7, #3]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d067      	beq.n	800d78e <_ZN8LoadCell10ReadVolumeEb+0x1ce>
	VolumeBufferLen%=1024;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d6c4:	685b      	ldr	r3, [r3, #4]
 800d6c6:	425a      	negs	r2, r3
 800d6c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d6cc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800d6d0:	bf58      	it	pl
 800d6d2:	4253      	negpl	r3, r2
 800d6d4:	687a      	ldr	r2, [r7, #4]
 800d6d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d6da:	6053      	str	r3, [r2, #4]
	uint8_t *array;
	array = (uint8_t*)(&newVal);
 800d6dc:	f107 0308 	add.w	r3, r7, #8
 800d6e0:	61bb      	str	r3, [r7, #24]
	VolumeBuffer[VolumeBufferLen]=array[0];
 800d6e2:	69bb      	ldr	r3, [r7, #24]
 800d6e4:	781a      	ldrb	r2, [r3, #0]
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d6ec:	685b      	ldr	r3, [r3, #4]
 800d6ee:	ee07 2a90 	vmov	s15, r2
 800d6f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6f6:	687a      	ldr	r2, [r7, #4]
 800d6f8:	009b      	lsls	r3, r3, #2
 800d6fa:	4413      	add	r3, r2
 800d6fc:	3304      	adds	r3, #4
 800d6fe:	edc3 7a00 	vstr	s15, [r3]
	VolumeBuffer[VolumeBufferLen+1]=array[1];
 800d702:	69bb      	ldr	r3, [r7, #24]
 800d704:	3301      	adds	r3, #1
 800d706:	781a      	ldrb	r2, [r3, #0]
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d70e:	685b      	ldr	r3, [r3, #4]
 800d710:	3301      	adds	r3, #1
 800d712:	ee07 2a90 	vmov	s15, r2
 800d716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d71a:	687a      	ldr	r2, [r7, #4]
 800d71c:	009b      	lsls	r3, r3, #2
 800d71e:	4413      	add	r3, r2
 800d720:	3304      	adds	r3, #4
 800d722:	edc3 7a00 	vstr	s15, [r3]
	VolumeBuffer[VolumeBufferLen+2]=array[2];
 800d726:	69bb      	ldr	r3, [r7, #24]
 800d728:	3302      	adds	r3, #2
 800d72a:	781a      	ldrb	r2, [r3, #0]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d732:	685b      	ldr	r3, [r3, #4]
 800d734:	3302      	adds	r3, #2
 800d736:	ee07 2a90 	vmov	s15, r2
 800d73a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d73e:	687a      	ldr	r2, [r7, #4]
 800d740:	009b      	lsls	r3, r3, #2
 800d742:	4413      	add	r3, r2
 800d744:	3304      	adds	r3, #4
 800d746:	edc3 7a00 	vstr	s15, [r3]
	VolumeBuffer[VolumeBufferLen+3]=array[3];
 800d74a:	69bb      	ldr	r3, [r7, #24]
 800d74c:	3303      	adds	r3, #3
 800d74e:	781a      	ldrb	r2, [r3, #0]
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d756:	685b      	ldr	r3, [r3, #4]
 800d758:	3303      	adds	r3, #3
 800d75a:	ee07 2a90 	vmov	s15, r2
 800d75e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d762:	687a      	ldr	r2, [r7, #4]
 800d764:	009b      	lsls	r3, r3, #2
 800d766:	4413      	add	r3, r2
 800d768:	3304      	adds	r3, #4
 800d76a:	edc3 7a00 	vstr	s15, [r3]
	VolumeBufferLen+=4;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d774:	685b      	ldr	r3, [r3, #4]
 800d776:	3304      	adds	r3, #4
 800d778:	687a      	ldr	r2, [r7, #4]
 800d77a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d77e:	6053      	str	r3, [r2, #4]
	Debugger.VolumeBufferLen=VolumeBufferLen;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d786:	685b      	ldr	r3, [r3, #4]
 800d788:	4a03      	ldr	r2, [pc, #12]	@ (800d798 <_ZN8LoadCell10ReadVolumeEb+0x1d8>)
 800d78a:	6013      	str	r3, [r2, #0]
 800d78c:	e000      	b.n	800d790 <_ZN8LoadCell10ReadVolumeEb+0x1d0>
	if(useBuffer==false) return;
 800d78e:	bf00      	nop
}
 800d790:	3720      	adds	r7, #32
 800d792:	46bd      	mov	sp, r7
 800d794:	bd80      	pop	{r7, pc}
 800d796:	bf00      	nop
 800d798:	20009320 	.word	0x20009320

0800d79c <_ZN8LoadCell23CalculateRealVolumeDataEf>:
float32_t LoadCell::CalculateRealVolumeData(float32_t volume){
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b08a      	sub	sp, #40	@ 0x28
 800d7a0:	af02      	add	r7, sp, #8
 800d7a2:	6078      	str	r0, [r7, #4]
 800d7a4:	ed87 0a00 	vstr	s0, [r7]
	float32_t newVolume = 0;
 800d7a8:	f04f 0300 	mov.w	r3, #0
 800d7ac:	61fb      	str	r3, [r7, #28]
	float32_t movingVolumeData = 0;
 800d7ae:	f04f 0300 	mov.w	r3, #0
 800d7b2:	617b      	str	r3, [r7, #20]
	Debugger.ReadedVolume=volume;
 800d7b4:	4a5a      	ldr	r2, [pc, #360]	@ (800d920 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x184>)
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	6113      	str	r3, [r2, #16]
	float32_t readedVolume=ExponantialSmoothingFilter(0.5, volume, LastReadVolumeValue);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d7c0:	edd3 7a08 	vldr	s15, [r3, #32]
 800d7c4:	eeb0 1a67 	vmov.f32	s2, s15
 800d7c8:	edd7 0a00 	vldr	s1, [r7]
 800d7cc:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f000 fb59 	bl	800de88 <_ZN8LoadCell26ExponantialSmoothingFilterEfff>
 800d7d6:	ed87 0a04 	vstr	s0, [r7, #16]
	LastReadVolumeValue=readedVolume;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d7e0:	461a      	mov	r2, r3
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	6213      	str	r3, [r2, #32]

	VolumeFilter.FirstVolumeMAFLength++;
 800d7e6:	4b4f      	ldr	r3, [pc, #316]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d7e8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d7ec:	3301      	adds	r3, #1
 800d7ee:	b29a      	uxth	r2, r3
 800d7f0:	4b4c      	ldr	r3, [pc, #304]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d7f2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	if (VolumeFilter.FirstVolumeMAFLength
 800d7f6:	4b4b      	ldr	r3, [pc, #300]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d7f8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
			>= VolumeFilter.Len) {
 800d7fc:	4b49      	ldr	r3, [pc, #292]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d7fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
	if (VolumeFilter.FirstVolumeMAFLength
 800d802:	429a      	cmp	r2, r3
 800d804:	d303      	bcc.n	800d80e <_ZN8LoadCell23CalculateRealVolumeDataEf+0x72>
		VolumeFilter.FirstVolumeMAFLength = 0;
 800d806:	4b47      	ldr	r3, [pc, #284]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d808:	2200      	movs	r2, #0
 800d80a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	}
	float32_t diff=readedVolume-SystemConfig.VolumeAverage;
 800d80e:	4b46      	ldr	r3, [pc, #280]	@ (800d928 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x18c>)
 800d810:	699b      	ldr	r3, [r3, #24]
 800d812:	ee07 3a90 	vmov	s15, r3
 800d816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d81a:	ed97 7a04 	vldr	s14, [r7, #16]
 800d81e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d822:	edc7 7a06 	vstr	s15, [r7, #24]
	if(diff<0){
 800d826:	edd7 7a06 	vldr	s15, [r7, #24]
 800d82a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d832:	d502      	bpl.n	800d83a <_ZN8LoadCell23CalculateRealVolumeDataEf+0x9e>
		diff=0;
 800d834:	f04f 0300 	mov.w	r3, #0
 800d838:	61bb      	str	r3, [r7, #24]
	}
	Debugger.DiffAverageVolumeValue=diff;
 800d83a:	4a39      	ldr	r2, [pc, #228]	@ (800d920 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x184>)
 800d83c:	69bb      	ldr	r3, [r7, #24]
 800d83e:	6593      	str	r3, [r2, #88]	@ 0x58

	movingVolumeData = FilterInstance.MoovingAverage(
			VolumeFilter.FirstVolumeMAFArray,
			&VolumeFilter.SumFirstVolumeMAFValue,
			VolumeFilter.FirstVolumeMAFLength,VolumeFilter.Len , diff);
 800d840:	4b38      	ldr	r3, [pc, #224]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d842:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
	movingVolumeData = FilterInstance.MoovingAverage(
 800d846:	461a      	mov	r2, r3
			VolumeFilter.FirstVolumeMAFLength,VolumeFilter.Len , diff);
 800d848:	4b36      	ldr	r3, [pc, #216]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d84a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
	movingVolumeData = FilterInstance.MoovingAverage(
 800d84e:	9300      	str	r3, [sp, #0]
 800d850:	ed97 0a06 	vldr	s0, [r7, #24]
 800d854:	4613      	mov	r3, r2
 800d856:	4a33      	ldr	r2, [pc, #204]	@ (800d924 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x188>)
 800d858:	4934      	ldr	r1, [pc, #208]	@ (800d92c <_ZN8LoadCell23CalculateRealVolumeDataEf+0x190>)
 800d85a:	4835      	ldr	r0, [pc, #212]	@ (800d930 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x194>)
 800d85c:	f7fe f876 	bl	800b94c <_ZN6Filter14MoovingAverageEPfS0_mmf>
 800d860:	ed87 0a05 	vstr	s0, [r7, #20]
	Debugger.MovingAverageVolumeValue=movingVolumeData;
 800d864:	4a2e      	ldr	r2, [pc, #184]	@ (800d920 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x184>)
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	6513      	str	r3, [r2, #80]	@ 0x50
	float32_t newValue=movingVolumeData/SystemConfig.VolumeRate;
 800d86a:	4b2f      	ldr	r3, [pc, #188]	@ (800d928 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x18c>)
 800d86c:	ed93 7a07 	vldr	s14, [r3, #28]
 800d870:	edd7 6a05 	vldr	s13, [r7, #20]
 800d874:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d878:	edc7 7a03 	vstr	s15, [r7, #12]
	newVolume=ExponantialSmoothingFilter((newValue>10?0.5:0.85), newValue,LastVolumeValue);
 800d87c:	edd7 7a03 	vldr	s15, [r7, #12]
 800d880:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800d884:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d88c:	dd02      	ble.n	800d894 <_ZN8LoadCell23CalculateRealVolumeDataEf+0xf8>
 800d88e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d892:	e001      	b.n	800d898 <_ZN8LoadCell23CalculateRealVolumeDataEf+0xfc>
 800d894:	eddf 7a27 	vldr	s15, [pc, #156]	@ 800d934 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x198>
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d89e:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800d8a2:	eeb0 1a47 	vmov.f32	s2, s14
 800d8a6:	edd7 0a03 	vldr	s1, [r7, #12]
 800d8aa:	eeb0 0a67 	vmov.f32	s0, s15
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f000 faea 	bl	800de88 <_ZN8LoadCell26ExponantialSmoothingFilterEfff>
 800d8b4:	ed87 0a07 	vstr	s0, [r7, #28]
	if(newValue>5){
 800d8b8:	edd7 7a03 	vldr	s15, [r7, #12]
 800d8bc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d8c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d8c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c8:	dd06      	ble.n	800d8d8 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x13c>
		newVolume=ceil(newVolume);
 800d8ca:	ed97 0a07 	vldr	s0, [r7, #28]
 800d8ce:	f7ff fcdd 	bl	800d28c <_ZSt4ceilf>
 800d8d2:	ed87 0a07 	vstr	s0, [r7, #28]
 800d8d6:	e005      	b.n	800d8e4 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x148>
	}
	else{
		newVolume=floor(newVolume);
 800d8d8:	ed97 0a07 	vldr	s0, [r7, #28]
 800d8dc:	f7ff fce6 	bl	800d2ac <_ZSt5floorf>
 800d8e0:	ed87 0a07 	vstr	s0, [r7, #28]
	}
	if(newVolume<0){
 800d8e4:	edd7 7a07 	vldr	s15, [r7, #28]
 800d8e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d8ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8f0:	d502      	bpl.n	800d8f8 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x15c>
		newVolume=0;
 800d8f2:	f04f 0300 	mov.w	r3, #0
 800d8f6:	61fb      	str	r3, [r7, #28]
	}
	LastVolumeValue=newVolume;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d8fe:	461a      	mov	r2, r3
 800d900:	69fb      	ldr	r3, [r7, #28]
 800d902:	6293      	str	r3, [r2, #40]	@ 0x28
	Debugger.LastVolume=LastVolumeValue;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d90a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d90c:	4a04      	ldr	r2, [pc, #16]	@ (800d920 <_ZN8LoadCell23CalculateRealVolumeDataEf+0x184>)
 800d90e:	6193      	str	r3, [r2, #24]
	return newVolume;
 800d910:	69fb      	ldr	r3, [r7, #28]
 800d912:	ee07 3a90 	vmov	s15, r3
}
 800d916:	eeb0 0a67 	vmov.f32	s0, s15
 800d91a:	3720      	adds	r7, #32
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}
 800d920:	20009320 	.word	0x20009320
 800d924:	20004eec 	.word	0x20004eec
 800d928:	200092a8 	.word	0x200092a8
 800d92c:	20004ef0 	.word	0x20004ef0
 800d930:	20004ee8 	.word	0x20004ee8
 800d934:	3f59999a 	.word	0x3f59999a

0800d938 <_ZN8LoadCell8ReadFlowEb>:
void LoadCell::ReadFlow(bool useBuffer){
 800d938:	b580      	push	{r7, lr}
 800d93a:	b08a      	sub	sp, #40	@ 0x28
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
 800d940:	460b      	mov	r3, r1
 800d942:	70fb      	strb	r3, [r7, #3]
	uint32_t readLoadCellValue[6];

	ReadFromSPI(DATA_CH0_0,LOAD_CELL_FLOW);
 800d944:	2203      	movs	r2, #3
 800d946:	2101      	movs	r1, #1
 800d948:	6878      	ldr	r0, [r7, #4]
 800d94a:	f000 f9b5 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[0] = FlowReadSPIValue;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d954:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d958:	60fb      	str	r3, [r7, #12]

	ReadFromSPI(DATA_CH0_1,LOAD_CELL_FLOW);
 800d95a:	2203      	movs	r2, #3
 800d95c:	2103      	movs	r1, #3
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f000 f9aa 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[1] = FlowReadSPIValue;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d96a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d96e:	613b      	str	r3, [r7, #16]

	ReadFromSPI(DATA_CH0_2,LOAD_CELL_FLOW);
 800d970:	2203      	movs	r2, #3
 800d972:	2105      	movs	r1, #5
 800d974:	6878      	ldr	r0, [r7, #4]
 800d976:	f000 f99f 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[2] = FlowReadSPIValue;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d980:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d984:	617b      	str	r3, [r7, #20]

	ReadFromSPI(DATA_CH1_0,LOAD_CELL_FLOW);
 800d986:	2203      	movs	r2, #3
 800d988:	2107      	movs	r1, #7
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	f000 f994 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[3] = FlowReadSPIValue;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d996:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d99a:	61bb      	str	r3, [r7, #24]

	ReadFromSPI(DATA_CH1_1,LOAD_CELL_FLOW);
 800d99c:	2203      	movs	r2, #3
 800d99e:	2109      	movs	r1, #9
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	f000 f989 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[4] = FlowReadSPIValue;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d9ac:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d9b0:	61fb      	str	r3, [r7, #28]

	ReadFromSPI(DATA_CH1_2,LOAD_CELL_FLOW);
 800d9b2:	2203      	movs	r2, #3
 800d9b4:	210b      	movs	r1, #11
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f000 f97e 	bl	800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>
	readLoadCellValue[5] = FlowReadSPIValue;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d9c2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d9c6:	623b      	str	r3, [r7, #32]
	FlowValue = readLoadCellValue[1]
 800d9c8:	693a      	ldr	r2, [r7, #16]
			+ (readLoadCellValue[0] << 8);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	021b      	lsls	r3, r3, #8
 800d9ce:	4413      	add	r3, r2
	FlowValue = readLoadCellValue[1]
 800d9d0:	ee07 3a90 	vmov	s15, r3
 800d9d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d9de:	edc3 7a03 	vstr	s15, [r3, #12]
	FlowValue=(65536-FlowValue);
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d9e8:	edd3 7a03 	vldr	s15, [r3, #12]
 800d9ec:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800db3c <_ZN8LoadCell8ReadFlowEb+0x204>
 800d9f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800d9fa:	edc3 7a03 	vstr	s15, [r3, #12]
	float32_t newVal=CalculateRealFlowData(FlowValue);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800da04:	edd3 7a03 	vldr	s15, [r3, #12]
 800da08:	eeb0 0a67 	vmov.f32	s0, s15
 800da0c:	6878      	ldr	r0, [r7, #4]
 800da0e:	f000 f89d 	bl	800db4c <_ZN8LoadCell21CalculateRealFlowDataEf>
 800da12:	eef0 7a40 	vmov.f32	s15, s0
 800da16:	edc7 7a02 	vstr	s15, [r7, #8]
	if(newVal>=SystemConfig.MinimumFlowSensiblity){
 800da1a:	4b49      	ldr	r3, [pc, #292]	@ (800db40 <_ZN8LoadCell8ReadFlowEb+0x208>)
 800da1c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800da20:	ee07 3a90 	vmov	s15, r3
 800da24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800da28:	edd7 7a02 	vldr	s15, [r7, #8]
 800da2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800da30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da34:	d80b      	bhi.n	800da4e <_ZN8LoadCell8ReadFlowEb+0x116>
		IsFirstHandle=true;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800da3c:	2201      	movs	r2, #1
 800da3e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		LastHandleProcessTime=StartTimerTicks;
 800da42:	4b40      	ldr	r3, [pc, #256]	@ (800db44 <_ZN8LoadCell8ReadFlowEb+0x20c>)
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	687a      	ldr	r2, [r7, #4]
 800da48:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800da4c:	6313      	str	r3, [r2, #48]	@ 0x30
	}
	Debugger.Flow=newVal;
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	4a3d      	ldr	r2, [pc, #244]	@ (800db48 <_ZN8LoadCell8ReadFlowEb+0x210>)
 800da52:	6253      	str	r3, [r2, #36]	@ 0x24
	if(useBuffer==false) return;
 800da54:	78fb      	ldrb	r3, [r7, #3]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d06b      	beq.n	800db32 <_ZN8LoadCell8ReadFlowEb+0x1fa>
	FlowBufferLen%=1024;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800da60:	689b      	ldr	r3, [r3, #8]
 800da62:	425a      	negs	r2, r3
 800da64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800da68:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800da6c:	bf58      	it	pl
 800da6e:	4253      	negpl	r3, r2
 800da70:	687a      	ldr	r2, [r7, #4]
 800da72:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800da76:	6093      	str	r3, [r2, #8]
	uint8_t *array;
	array = (uint8_t*)(&newVal);
 800da78:	f107 0308 	add.w	r3, r7, #8
 800da7c:	627b      	str	r3, [r7, #36]	@ 0x24
	FlowBuffer[FlowBufferLen]=array[0];
 800da7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da80:	781a      	ldrb	r2, [r3, #0]
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800da88:	689b      	ldr	r3, [r3, #8]
 800da8a:	ee07 2a90 	vmov	s15, r2
 800da8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da92:	687a      	ldr	r2, [r7, #4]
 800da94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800da98:	009b      	lsls	r3, r3, #2
 800da9a:	4413      	add	r3, r2
 800da9c:	edc3 7a00 	vstr	s15, [r3]
	FlowBuffer[FlowBufferLen+1]=array[1];
 800daa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa2:	3301      	adds	r3, #1
 800daa4:	781a      	ldrb	r2, [r3, #0]
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800daac:	689b      	ldr	r3, [r3, #8]
 800daae:	3301      	adds	r3, #1
 800dab0:	ee07 2a90 	vmov	s15, r2
 800dab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dab8:	687a      	ldr	r2, [r7, #4]
 800daba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dabe:	009b      	lsls	r3, r3, #2
 800dac0:	4413      	add	r3, r2
 800dac2:	edc3 7a00 	vstr	s15, [r3]
	FlowBuffer[FlowBufferLen+2]=array[2];
 800dac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dac8:	3302      	adds	r3, #2
 800daca:	781a      	ldrb	r2, [r3, #0]
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dad2:	689b      	ldr	r3, [r3, #8]
 800dad4:	3302      	adds	r3, #2
 800dad6:	ee07 2a90 	vmov	s15, r2
 800dada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dade:	687a      	ldr	r2, [r7, #4]
 800dae0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dae4:	009b      	lsls	r3, r3, #2
 800dae6:	4413      	add	r3, r2
 800dae8:	edc3 7a00 	vstr	s15, [r3]
	FlowBuffer[FlowBufferLen+3]=array[3];
 800daec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daee:	3303      	adds	r3, #3
 800daf0:	781a      	ldrb	r2, [r3, #0]
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800daf8:	689b      	ldr	r3, [r3, #8]
 800dafa:	3303      	adds	r3, #3
 800dafc:	ee07 2a90 	vmov	s15, r2
 800db00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db04:	687a      	ldr	r2, [r7, #4]
 800db06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800db0a:	009b      	lsls	r3, r3, #2
 800db0c:	4413      	add	r3, r2
 800db0e:	edc3 7a00 	vstr	s15, [r3]
	FlowBufferLen+=4;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800db18:	689b      	ldr	r3, [r3, #8]
 800db1a:	3304      	adds	r3, #4
 800db1c:	687a      	ldr	r2, [r7, #4]
 800db1e:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800db22:	6093      	str	r3, [r2, #8]
	Debugger.FlowBufferLen=FlowBufferLen;
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800db2a:	689b      	ldr	r3, [r3, #8]
 800db2c:	4a06      	ldr	r2, [pc, #24]	@ (800db48 <_ZN8LoadCell8ReadFlowEb+0x210>)
 800db2e:	6053      	str	r3, [r2, #4]
 800db30:	e000      	b.n	800db34 <_ZN8LoadCell8ReadFlowEb+0x1fc>
	if(useBuffer==false) return;
 800db32:	bf00      	nop
}
 800db34:	3728      	adds	r7, #40	@ 0x28
 800db36:	46bd      	mov	sp, r7
 800db38:	bd80      	pop	{r7, pc}
 800db3a:	bf00      	nop
 800db3c:	47800000 	.word	0x47800000
 800db40:	200092a8 	.word	0x200092a8
 800db44:	200000cc 	.word	0x200000cc
 800db48:	20009320 	.word	0x20009320

0800db4c <_ZN8LoadCell21CalculateRealFlowDataEf>:
float32_t LoadCell::CalculateRealFlowData(float32_t flow){
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b08a      	sub	sp, #40	@ 0x28
 800db50:	af02      	add	r7, sp, #8
 800db52:	6078      	str	r0, [r7, #4]
 800db54:	ed87 0a00 	vstr	s0, [r7]
	float32_t newFlow = 0;
 800db58:	f04f 0300 	mov.w	r3, #0
 800db5c:	61fb      	str	r3, [r7, #28]
	float32_t movingFlowData = 0;
 800db5e:	f04f 0300 	mov.w	r3, #0
 800db62:	617b      	str	r3, [r7, #20]

	Debugger.ReadedFlow=flow;
 800db64:	4a4e      	ldr	r2, [pc, #312]	@ (800dca0 <_ZN8LoadCell21CalculateRealFlowDataEf+0x154>)
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	6153      	str	r3, [r2, #20]
	float32_t readedFlow=ExponantialSmoothingFilter(0.5, flow, LastReadFlowValue);
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800db70:	edd3 7a07 	vldr	s15, [r3, #28]
 800db74:	eeb0 1a67 	vmov.f32	s2, s15
 800db78:	edd7 0a00 	vldr	s1, [r7]
 800db7c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f000 f981 	bl	800de88 <_ZN8LoadCell26ExponantialSmoothingFilterEfff>
 800db86:	ed87 0a04 	vstr	s0, [r7, #16]
	LastReadFlowValue=readedFlow;
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800db90:	461a      	mov	r2, r3
 800db92:	693b      	ldr	r3, [r7, #16]
 800db94:	61d3      	str	r3, [r2, #28]
	FlowFilter.FirstFlowMAFLength++;
 800db96:	4b43      	ldr	r3, [pc, #268]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800db98:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 800db9c:	3301      	adds	r3, #1
 800db9e:	b2da      	uxtb	r2, r3
 800dba0:	4b40      	ldr	r3, [pc, #256]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800dba2:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
	float32_t diffFlow=readedFlow-SystemConfig.FlowAverage;
 800dba6:	4b40      	ldr	r3, [pc, #256]	@ (800dca8 <_ZN8LoadCell21CalculateRealFlowDataEf+0x15c>)
 800dba8:	695b      	ldr	r3, [r3, #20]
 800dbaa:	ee07 3a90 	vmov	s15, r3
 800dbae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbb2:	ed97 7a04 	vldr	s14, [r7, #16]
 800dbb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dbba:	edc7 7a06 	vstr	s15, [r7, #24]
	if(diffFlow<0){
 800dbbe:	edd7 7a06 	vldr	s15, [r7, #24]
 800dbc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dbc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbca:	d502      	bpl.n	800dbd2 <_ZN8LoadCell21CalculateRealFlowDataEf+0x86>
		diffFlow=0;
 800dbcc:	f04f 0300 	mov.w	r3, #0
 800dbd0:	61bb      	str	r3, [r7, #24]
	}
	if (FlowFilter.FirstFlowMAFLength >= FlowFilter.Len) {
 800dbd2:	4b34      	ldr	r3, [pc, #208]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800dbd4:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 800dbd8:	461a      	mov	r2, r3
 800dbda:	4b32      	ldr	r3, [pc, #200]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800dbdc:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	db03      	blt.n	800dbec <_ZN8LoadCell21CalculateRealFlowDataEf+0xa0>
		FlowFilter.FirstFlowMAFLength = 0;
 800dbe4:	4b2f      	ldr	r3, [pc, #188]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
	}

	movingFlowData = FilterInstance.MoovingAverage(
			FlowFilter.FirstFlowMAFArray,
			&FlowFilter.SumFirstFlowMAFValue,
			FlowFilter.FirstFlowMAFLength,
 800dbec:	4b2d      	ldr	r3, [pc, #180]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800dbee:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
	movingFlowData = FilterInstance.MoovingAverage(
 800dbf2:	461a      	mov	r2, r3
			FlowFilter.Len,
 800dbf4:	4b2b      	ldr	r3, [pc, #172]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800dbf6:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
	movingFlowData = FilterInstance.MoovingAverage(
 800dbfa:	9300      	str	r3, [sp, #0]
 800dbfc:	ed97 0a06 	vldr	s0, [r7, #24]
 800dc00:	4613      	mov	r3, r2
 800dc02:	4a28      	ldr	r2, [pc, #160]	@ (800dca4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x158>)
 800dc04:	4929      	ldr	r1, [pc, #164]	@ (800dcac <_ZN8LoadCell21CalculateRealFlowDataEf+0x160>)
 800dc06:	482a      	ldr	r0, [pc, #168]	@ (800dcb0 <_ZN8LoadCell21CalculateRealFlowDataEf+0x164>)
 800dc08:	f7fd fea0 	bl	800b94c <_ZN6Filter14MoovingAverageEPfS0_mmf>
 800dc0c:	ed87 0a05 	vstr	s0, [r7, #20]
			diffFlow);
	float32_t newValue=movingFlowData/SystemConfig.FlowRate;
 800dc10:	4b25      	ldr	r3, [pc, #148]	@ (800dca8 <_ZN8LoadCell21CalculateRealFlowDataEf+0x15c>)
 800dc12:	ed93 7a08 	vldr	s14, [r3, #32]
 800dc16:	edd7 6a05 	vldr	s13, [r7, #20]
 800dc1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc1e:	edc7 7a03 	vstr	s15, [r7, #12]
	newFlow=ExponantialSmoothingFilter((newValue>4?0.5:0.85), newValue,LastFlowValue);
 800dc22:	edd7 7a03 	vldr	s15, [r7, #12]
 800dc26:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800dc2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc32:	dd02      	ble.n	800dc3a <_ZN8LoadCell21CalculateRealFlowDataEf+0xee>
 800dc34:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800dc38:	e001      	b.n	800dc3e <_ZN8LoadCell21CalculateRealFlowDataEf+0xf2>
 800dc3a:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800dcb4 <_ZN8LoadCell21CalculateRealFlowDataEf+0x168>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dc44:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800dc48:	eeb0 1a47 	vmov.f32	s2, s14
 800dc4c:	edd7 0a03 	vldr	s1, [r7, #12]
 800dc50:	eeb0 0a67 	vmov.f32	s0, s15
 800dc54:	6878      	ldr	r0, [r7, #4]
 800dc56:	f000 f917 	bl	800de88 <_ZN8LoadCell26ExponantialSmoothingFilterEfff>
 800dc5a:	ed87 0a07 	vstr	s0, [r7, #28]
	if(newFlow<1.5){
 800dc5e:	edd7 7a07 	vldr	s15, [r7, #28]
 800dc62:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800dc66:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dc6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc6e:	d502      	bpl.n	800dc76 <_ZN8LoadCell21CalculateRealFlowDataEf+0x12a>
		newFlow=0;
 800dc70:	f04f 0300 	mov.w	r3, #0
 800dc74:	61fb      	str	r3, [r7, #28]
	}
	LastFlowValue=newFlow;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dc7c:	461a      	mov	r2, r3
 800dc7e:	69fb      	ldr	r3, [r7, #28]
 800dc80:	6253      	str	r3, [r2, #36]	@ 0x24
	Debugger.LastFlow=LastFlowValue;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dc88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc8a:	4a05      	ldr	r2, [pc, #20]	@ (800dca0 <_ZN8LoadCell21CalculateRealFlowDataEf+0x154>)
 800dc8c:	61d3      	str	r3, [r2, #28]
	return newFlow;
 800dc8e:	69fb      	ldr	r3, [r7, #28]
 800dc90:	ee07 3a90 	vmov	s15, r3
}
 800dc94:	eeb0 0a67 	vmov.f32	s0, s15
 800dc98:	3720      	adds	r7, #32
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	bd80      	pop	{r7, pc}
 800dc9e:	bf00      	nop
 800dca0:	20009320 	.word	0x20009320
 800dca4:	20004f48 	.word	0x20004f48
 800dca8:	200092a8 	.word	0x200092a8
 800dcac:	20004f4c 	.word	0x20004f4c
 800dcb0:	20004ee8 	.word	0x20004ee8
 800dcb4:	3f59999a 	.word	0x3f59999a

0800dcb8 <_ZN8LoadCell11ReadFromSPIEhi>:
void LoadCell::ReadFromSPI(uint8_t value, int type){
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b084      	sub	sp, #16
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	60f8      	str	r0, [r7, #12]
 800dcc0:	460b      	mov	r3, r1
 800dcc2:	607a      	str	r2, [r7, #4]
 800dcc4:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800dcc6:	2200      	movs	r2, #0
 800dcc8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800dccc:	481f      	ldr	r0, [pc, #124]	@ (800dd4c <_ZN8LoadCell11ReadFromSPIEhi+0x94>)
 800dcce:	f7f5 f9a1 	bl	8003014 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(LOAD_CELL_SPI_CHANNEL, &value, 1, 100);  //, 100
 800dcd2:	f107 010b 	add.w	r1, r7, #11
 800dcd6:	2364      	movs	r3, #100	@ 0x64
 800dcd8:	2201      	movs	r2, #1
 800dcda:	481d      	ldr	r0, [pc, #116]	@ (800dd50 <_ZN8LoadCell11ReadFromSPIEhi+0x98>)
 800dcdc:	f7f5 fe95 	bl	8003a0a <HAL_SPI_Transmit>
	switch(type){
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	2b03      	cmp	r3, #3
 800dce4:	d01d      	beq.n	800dd22 <_ZN8LoadCell11ReadFromSPIEhi+0x6a>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	2b03      	cmp	r3, #3
 800dcea:	dc24      	bgt.n	800dd36 <_ZN8LoadCell11ReadFromSPIEhi+0x7e>
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	2b01      	cmp	r3, #1
 800dcf0:	d003      	beq.n	800dcfa <_ZN8LoadCell11ReadFromSPIEhi+0x42>
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b02      	cmp	r3, #2
 800dcf6:	d00a      	beq.n	800dd0e <_ZN8LoadCell11ReadFromSPIEhi+0x56>
		break;
		case LOAD_CELL_FLOW:
			HAL_SPI_Receive(LOAD_CELL_SPI_CHANNEL, &FlowReadSPIValue,1, 100);  //, 100
		break;
		default:
			break;
 800dcf8:	e01d      	b.n	800dd36 <_ZN8LoadCell11ReadFromSPIEhi+0x7e>
			HAL_SPI_Receive(LOAD_CELL_SPI_CHANNEL, &VolumeAndFlowReadSPIValue,1, 100);  //, 100
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	f503 5100 	add.w	r1, r3, #8192	@ 0x2000
 800dd00:	3134      	adds	r1, #52	@ 0x34
 800dd02:	2364      	movs	r3, #100	@ 0x64
 800dd04:	2201      	movs	r2, #1
 800dd06:	4812      	ldr	r0, [pc, #72]	@ (800dd50 <_ZN8LoadCell11ReadFromSPIEhi+0x98>)
 800dd08:	f7f5 ffc3 	bl	8003c92 <HAL_SPI_Receive>
		break;
 800dd0c:	e014      	b.n	800dd38 <_ZN8LoadCell11ReadFromSPIEhi+0x80>
			HAL_SPI_Receive(LOAD_CELL_SPI_CHANNEL, &VolumeReadSPIValue,1, 100);  //, 100
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	f503 5100 	add.w	r1, r3, #8192	@ 0x2000
 800dd14:	3135      	adds	r1, #53	@ 0x35
 800dd16:	2364      	movs	r3, #100	@ 0x64
 800dd18:	2201      	movs	r2, #1
 800dd1a:	480d      	ldr	r0, [pc, #52]	@ (800dd50 <_ZN8LoadCell11ReadFromSPIEhi+0x98>)
 800dd1c:	f7f5 ffb9 	bl	8003c92 <HAL_SPI_Receive>
		break;
 800dd20:	e00a      	b.n	800dd38 <_ZN8LoadCell11ReadFromSPIEhi+0x80>
			HAL_SPI_Receive(LOAD_CELL_SPI_CHANNEL, &FlowReadSPIValue,1, 100);  //, 100
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	f503 5100 	add.w	r1, r3, #8192	@ 0x2000
 800dd28:	3136      	adds	r1, #54	@ 0x36
 800dd2a:	2364      	movs	r3, #100	@ 0x64
 800dd2c:	2201      	movs	r2, #1
 800dd2e:	4808      	ldr	r0, [pc, #32]	@ (800dd50 <_ZN8LoadCell11ReadFromSPIEhi+0x98>)
 800dd30:	f7f5 ffaf 	bl	8003c92 <HAL_SPI_Receive>
		break;
 800dd34:	e000      	b.n	800dd38 <_ZN8LoadCell11ReadFromSPIEhi+0x80>
			break;
 800dd36:	bf00      	nop
	}
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800dd38:	2201      	movs	r2, #1
 800dd3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800dd3e:	4803      	ldr	r0, [pc, #12]	@ (800dd4c <_ZN8LoadCell11ReadFromSPIEhi+0x94>)
 800dd40:	f7f5 f968 	bl	8003014 <HAL_GPIO_WritePin>
}
 800dd44:	bf00      	nop
 800dd46:	3710      	adds	r7, #16
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	40020000 	.word	0x40020000
 800dd50:	20000180 	.word	0x20000180

0800dd54 <_ZN8LoadCell11ClearParamsEv>:
void LoadCell::ClearParams(void){
 800dd54:	b480      	push	{r7}
 800dd56:	b085      	sub	sp, #20
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
	LastHandleProcessTime=UINT32_MAX;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dd62:	461a      	mov	r2, r3
 800dd64:	f04f 33ff 	mov.w	r3, #4294967295
 800dd68:	6313      	str	r3, [r2, #48]	@ 0x30
	IsFirstHandle=false;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dd70:	2200      	movs	r2, #0
 800dd72:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	VolumeValue=0;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	f04f 0300 	mov.w	r3, #0
 800dd82:	6113      	str	r3, [r2, #16]
	FlowValue=0;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dd8a:	461a      	mov	r2, r3
 800dd8c:	f04f 0300 	mov.w	r3, #0
 800dd90:	60d3      	str	r3, [r2, #12]
	LastVolumeValue=0;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dd98:	461a      	mov	r2, r3
 800dd9a:	f04f 0300 	mov.w	r3, #0
 800dd9e:	6293      	str	r3, [r2, #40]	@ 0x28
	LastFlowValue=0;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800dda6:	461a      	mov	r2, r3
 800dda8:	f04f 0300 	mov.w	r3, #0
 800ddac:	6253      	str	r3, [r2, #36]	@ 0x24
	LastReadVolumeValue=0;
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ddb4:	461a      	mov	r2, r3
 800ddb6:	f04f 0300 	mov.w	r3, #0
 800ddba:	6213      	str	r3, [r2, #32]
	LastReadFlowValue=0;
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	f04f 0300 	mov.w	r3, #0
 800ddc8:	61d3      	str	r3, [r2, #28]
	for (int i = 0; i < VOLUME_WINDOW_SIZE; ++i) {
 800ddca:	2300      	movs	r3, #0
 800ddcc:	60fb      	str	r3, [r7, #12]
 800ddce:	e009      	b.n	800dde4 <_ZN8LoadCell11ClearParamsEv+0x90>
		VolumeSamples[i]=0;
 800ddd0:	4a14      	ldr	r2, [pc, #80]	@ (800de24 <_ZN8LoadCell11ClearParamsEv+0xd0>)
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	009b      	lsls	r3, r3, #2
 800ddd6:	4413      	add	r3, r2
 800ddd8:	f04f 0200 	mov.w	r2, #0
 800dddc:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < VOLUME_WINDOW_SIZE; ++i) {
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	3301      	adds	r3, #1
 800dde2:	60fb      	str	r3, [r7, #12]
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	2b0a      	cmp	r3, #10
 800dde8:	ddf2      	ble.n	800ddd0 <_ZN8LoadCell11ClearParamsEv+0x7c>
	}
	for (int i = 0; i < FLOW_WINDOW_SIZE; ++i) {
 800ddea:	2300      	movs	r3, #0
 800ddec:	60bb      	str	r3, [r7, #8]
 800ddee:	e009      	b.n	800de04 <_ZN8LoadCell11ClearParamsEv+0xb0>
		FlowSamples[i]=0;
 800ddf0:	4a0d      	ldr	r2, [pc, #52]	@ (800de28 <_ZN8LoadCell11ClearParamsEv+0xd4>)
 800ddf2:	68bb      	ldr	r3, [r7, #8]
 800ddf4:	009b      	lsls	r3, r3, #2
 800ddf6:	4413      	add	r3, r2
 800ddf8:	f04f 0200 	mov.w	r2, #0
 800ddfc:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < FLOW_WINDOW_SIZE; ++i) {
 800ddfe:	68bb      	ldr	r3, [r7, #8]
 800de00:	3301      	adds	r3, #1
 800de02:	60bb      	str	r3, [r7, #8]
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	2b04      	cmp	r3, #4
 800de08:	ddf2      	ble.n	800ddf0 <_ZN8LoadCell11ClearParamsEv+0x9c>
	}
	FlowIndex=0;
 800de0a:	4b08      	ldr	r3, [pc, #32]	@ (800de2c <_ZN8LoadCell11ClearParamsEv+0xd8>)
 800de0c:	2200      	movs	r2, #0
 800de0e:	701a      	strb	r2, [r3, #0]
	VolumeIndex=0;
 800de10:	4b07      	ldr	r3, [pc, #28]	@ (800de30 <_ZN8LoadCell11ClearParamsEv+0xdc>)
 800de12:	2200      	movs	r2, #0
 800de14:	701a      	strb	r2, [r3, #0]
}
 800de16:	bf00      	nop
 800de18:	3714      	adds	r7, #20
 800de1a:	46bd      	mov	sp, r7
 800de1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de20:	4770      	bx	lr
 800de22:	bf00      	nop
 800de24:	20000010 	.word	0x20000010
 800de28:	2000003c 	.word	0x2000003c
 800de2c:	20004ee4 	.word	0x20004ee4
 800de30:	20004ee5 	.word	0x20004ee5

0800de34 <_ZN8LoadCell10WriteToSPIEtt>:

void LoadCell::WriteToSPI(uint16_t SPIAddress, uint16_t value){
 800de34:	b580      	push	{r7, lr}
 800de36:	b084      	sub	sp, #16
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
 800de3c:	460b      	mov	r3, r1
 800de3e:	807b      	strh	r3, [r7, #2]
 800de40:	4613      	mov	r3, r2
 800de42:	803b      	strh	r3, [r7, #0]

	uint8_t data[2];
	data[0] = SPIAddress;
 800de44:	887b      	ldrh	r3, [r7, #2]
 800de46:	b2db      	uxtb	r3, r3
 800de48:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 800de4a:	883b      	ldrh	r3, [r7, #0]
 800de4c:	b2db      	uxtb	r3, r3
 800de4e:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800de50:	2200      	movs	r2, #0
 800de52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800de56:	480a      	ldr	r0, [pc, #40]	@ (800de80 <_ZN8LoadCell10WriteToSPIEtt+0x4c>)
 800de58:	f7f5 f8dc 	bl	8003014 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(LOAD_CELL_SPI_CHANNEL, data, 2, 100);
 800de5c:	f107 010c 	add.w	r1, r7, #12
 800de60:	2364      	movs	r3, #100	@ 0x64
 800de62:	2202      	movs	r2, #2
 800de64:	4807      	ldr	r0, [pc, #28]	@ (800de84 <_ZN8LoadCell10WriteToSPIEtt+0x50>)
 800de66:	f7f5 fdd0 	bl	8003a0a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800de6a:	2201      	movs	r2, #1
 800de6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800de70:	4803      	ldr	r0, [pc, #12]	@ (800de80 <_ZN8LoadCell10WriteToSPIEtt+0x4c>)
 800de72:	f7f5 f8cf 	bl	8003014 <HAL_GPIO_WritePin>
}
 800de76:	bf00      	nop
 800de78:	3710      	adds	r7, #16
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}
 800de7e:	bf00      	nop
 800de80:	40020000 	.word	0x40020000
 800de84:	20000180 	.word	0x20000180

0800de88 <_ZN8LoadCell26ExponantialSmoothingFilterEfff>:
		}
	}
    return (sum==0)?0:sum / cnt;
}

float32_t LoadCell::ExponantialSmoothingFilter(float32_t alpha,float32_t value,float32_t lastValue){
 800de88:	b480      	push	{r7}
 800de8a:	b087      	sub	sp, #28
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	60f8      	str	r0, [r7, #12]
 800de90:	ed87 0a02 	vstr	s0, [r7, #8]
 800de94:	edc7 0a01 	vstr	s1, [r7, #4]
 800de98:	ed87 1a00 	vstr	s2, [r7]
    float forecast = alpha * value + (1 - alpha) * lastValue;
 800de9c:	ed97 7a02 	vldr	s14, [r7, #8]
 800dea0:	edd7 7a01 	vldr	s15, [r7, #4]
 800dea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dea8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800deac:	edd7 7a02 	vldr	s15, [r7, #8]
 800deb0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800deb4:	edd7 7a00 	vldr	s15, [r7]
 800deb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800debc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dec0:	edc7 7a05 	vstr	s15, [r7, #20]
    return forecast;
 800dec4:	697b      	ldr	r3, [r7, #20]
 800dec6:	ee07 3a90 	vmov	s15, r3
}
 800deca:	eeb0 0a67 	vmov.f32	s0, s15
 800dece:	371c      	adds	r7, #28
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr

0800ded8 <_ZN8LoadCell12ClearSamplesEv>:
void LoadCell::ClearSamples(){
 800ded8:	b480      	push	{r7}
 800deda:	b085      	sub	sp, #20
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < FLOW_WINDOW_SIZE; ++i) {
 800dee0:	2300      	movs	r3, #0
 800dee2:	60fb      	str	r3, [r7, #12]
 800dee4:	e008      	b.n	800def8 <_ZN8LoadCell12ClearSamplesEv+0x20>
		FlowSamples[i]=-1;
 800dee6:	4a13      	ldr	r2, [pc, #76]	@ (800df34 <_ZN8LoadCell12ClearSamplesEv+0x5c>)
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	009b      	lsls	r3, r3, #2
 800deec:	4413      	add	r3, r2
 800deee:	4a12      	ldr	r2, [pc, #72]	@ (800df38 <_ZN8LoadCell12ClearSamplesEv+0x60>)
 800def0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < FLOW_WINDOW_SIZE; ++i) {
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	3301      	adds	r3, #1
 800def6:	60fb      	str	r3, [r7, #12]
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	2b04      	cmp	r3, #4
 800defc:	ddf3      	ble.n	800dee6 <_ZN8LoadCell12ClearSamplesEv+0xe>
	}
	for (int i = 0; i < VOLUME_WINDOW_SIZE; ++i) {
 800defe:	2300      	movs	r3, #0
 800df00:	60bb      	str	r3, [r7, #8]
 800df02:	e008      	b.n	800df16 <_ZN8LoadCell12ClearSamplesEv+0x3e>
		VolumeSamples[i]=-1;
 800df04:	4a0d      	ldr	r2, [pc, #52]	@ (800df3c <_ZN8LoadCell12ClearSamplesEv+0x64>)
 800df06:	68bb      	ldr	r3, [r7, #8]
 800df08:	009b      	lsls	r3, r3, #2
 800df0a:	4413      	add	r3, r2
 800df0c:	4a0a      	ldr	r2, [pc, #40]	@ (800df38 <_ZN8LoadCell12ClearSamplesEv+0x60>)
 800df0e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < VOLUME_WINDOW_SIZE; ++i) {
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	3301      	adds	r3, #1
 800df14:	60bb      	str	r3, [r7, #8]
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	2b0a      	cmp	r3, #10
 800df1a:	ddf3      	ble.n	800df04 <_ZN8LoadCell12ClearSamplesEv+0x2c>
	}
	VolumeIndex=0;
 800df1c:	4b08      	ldr	r3, [pc, #32]	@ (800df40 <_ZN8LoadCell12ClearSamplesEv+0x68>)
 800df1e:	2200      	movs	r2, #0
 800df20:	701a      	strb	r2, [r3, #0]
	FlowIndex=0;
 800df22:	4b08      	ldr	r3, [pc, #32]	@ (800df44 <_ZN8LoadCell12ClearSamplesEv+0x6c>)
 800df24:	2200      	movs	r2, #0
 800df26:	701a      	strb	r2, [r3, #0]

}
 800df28:	bf00      	nop
 800df2a:	3714      	adds	r7, #20
 800df2c:	46bd      	mov	sp, r7
 800df2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df32:	4770      	bx	lr
 800df34:	2000003c 	.word	0x2000003c
 800df38:	bf800000 	.word	0xbf800000
 800df3c:	20000010 	.word	0x20000010
 800df40:	20004ee5 	.word	0x20004ee5
 800df44:	20004ee4 	.word	0x20004ee4

0800df48 <_Z41__static_initialization_and_destruction_0ii>:
 800df48:	b580      	push	{r7, lr}
 800df4a:	b082      	sub	sp, #8
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
 800df50:	6039      	str	r1, [r7, #0]
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	2b01      	cmp	r3, #1
 800df56:	d10d      	bne.n	800df74 <_Z41__static_initialization_and_destruction_0ii+0x2c>
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800df5e:	4293      	cmp	r3, r2
 800df60:	d108      	bne.n	800df74 <_Z41__static_initialization_and_destruction_0ii+0x2c>
Filter FilterInstance;
 800df62:	480c      	ldr	r0, [pc, #48]	@ (800df94 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800df64:	f7fd fcc2 	bl	800b8ec <_ZN6FilterC1Ev>
VolumeFilterStruct VolumeFilter;
 800df68:	480b      	ldr	r0, [pc, #44]	@ (800df98 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800df6a:	f7ff f9af 	bl	800d2cc <_ZN18VolumeFilterStructC1Ev>
FlowFilterStruct FlowFilter;
 800df6e:	480b      	ldr	r0, [pc, #44]	@ (800df9c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800df70:	f7ff f9bb 	bl	800d2ea <_ZN16FlowFilterStructC1Ev>
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d107      	bne.n	800df8a <_Z41__static_initialization_and_destruction_0ii+0x42>
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800df80:	4293      	cmp	r3, r2
 800df82:	d102      	bne.n	800df8a <_Z41__static_initialization_and_destruction_0ii+0x42>
Filter FilterInstance;
 800df84:	4803      	ldr	r0, [pc, #12]	@ (800df94 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800df86:	f7fd fcc1 	bl	800b90c <_ZN6FilterD1Ev>
}
 800df8a:	bf00      	nop
 800df8c:	3708      	adds	r7, #8
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}
 800df92:	bf00      	nop
 800df94:	20004ee8 	.word	0x20004ee8
 800df98:	20004eec 	.word	0x20004eec
 800df9c:	20004f48 	.word	0x20004f48

0800dfa0 <_GLOBAL__sub_I_VolumeSamples>:
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	af00      	add	r7, sp, #0
 800dfa4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800dfa8:	2001      	movs	r0, #1
 800dfaa:	f7ff ffcd 	bl	800df48 <_Z41__static_initialization_and_destruction_0ii>
 800dfae:	bd80      	pop	{r7, pc}

0800dfb0 <_GLOBAL__sub_D_VolumeSamples>:
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	af00      	add	r7, sp, #0
 800dfb4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800dfb8:	2000      	movs	r0, #0
 800dfba:	f7ff ffc5 	bl	800df48 <_Z41__static_initialization_and_destruction_0ii>
 800dfbe:	bd80      	pop	{r7, pc}

0800dfc0 <_ZN18SystemConfigStructC1Ev>:
	uint8_t VolumeCalibrationSampleCount=100;
	uint8_t FlowCalibrationSampleCount=100;
	uint8_t MinimumFlowSensiblity=0;
	uint8_t WaitAfterProcessSeconds=0;
	bool IsInternalClean=false;
} SystemConfigStruct;
 800dfc0:	b480      	push	{r7}
 800dfc2:	b083      	sub	sp, #12
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	2214      	movs	r2, #20
 800dfcc:	701a      	strb	r2, [r3, #0]
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2228      	movs	r2, #40	@ 0x28
 800dfd2:	705a      	strb	r2, [r3, #1]
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	2228      	movs	r2, #40	@ 0x28
 800dfd8:	709a      	strb	r2, [r3, #2]
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	220a      	movs	r2, #10
 800dfde:	70da      	strb	r2, [r3, #3]
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2228      	movs	r2, #40	@ 0x28
 800dfe4:	711a      	strb	r2, [r3, #4]
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	221e      	movs	r2, #30
 800dfea:	715a      	strb	r2, [r3, #5]
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	221e      	movs	r2, #30
 800dff0:	719a      	strb	r2, [r3, #6]
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 800dff8:	811a      	strh	r2, [r3, #8]
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 800e000:	815a      	strh	r2, [r3, #10]
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 800e008:	819a      	strh	r2, [r3, #12]
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 800e010:	81da      	strh	r2, [r3, #14]
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 800e018:	821a      	strh	r2, [r3, #16]
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 800e020:	825a      	strh	r2, [r3, #18]
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	2200      	movs	r2, #0
 800e026:	615a      	str	r2, [r3, #20]
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2200      	movs	r2, #0
 800e02c:	619a      	str	r2, [r3, #24]
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800e034:	61da      	str	r2, [r3, #28]
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800e03c:	621a      	str	r2, [r3, #32]
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800e044:	625a      	str	r2, [r3, #36]	@ 0x24
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800e04c:	629a      	str	r2, [r3, #40]	@ 0x28
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	220a      	movs	r2, #10
 800e052:	859a      	strh	r2, [r3, #44]	@ 0x2c
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2200      	movs	r2, #0
 800e058:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2200      	movs	r2, #0
 800e060:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2200      	movs	r2, #0
 800e068:	631a      	str	r2, [r3, #48]	@ 0x30
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2200      	movs	r2, #0
 800e06e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	222c      	movs	r2, #44	@ 0x2c
 800e076:	665a      	str	r2, [r3, #100]	@ 0x64
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	2200      	movs	r2, #0
 800e07c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2200      	movs	r2, #0
 800e084:	66da      	str	r2, [r3, #108]	@ 0x6c
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	2200      	movs	r2, #0
 800e08a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	2264      	movs	r2, #100	@ 0x64
 800e092:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	2264      	movs	r2, #100	@ 0x64
 800e09a:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	2264      	movs	r2, #100	@ 0x64
 800e0a2:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	370c      	adds	r7, #12
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ca:	4770      	bx	lr

0800e0cc <_ZN12FlashManagerC1ERKS_>:
class FlashManager {
 800e0cc:	b480      	push	{r7}
 800e0ce:	b083      	sub	sp, #12
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
 800e0d4:	6039      	str	r1, [r7, #0]
 800e0d6:	4a25      	ldr	r2, [pc, #148]	@ (800e16c <_ZN12FlashManagerC1ERKS_+0xa0>)
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	601a      	str	r2, [r3, #0]
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	685a      	ldr	r2, [r3, #4]
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	605a      	str	r2, [r3, #4]
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	689a      	ldr	r2, [r3, #8]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	609a      	str	r2, [r3, #8]
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	7b1a      	ldrb	r2, [r3, #12]
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	731a      	strb	r2, [r3, #12]
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	7b5a      	ldrb	r2, [r3, #13]
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	735a      	strb	r2, [r3, #13]
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	7b9a      	ldrb	r2, [r3, #14]
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	739a      	strb	r2, [r3, #14]
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	7bda      	ldrb	r2, [r3, #15]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	73da      	strb	r2, [r3, #15]
 800e10c:	683b      	ldr	r3, [r7, #0]
 800e10e:	7c1a      	ldrb	r2, [r3, #16]
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	741a      	strb	r2, [r3, #16]
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	7c5a      	ldrb	r2, [r3, #17]
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	745a      	strb	r2, [r3, #17]
 800e11c:	683b      	ldr	r3, [r7, #0]
 800e11e:	7c9a      	ldrb	r2, [r3, #18]
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	749a      	strb	r2, [r3, #18]
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	7cda      	ldrb	r2, [r3, #19]
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	74da      	strb	r2, [r3, #19]
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	7d1a      	ldrb	r2, [r3, #20]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	751a      	strb	r2, [r3, #20]
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	7d5a      	ldrb	r2, [r3, #21]
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	755a      	strb	r2, [r3, #21]
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	7d9a      	ldrb	r2, [r3, #22]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	759a      	strb	r2, [r3, #22]
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	7dda      	ldrb	r2, [r3, #23]
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	75da      	strb	r2, [r3, #23]
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	7e1a      	ldrb	r2, [r3, #24]
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	761a      	strb	r2, [r3, #24]
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	7e5a      	ldrb	r2, [r3, #25]
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	765a      	strb	r2, [r3, #25]
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	4618      	mov	r0, r3
 800e160:	370c      	adds	r7, #12
 800e162:	46bd      	mov	sp, r7
 800e164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e168:	4770      	bx	lr
 800e16a:	bf00      	nop
 800e16c:	08011460 	.word	0x08011460

0800e170 <SetupOS>:
};
/* Definitions for CommunicationSemaphoreHandle */
const osSemaphoreAttr_t communicationSemaphore_attributes = {
  .name = "CommunicationSemaphoreHandle"
};
void SetupOS(void){
 800e170:	b580      	push	{r7, lr}
 800e172:	b088      	sub	sp, #32
 800e174:	af00      	add	r7, sp, #0
	EmgInstance.FirstEmgSetup();
 800e176:	480f      	ldr	r0, [pc, #60]	@ (800e1b4 <SetupOS+0x44>)
 800e178:	f7fd f9ac 	bl	800b4d4 <_ZN3Emg13FirstEmgSetupEv>
	EmgInstance.SecondEmgSetup();
 800e17c:	480d      	ldr	r0, [pc, #52]	@ (800e1b4 <SetupOS+0x44>)
 800e17e:	f7fd f9ca 	bl	800b516 <_ZN3Emg14SecondEmgSetupEv>
	LoadCellInstance.Setup();
 800e182:	480d      	ldr	r0, [pc, #52]	@ (800e1b8 <SetupOS+0x48>)
 800e184:	f7ff f8f1 	bl	800d36a <_ZN8LoadCell5SetupEv>
	FlashInitialize();
 800e188:	f000 f932 	bl	800e3f0 <FlashInitialize>
	CommunicationInstance.SetFlashManager(FlashManagerInstance);
 800e18c:	1d3b      	adds	r3, r7, #4
 800e18e:	490b      	ldr	r1, [pc, #44]	@ (800e1bc <SetupOS+0x4c>)
 800e190:	4618      	mov	r0, r3
 800e192:	f7ff ff9b 	bl	800e0cc <_ZN12FlashManagerC1ERKS_>
 800e196:	1d3b      	adds	r3, r7, #4
 800e198:	4619      	mov	r1, r3
 800e19a:	4809      	ldr	r0, [pc, #36]	@ (800e1c0 <SetupOS+0x50>)
 800e19c:	f7fd f852 	bl	800b244 <_ZN13Communication15SetFlashManagerE12FlashManager>
 800e1a0:	1d3b      	adds	r3, r7, #4
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7fd fcba 	bl	800bb1c <_ZN12FlashManagerD1Ev>
	osKernelInitialize();
 800e1a8:	f7f8 fb3a 	bl	8006820 <osKernelInitialize>
}
 800e1ac:	bf00      	nop
 800e1ae:	3720      	adds	r7, #32
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}
 800e1b4:	20005000 	.word	0x20005000
 800e1b8:	20007044 	.word	0x20007044
 800e1bc:	2000909c 	.word	0x2000909c
 800e1c0:	2000907c 	.word	0x2000907c

0800e1c4 <_Z14UpdatePriorityv>:
void UpdatePriority(void){
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim11);
 800e1c8:	4865      	ldr	r0, [pc, #404]	@ (800e360 <_Z14UpdatePriorityv+0x19c>)
 800e1ca:	f7f6 feb1 	bl	8004f30 <HAL_TIM_Base_Start_IT>
	ThreadStorage.FirstEmgThreadAttr=normalPriority;
 800e1ce:	4b65      	ldr	r3, [pc, #404]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e1d0:	3310      	adds	r3, #16
 800e1d2:	2224      	movs	r2, #36	@ 0x24
 800e1d4:	2100      	movs	r1, #0
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f002 fabb 	bl	8010752 <memset>
 800e1dc:	4b61      	ldr	r3, [pc, #388]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e1de:	4a62      	ldr	r2, [pc, #392]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e1e0:	611a      	str	r2, [r3, #16]
 800e1e2:	4b60      	ldr	r3, [pc, #384]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e1e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e1e8:	625a      	str	r2, [r3, #36]	@ 0x24
 800e1ea:	4b5e      	ldr	r3, [pc, #376]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e1ec:	2218      	movs	r2, #24
 800e1ee:	629a      	str	r2, [r3, #40]	@ 0x28
	ThreadStorage.SecondEmgThreadAttr=normalPriority;
 800e1f0:	4b5c      	ldr	r3, [pc, #368]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e1f2:	3334      	adds	r3, #52	@ 0x34
 800e1f4:	2224      	movs	r2, #36	@ 0x24
 800e1f6:	2100      	movs	r1, #0
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	f002 faaa 	bl	8010752 <memset>
 800e1fe:	4b59      	ldr	r3, [pc, #356]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e200:	4a59      	ldr	r2, [pc, #356]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e202:	635a      	str	r2, [r3, #52]	@ 0x34
 800e204:	4b57      	ldr	r3, [pc, #348]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e206:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e20a:	649a      	str	r2, [r3, #72]	@ 0x48
 800e20c:	4b55      	ldr	r3, [pc, #340]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e20e:	2218      	movs	r2, #24
 800e210:	64da      	str	r2, [r3, #76]	@ 0x4c
	ThreadStorage.FlowThreadAttr=normalPriority;
 800e212:	4b54      	ldr	r3, [pc, #336]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e214:	33b0      	adds	r3, #176	@ 0xb0
 800e216:	2224      	movs	r2, #36	@ 0x24
 800e218:	2100      	movs	r1, #0
 800e21a:	4618      	mov	r0, r3
 800e21c:	f002 fa99 	bl	8010752 <memset>
 800e220:	4b50      	ldr	r3, [pc, #320]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e222:	4a51      	ldr	r2, [pc, #324]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e224:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800e228:	4b4e      	ldr	r3, [pc, #312]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e22a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e22e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 800e232:	4b4c      	ldr	r3, [pc, #304]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e234:	2218      	movs	r2, #24
 800e236:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
	ThreadStorage.VolumeThreadAttr=normalPriority;
 800e23a:	4b4a      	ldr	r3, [pc, #296]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e23c:	338c      	adds	r3, #140	@ 0x8c
 800e23e:	2224      	movs	r2, #36	@ 0x24
 800e240:	2100      	movs	r1, #0
 800e242:	4618      	mov	r0, r3
 800e244:	f002 fa85 	bl	8010752 <memset>
 800e248:	4b46      	ldr	r3, [pc, #280]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e24a:	4a47      	ldr	r2, [pc, #284]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e24c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800e250:	4b44      	ldr	r3, [pc, #272]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e252:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e256:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800e25a:	4b42      	ldr	r3, [pc, #264]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e25c:	2218      	movs	r2, #24
 800e25e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	ThreadStorage.PumpMaxRunThreadAttr=normalPriority;
 800e262:	4b40      	ldr	r3, [pc, #256]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e264:	33d4      	adds	r3, #212	@ 0xd4
 800e266:	2224      	movs	r2, #36	@ 0x24
 800e268:	2100      	movs	r1, #0
 800e26a:	4618      	mov	r0, r3
 800e26c:	f002 fa71 	bl	8010752 <memset>
 800e270:	4b3c      	ldr	r3, [pc, #240]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e272:	4a3d      	ldr	r2, [pc, #244]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e274:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 800e278:	4b3a      	ldr	r3, [pc, #232]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e27a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e27e:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800e282:	4b38      	ldr	r3, [pc, #224]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e284:	2218      	movs	r2, #24
 800e286:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
	ThreadStorage.ValveMaxRunThreadAttr=normalPriority;
 800e28a:	4b36      	ldr	r3, [pc, #216]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e28c:	33f8      	adds	r3, #248	@ 0xf8
 800e28e:	2224      	movs	r2, #36	@ 0x24
 800e290:	2100      	movs	r1, #0
 800e292:	4618      	mov	r0, r3
 800e294:	f002 fa5d 	bl	8010752 <memset>
 800e298:	4b32      	ldr	r3, [pc, #200]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e29a:	4a33      	ldr	r2, [pc, #204]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e29c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 800e2a0:	4b30      	ldr	r3, [pc, #192]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e2a6:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 800e2aa:	4b2e      	ldr	r3, [pc, #184]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2ac:	2218      	movs	r2, #24
 800e2ae:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
	ThreadStorage.CalibrationFlowThreadAttr=normalPriority;
 800e2b2:	4b2c      	ldr	r3, [pc, #176]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2b4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e2b8:	2224      	movs	r2, #36	@ 0x24
 800e2ba:	2100      	movs	r1, #0
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f002 fa48 	bl	8010752 <memset>
 800e2c2:	4b28      	ldr	r3, [pc, #160]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2c4:	4a28      	ldr	r2, [pc, #160]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e2c6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
 800e2ca:	4b26      	ldr	r3, [pc, #152]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e2d0:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
 800e2d4:	4b23      	ldr	r3, [pc, #140]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2d6:	2218      	movs	r2, #24
 800e2d8:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
	ThreadStorage.CalibrationVolumeThreadAttr=normalPriority;
 800e2dc:	4b21      	ldr	r3, [pc, #132]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2de:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800e2e2:	2224      	movs	r2, #36	@ 0x24
 800e2e4:	2100      	movs	r1, #0
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f002 fa33 	bl	8010752 <memset>
 800e2ec:	4b1d      	ldr	r3, [pc, #116]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2ee:	4a1e      	ldr	r2, [pc, #120]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e2f0:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 800e2f4:	4b1b      	ldr	r3, [pc, #108]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e2f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e2fa:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 800e2fe:	4b19      	ldr	r3, [pc, #100]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e300:	2218      	movs	r2, #24
 800e302:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
	ThreadStorage.CleanThreadAttr=normalPriority;
 800e306:	4b17      	ldr	r3, [pc, #92]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e308:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800e30c:	2224      	movs	r2, #36	@ 0x24
 800e30e:	2100      	movs	r1, #0
 800e310:	4618      	mov	r0, r3
 800e312:	f002 fa1e 	bl	8010752 <memset>
 800e316:	4b13      	ldr	r3, [pc, #76]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e318:	4a13      	ldr	r2, [pc, #76]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e31a:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
 800e31e:	4b11      	ldr	r3, [pc, #68]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e320:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e324:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
 800e328:	4b0e      	ldr	r3, [pc, #56]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e32a:	2218      	movs	r2, #24
 800e32c:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
	ThreadStorage.SafeModeThreadAttr=normalPriority;
 800e330:	4b0c      	ldr	r3, [pc, #48]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e332:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800e336:	2224      	movs	r2, #36	@ 0x24
 800e338:	2100      	movs	r1, #0
 800e33a:	4618      	mov	r0, r3
 800e33c:	f002 fa09 	bl	8010752 <memset>
 800e340:	4b08      	ldr	r3, [pc, #32]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e342:	4a09      	ldr	r2, [pc, #36]	@ (800e368 <_Z14UpdatePriorityv+0x1a4>)
 800e344:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
 800e348:	4b06      	ldr	r3, [pc, #24]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e34a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e34e:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
 800e352:	4b04      	ldr	r3, [pc, #16]	@ (800e364 <_Z14UpdatePriorityv+0x1a0>)
 800e354:	2218      	movs	r2, #24
 800e356:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
}
 800e35a:	bf00      	nop
 800e35c:	bd80      	pop	{r7, pc}
 800e35e:	bf00      	nop
 800e360:	20000418 	.word	0x20000418
 800e364:	200090b8 	.word	0x200090b8
 800e368:	08011368 	.word	0x08011368

0800e36c <StartOS>:
void StartOS(void){
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b082      	sub	sp, #8
 800e370:	af00      	add	r7, sp, #0
	UpdatePriority();
 800e372:	f7ff ff27 	bl	800e1c4 <_Z14UpdatePriorityv>
		EmgInstance.SecondEmgRead();
		LoadCellInstance.ReadVolume(false);
		LoadCellInstance.ReadFlow(false);
	}
	*/
	HAL_Delay( 1000 );
 800e376:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800e37a:	f7f3 fc85 	bl	8001c88 <HAL_Delay>
   	uint8_t data[4];
   	data[0]=HasCalibration();//HasCalibration
 800e37e:	f001 fe9f 	bl	80100c0 <HasCalibration>
 800e382:	4603      	mov	r3, r0
 800e384:	713b      	strb	r3, [r7, #4]
   	data[1]=HasLoadcell();//HasLoadcell
 800e386:	f001 febb 	bl	8010100 <HasLoadcell>
 800e38a:	4603      	mov	r3, r0
 800e38c:	717b      	strb	r3, [r7, #5]
   	data[2]=HasFirstEmg();//HasFirstEmg
 800e38e:	f001 fed7 	bl	8010140 <HasFirstEmg>
 800e392:	4603      	mov	r3, r0
 800e394:	71bb      	strb	r3, [r7, #6]
   	data[3]=HasSecondEmg();//HasSecondEmg
 800e396:	f001 feeb 	bl	8010170 <HasSecondEmg>
 800e39a:	4603      	mov	r3, r0
 800e39c:	71fb      	strb	r3, [r7, #7]
	SuccessDataResult(0, SuccessDataType::SD_Start, data, 4);
 800e39e:	1d3a      	adds	r2, r7, #4
 800e3a0:	2304      	movs	r3, #4
 800e3a2:	21ff      	movs	r1, #255	@ 0xff
 800e3a4:	2000      	movs	r0, #0
 800e3a6:	f000 f927 	bl	800e5f8 <SuccessDataResult>

	ThreadStorage.ReadUARTThreadId=osThreadNew(StartReadUARTTask, NULL, &highPriority);
 800e3aa:	4a08      	ldr	r2, [pc, #32]	@ (800e3cc <StartOS+0x60>)
 800e3ac:	2100      	movs	r1, #0
 800e3ae:	4808      	ldr	r0, [pc, #32]	@ (800e3d0 <StartOS+0x64>)
 800e3b0:	f7f8 fa80 	bl	80068b4 <osThreadNew>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	4a07      	ldr	r2, [pc, #28]	@ (800e3d4 <StartOS+0x68>)
 800e3b8:	6053      	str	r3, [r2, #4]
	osKernelStart();
 800e3ba:	f7f8 fa55 	bl	8006868 <osKernelStart>
    HAL_NVIC_SystemReset();
 800e3be:	f7f3 fda2 	bl	8001f06 <HAL_NVIC_SystemReset>
}
 800e3c2:	bf00      	nop
 800e3c4:	3708      	adds	r7, #8
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}
 800e3ca:	bf00      	nop
 800e3cc:	0801149c 	.word	0x0801149c
 800e3d0:	0800e72d 	.word	0x0800e72d
 800e3d4:	200090b8 	.word	0x200090b8

0800e3d8 <HardReset>:

void HardReset(void){
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	af00      	add	r7, sp, #0
	FlashManagerInstance.HardReset(true);
 800e3dc:	2101      	movs	r1, #1
 800e3de:	4803      	ldr	r0, [pc, #12]	@ (800e3ec <HardReset+0x14>)
 800e3e0:	f7fd fbd8 	bl	800bb94 <_ZN12FlashManager9HardResetEb>
    HAL_NVIC_SystemReset();
 800e3e4:	f7f3 fd8f 	bl	8001f06 <HAL_NVIC_SystemReset>
}
 800e3e8:	bf00      	nop
 800e3ea:	bd80      	pop	{r7, pc}
 800e3ec:	2000909c 	.word	0x2000909c

0800e3f0 <FlashInitialize>:
void FlashInitialize(void){
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	af00      	add	r7, sp, #0
	if(!FlashManagerInstance.IsSetup()){
 800e3f4:	4877      	ldr	r0, [pc, #476]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e3f6:	f7fd fcdb 	bl	800bdb0 <_ZN12FlashManager7IsSetupEv>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	f083 0301 	eor.w	r3, r3, #1
 800e400:	b2db      	uxtb	r3, r3
 800e402:	2b00      	cmp	r3, #0
 800e404:	d065      	beq.n	800e4d2 <FlashInitialize+0xe2>
		FlashManagerInstance.WriteSendPerSecond(SystemConfig.SendPerSecond);
 800e406:	4b74      	ldr	r3, [pc, #464]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e408:	781b      	ldrb	r3, [r3, #0]
 800e40a:	4619      	mov	r1, r3
 800e40c:	4871      	ldr	r0, [pc, #452]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e40e:	f7fd fd29 	bl	800be64 <_ZN12FlashManager18WriteSendPerSecondEh>
		FlashManagerInstance.WriteFirstEmgPerSecond(SystemConfig.FirstEmgPerSecond);
 800e412:	4b71      	ldr	r3, [pc, #452]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e414:	785b      	ldrb	r3, [r3, #1]
 800e416:	4619      	mov	r1, r3
 800e418:	486e      	ldr	r0, [pc, #440]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e41a:	f7fd fdbf 	bl	800bf9c <_ZN12FlashManager22WriteFirstEmgPerSecondEh>
		FlashManagerInstance.WriteSecondEmgPerSecond(SystemConfig.SecondEmgPerSecond);
 800e41e:	4b6e      	ldr	r3, [pc, #440]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e420:	789b      	ldrb	r3, [r3, #2]
 800e422:	4619      	mov	r1, r3
 800e424:	486b      	ldr	r0, [pc, #428]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e426:	f7fd fe55 	bl	800c0d4 <_ZN12FlashManager23WriteSecondEmgPerSecondEh>
		FlashManagerInstance.WriteVolumePerSecond(SystemConfig.VolumePerSecond);
 800e42a:	4b6b      	ldr	r3, [pc, #428]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e42c:	78db      	ldrb	r3, [r3, #3]
 800e42e:	4619      	mov	r1, r3
 800e430:	4868      	ldr	r0, [pc, #416]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e432:	f7fd feeb 	bl	800c20c <_ZN12FlashManager20WriteVolumePerSecondEh>
		FlashManagerInstance.WriteFlowPerSecond(SystemConfig.FlowPerSecond);
 800e436:	4b68      	ldr	r3, [pc, #416]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e438:	791b      	ldrb	r3, [r3, #4]
 800e43a:	4619      	mov	r1, r3
 800e43c:	4865      	ldr	r0, [pc, #404]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e43e:	f7fd ff81 	bl	800c344 <_ZN12FlashManager18WriteFlowPerSecondEh>
		FlashManagerInstance.WritePumpMaxRunTime(SystemConfig.PumpMaxRunSecond);
 800e442:	4b65      	ldr	r3, [pc, #404]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e444:	795b      	ldrb	r3, [r3, #5]
 800e446:	4619      	mov	r1, r3
 800e448:	4862      	ldr	r0, [pc, #392]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e44a:	f7fe f817 	bl	800c47c <_ZN12FlashManager19WritePumpMaxRunTimeEh>
		FlashManagerInstance.WriteValveMaxRunTime(SystemConfig.ValveMaxRunSecond);
 800e44e:	4b62      	ldr	r3, [pc, #392]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e450:	799b      	ldrb	r3, [r3, #6]
 800e452:	4619      	mov	r1, r3
 800e454:	485f      	ldr	r0, [pc, #380]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e456:	f7fe f8ad 	bl	800c5b4 <_ZN12FlashManager20WriteValveMaxRunTimeEh>
		FlashManagerInstance.WriteFlowRate(SystemConfig.FlowRate);
 800e45a:	4b5f      	ldr	r3, [pc, #380]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e45c:	6a1b      	ldr	r3, [r3, #32]
 800e45e:	4618      	mov	r0, r3
 800e460:	f7f2 f86a 	bl	8000538 <__aeabi_f2d>
 800e464:	4602      	mov	r2, r0
 800e466:	460b      	mov	r3, r1
 800e468:	ec43 2b10 	vmov	d0, r2, r3
 800e46c:	4859      	ldr	r0, [pc, #356]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e46e:	f7fe f93d 	bl	800c6ec <_ZN12FlashManager13WriteFlowRateEd>
		FlashManagerInstance.WriteVolumeRate(SystemConfig.VolumeRate);
 800e472:	4b59      	ldr	r3, [pc, #356]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e474:	69db      	ldr	r3, [r3, #28]
 800e476:	4618      	mov	r0, r3
 800e478:	f7f2 f85e 	bl	8000538 <__aeabi_f2d>
 800e47c:	4602      	mov	r2, r0
 800e47e:	460b      	mov	r3, r1
 800e480:	ec43 2b10 	vmov	d0, r2, r3
 800e484:	4853      	ldr	r0, [pc, #332]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e486:	f7fe f9cb 	bl	800c820 <_ZN12FlashManager15WriteVolumeRateEd>
		FlashManagerInstance.WriteFlowAverage(SystemConfig.FlowAverage);
 800e48a:	4b53      	ldr	r3, [pc, #332]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e48c:	695b      	ldr	r3, [r3, #20]
 800e48e:	4619      	mov	r1, r3
 800e490:	4850      	ldr	r0, [pc, #320]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e492:	f7fe faf2 	bl	800ca7a <_ZN12FlashManager16WriteFlowAverageEm>
		FlashManagerInstance.WriteVolumeAverage(SystemConfig.VolumeAverage);
 800e496:	4b50      	ldr	r3, [pc, #320]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e498:	699b      	ldr	r3, [r3, #24]
 800e49a:	4619      	mov	r1, r3
 800e49c:	484d      	ldr	r0, [pc, #308]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e49e:	f7fe fa59 	bl	800c954 <_ZN12FlashManager18WriteVolumeAverageEm>
		FlashManagerInstance.WriteFirstEmgData(
 800e4a2:	4b4d      	ldr	r3, [pc, #308]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4a4:	8919      	ldrh	r1, [r3, #8]
 800e4a6:	4b4c      	ldr	r3, [pc, #304]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4a8:	895a      	ldrh	r2, [r3, #10]
 800e4aa:	4b4b      	ldr	r3, [pc, #300]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4ac:	899b      	ldrh	r3, [r3, #12]
 800e4ae:	4849      	ldr	r0, [pc, #292]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4b0:	f7fe fb76 	bl	800cba0 <_ZN12FlashManager17WriteFirstEmgDataEttt>
				SystemConfig.FirstEmgMaxTrim,
				SystemConfig.FirstEmgZeroMaxTrim,
				SystemConfig.FirstEmgZeroMinTrim);
		FlashManagerInstance.WriteSecondEmgData(
 800e4b4:	4b48      	ldr	r3, [pc, #288]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4b6:	89d9      	ldrh	r1, [r3, #14]
 800e4b8:	4b47      	ldr	r3, [pc, #284]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4ba:	8a1a      	ldrh	r2, [r3, #16]
 800e4bc:	4b46      	ldr	r3, [pc, #280]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4be:	8a5b      	ldrh	r3, [r3, #18]
 800e4c0:	4844      	ldr	r0, [pc, #272]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4c2:	f7fe fd28 	bl	800cf16 <_ZN12FlashManager18WriteSecondEmgDataEttt>
				SystemConfig.SecondEmgMaxTrim,
				SystemConfig.SecondEmgZeroMaxTrim,
				SystemConfig.SecondEmgZeroMinTrim);
		FlashManagerInstance.Setup();
 800e4c6:	4843      	ldr	r0, [pc, #268]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4c8:	f7fd fc2a 	bl	800bd20 <_ZN12FlashManager5SetupEv>
		FlashManagerInstance.Update();
 800e4cc:	4841      	ldr	r0, [pc, #260]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4ce:	f7fd fbad 	bl	800bc2c <_ZN12FlashManager6UpdateEv>
	}
	//FlashManagerInstance.WriteFirstEmgData(0,0,0);
	//FlashManagerInstance.WriteSecondEmgData(0,0,0);
	//FlashManagerInstance.Update();
	SystemConfig.SendPerSecond=FlashManagerInstance.ReadSendPerSecond();
 800e4d2:	4840      	ldr	r0, [pc, #256]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4d4:	f7fd fd10 	bl	800bef8 <_ZN12FlashManager17ReadSendPerSecondEv>
 800e4d8:	4603      	mov	r3, r0
 800e4da:	461a      	mov	r2, r3
 800e4dc:	4b3e      	ldr	r3, [pc, #248]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4de:	701a      	strb	r2, [r3, #0]
	SystemConfig.FirstEmgPerSecond=FlashManagerInstance.ReadFirstEmgPerSecond();
 800e4e0:	483c      	ldr	r0, [pc, #240]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4e2:	f7fd fda5 	bl	800c030 <_ZN12FlashManager21ReadFirstEmgPerSecondEv>
 800e4e6:	4603      	mov	r3, r0
 800e4e8:	461a      	mov	r2, r3
 800e4ea:	4b3b      	ldr	r3, [pc, #236]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4ec:	705a      	strb	r2, [r3, #1]
	SystemConfig.SecondEmgPerSecond=FlashManagerInstance.ReadSecondEmgPerSecond();
 800e4ee:	4839      	ldr	r0, [pc, #228]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4f0:	f7fd fe3a 	bl	800c168 <_ZN12FlashManager22ReadSecondEmgPerSecondEv>
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	461a      	mov	r2, r3
 800e4f8:	4b37      	ldr	r3, [pc, #220]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e4fa:	709a      	strb	r2, [r3, #2]
	SystemConfig.VolumePerSecond=FlashManagerInstance.ReadVolumePerSecond();
 800e4fc:	4835      	ldr	r0, [pc, #212]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e4fe:	f7fd fecf 	bl	800c2a0 <_ZN12FlashManager19ReadVolumePerSecondEv>
 800e502:	4603      	mov	r3, r0
 800e504:	461a      	mov	r2, r3
 800e506:	4b34      	ldr	r3, [pc, #208]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e508:	70da      	strb	r2, [r3, #3]
	SystemConfig.FlowPerSecond=FlashManagerInstance.ReadFlowPerSecond();
 800e50a:	4832      	ldr	r0, [pc, #200]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e50c:	f7fd ff64 	bl	800c3d8 <_ZN12FlashManager17ReadFlowPerSecondEv>
 800e510:	4603      	mov	r3, r0
 800e512:	461a      	mov	r2, r3
 800e514:	4b30      	ldr	r3, [pc, #192]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e516:	711a      	strb	r2, [r3, #4]
	SystemConfig.PumpMaxRunSecond=FlashManagerInstance.ReadPumpMaxRunTime();
 800e518:	482e      	ldr	r0, [pc, #184]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e51a:	f7fd fff9 	bl	800c510 <_ZN12FlashManager18ReadPumpMaxRunTimeEv>
 800e51e:	4603      	mov	r3, r0
 800e520:	461a      	mov	r2, r3
 800e522:	4b2d      	ldr	r3, [pc, #180]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e524:	715a      	strb	r2, [r3, #5]
	SystemConfig.ValveMaxRunSecond=FlashManagerInstance.ReadValveMaxRunTime();
 800e526:	482b      	ldr	r0, [pc, #172]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e528:	f7fe f88e 	bl	800c648 <_ZN12FlashManager19ReadValveMaxRunTimeEv>
 800e52c:	4603      	mov	r3, r0
 800e52e:	461a      	mov	r2, r3
 800e530:	4b29      	ldr	r3, [pc, #164]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e532:	719a      	strb	r2, [r3, #6]
	SystemConfig.FlowRate=FlashManagerInstance.ReadFlowRate();
 800e534:	4827      	ldr	r0, [pc, #156]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e536:	f7fe f91b 	bl	800c770 <_ZN12FlashManager12ReadFlowRateEv>
 800e53a:	ec53 2b10 	vmov	r2, r3, d0
 800e53e:	4610      	mov	r0, r2
 800e540:	4619      	mov	r1, r3
 800e542:	f7f2 fa63 	bl	8000a0c <__aeabi_d2f>
 800e546:	4603      	mov	r3, r0
 800e548:	4a23      	ldr	r2, [pc, #140]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e54a:	6213      	str	r3, [r2, #32]
	SystemConfig.VolumeRate=FlashManagerInstance.ReadVolumeRate();
 800e54c:	4821      	ldr	r0, [pc, #132]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e54e:	f7fe f9a9 	bl	800c8a4 <_ZN12FlashManager14ReadVolumeRateEv>
 800e552:	ec53 2b10 	vmov	r2, r3, d0
 800e556:	4610      	mov	r0, r2
 800e558:	4619      	mov	r1, r3
 800e55a:	f7f2 fa57 	bl	8000a0c <__aeabi_d2f>
 800e55e:	4603      	mov	r3, r0
 800e560:	4a1d      	ldr	r2, [pc, #116]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e562:	61d3      	str	r3, [r2, #28]
	SystemConfig.FlowAverage=FlashManagerInstance.ReadFlowAverage();
 800e564:	481b      	ldr	r0, [pc, #108]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e566:	f7fe fac9 	bl	800cafc <_ZN12FlashManager15ReadFlowAverageEv>
 800e56a:	4603      	mov	r3, r0
 800e56c:	4a1a      	ldr	r2, [pc, #104]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e56e:	6153      	str	r3, [r2, #20]
	SystemConfig.VolumeAverage=FlashManagerInstance.ReadVolumeAverage();
 800e570:	4818      	ldr	r0, [pc, #96]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e572:	f7fe fa30 	bl	800c9d6 <_ZN12FlashManager17ReadVolumeAverageEv>
 800e576:	4603      	mov	r3, r0
 800e578:	4a17      	ldr	r2, [pc, #92]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e57a:	6193      	str	r3, [r2, #24]
	SystemConfig.FirstEmgMaxTrim=FlashManagerInstance.ReadFirstEmgMaxTrim();
 800e57c:	4815      	ldr	r0, [pc, #84]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e57e:	f7fe fbcd 	bl	800cd1c <_ZN12FlashManager19ReadFirstEmgMaxTrimEv>
 800e582:	4603      	mov	r3, r0
 800e584:	461a      	mov	r2, r3
 800e586:	4b14      	ldr	r3, [pc, #80]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e588:	811a      	strh	r2, [r3, #8]
	SystemConfig.FirstEmgZeroMaxTrim=FlashManagerInstance.ReadFirstEmgZeroPointMaxTrim();
 800e58a:	4812      	ldr	r0, [pc, #72]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e58c:	f7fe fc19 	bl	800cdc2 <_ZN12FlashManager28ReadFirstEmgZeroPointMaxTrimEv>
 800e590:	4603      	mov	r3, r0
 800e592:	461a      	mov	r2, r3
 800e594:	4b10      	ldr	r3, [pc, #64]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e596:	815a      	strh	r2, [r3, #10]
	SystemConfig.FirstEmgZeroMinTrim=FlashManagerInstance.ReadFirstEmgZeroPointMinTrim();
 800e598:	480e      	ldr	r0, [pc, #56]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e59a:	f7fe fc67 	bl	800ce6c <_ZN12FlashManager28ReadFirstEmgZeroPointMinTrimEv>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	461a      	mov	r2, r3
 800e5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e5a4:	819a      	strh	r2, [r3, #12]
	SystemConfig.SecondEmgMaxTrim=FlashManagerInstance.ReadSecondEmgMaxTrim();
 800e5a6:	480b      	ldr	r0, [pc, #44]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e5a8:	f7fe fd73 	bl	800d092 <_ZN12FlashManager20ReadSecondEmgMaxTrimEv>
 800e5ac:	4603      	mov	r3, r0
 800e5ae:	461a      	mov	r2, r3
 800e5b0:	4b09      	ldr	r3, [pc, #36]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e5b2:	81da      	strh	r2, [r3, #14]
	SystemConfig.SecondEmgZeroMaxTrim=FlashManagerInstance.ReadSecondEmgZeroPointMaxTrim();
 800e5b4:	4807      	ldr	r0, [pc, #28]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e5b6:	f7fe fdbf 	bl	800d138 <_ZN12FlashManager29ReadSecondEmgZeroPointMaxTrimEv>
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	461a      	mov	r2, r3
 800e5be:	4b06      	ldr	r3, [pc, #24]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e5c0:	821a      	strh	r2, [r3, #16]
	SystemConfig.SecondEmgZeroMinTrim=FlashManagerInstance.ReadSecondEmgZeroPointMinTrim();
 800e5c2:	4804      	ldr	r0, [pc, #16]	@ (800e5d4 <FlashInitialize+0x1e4>)
 800e5c4:	f7fe fe0d 	bl	800d1e2 <_ZN12FlashManager29ReadSecondEmgZeroPointMinTrimEv>
 800e5c8:	4603      	mov	r3, r0
 800e5ca:	461a      	mov	r2, r3
 800e5cc:	4b02      	ldr	r3, [pc, #8]	@ (800e5d8 <FlashInitialize+0x1e8>)
 800e5ce:	825a      	strh	r2, [r3, #18]
}
 800e5d0:	bf00      	nop
 800e5d2:	bd80      	pop	{r7, pc}
 800e5d4:	2000909c 	.word	0x2000909c
 800e5d8:	200092a8 	.word	0x200092a8

0800e5dc <SuccessResult>:

void SuccessResult(void){
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b082      	sub	sp, #8
 800e5e0:	af00      	add	r7, sp, #0
	uint8_t data[1]={0x01};
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	713b      	strb	r3, [r7, #4]
	WriteUart(data, 1);
 800e5e6:	1d3b      	adds	r3, r7, #4
 800e5e8:	2101      	movs	r1, #1
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f000 f8f8 	bl	800e7e0 <WriteUart>
}
 800e5f0:	bf00      	nop
 800e5f2:	3708      	adds	r7, #8
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <SuccessDataResult>:
void SuccessDataResult(uint8_t percent,uint8_t dataType,uint8_t *data,int len){
 800e5f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e5fc:	b089      	sub	sp, #36	@ 0x24
 800e5fe:	af00      	add	r7, sp, #0
 800e600:	60ba      	str	r2, [r7, #8]
 800e602:	607b      	str	r3, [r7, #4]
 800e604:	4603      	mov	r3, r0
 800e606:	73fb      	strb	r3, [r7, #15]
 800e608:	460b      	mov	r3, r1
 800e60a:	73bb      	strb	r3, [r7, #14]
	uartData[5]=dataType;
	for (int i = 6; i < len+6; ++i) {
		uartData[i]=data[i-6];
	}
	WriteUart(uartData, len+6);
}
 800e60c:	466b      	mov	r3, sp
 800e60e:	461e      	mov	r6, r3
	uint8_t uartData[len+6]={0};
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	1d99      	adds	r1, r3, #6
 800e614:	1e4b      	subs	r3, r1, #1
 800e616:	61bb      	str	r3, [r7, #24]
 800e618:	460a      	mov	r2, r1
 800e61a:	2300      	movs	r3, #0
 800e61c:	4690      	mov	r8, r2
 800e61e:	4699      	mov	r9, r3
 800e620:	f04f 0200 	mov.w	r2, #0
 800e624:	f04f 0300 	mov.w	r3, #0
 800e628:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e62c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e630:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e634:	460a      	mov	r2, r1
 800e636:	2300      	movs	r3, #0
 800e638:	4614      	mov	r4, r2
 800e63a:	461d      	mov	r5, r3
 800e63c:	f04f 0200 	mov.w	r2, #0
 800e640:	f04f 0300 	mov.w	r3, #0
 800e644:	00eb      	lsls	r3, r5, #3
 800e646:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e64a:	00e2      	lsls	r2, r4, #3
 800e64c:	460b      	mov	r3, r1
 800e64e:	3307      	adds	r3, #7
 800e650:	08db      	lsrs	r3, r3, #3
 800e652:	00db      	lsls	r3, r3, #3
 800e654:	ebad 0d03 	sub.w	sp, sp, r3
 800e658:	466b      	mov	r3, sp
 800e65a:	3300      	adds	r3, #0
 800e65c:	617b      	str	r3, [r7, #20]
 800e65e:	697b      	ldr	r3, [r7, #20]
 800e660:	3901      	subs	r1, #1
 800e662:	2200      	movs	r2, #0
 800e664:	701a      	strb	r2, [r3, #0]
 800e666:	1c5a      	adds	r2, r3, #1
 800e668:	1e4b      	subs	r3, r1, #1
 800e66a:	e003      	b.n	800e674 <SuccessDataResult+0x7c>
 800e66c:	2100      	movs	r1, #0
 800e66e:	7011      	strb	r1, [r2, #0]
 800e670:	3b01      	subs	r3, #1
 800e672:	3201      	adds	r2, #1
 800e674:	2b00      	cmp	r3, #0
 800e676:	daf9      	bge.n	800e66c <SuccessDataResult+0x74>
	uint16_t xLen=len+3;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	b29b      	uxth	r3, r3
 800e67c:	3303      	adds	r3, #3
 800e67e:	827b      	strh	r3, [r7, #18]
	uartData[0]=0x02;
 800e680:	697b      	ldr	r3, [r7, #20]
 800e682:	2202      	movs	r2, #2
 800e684:	701a      	strb	r2, [r3, #0]
	uartData[1]=(xLen & 0xFF00)>>8;
 800e686:	8a7b      	ldrh	r3, [r7, #18]
 800e688:	0a1b      	lsrs	r3, r3, #8
 800e68a:	b29b      	uxth	r3, r3
 800e68c:	b2da      	uxtb	r2, r3
 800e68e:	697b      	ldr	r3, [r7, #20]
 800e690:	705a      	strb	r2, [r3, #1]
	uartData[2]=(xLen & 0x00FF);
 800e692:	8a7b      	ldrh	r3, [r7, #18]
 800e694:	b2da      	uxtb	r2, r3
 800e696:	697b      	ldr	r3, [r7, #20]
 800e698:	709a      	strb	r2, [r3, #2]
	uartData[3]=1;
 800e69a:	697b      	ldr	r3, [r7, #20]
 800e69c:	2201      	movs	r2, #1
 800e69e:	70da      	strb	r2, [r3, #3]
	uartData[4]=percent;
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	7bfa      	ldrb	r2, [r7, #15]
 800e6a4:	711a      	strb	r2, [r3, #4]
	uartData[5]=dataType;
 800e6a6:	697b      	ldr	r3, [r7, #20]
 800e6a8:	7bba      	ldrb	r2, [r7, #14]
 800e6aa:	715a      	strb	r2, [r3, #5]
	for (int i = 6; i < len+6; ++i) {
 800e6ac:	2306      	movs	r3, #6
 800e6ae:	61fb      	str	r3, [r7, #28]
 800e6b0:	e00c      	b.n	800e6cc <SuccessDataResult+0xd4>
		uartData[i]=data[i-6];
 800e6b2:	69fb      	ldr	r3, [r7, #28]
 800e6b4:	3b06      	subs	r3, #6
 800e6b6:	68ba      	ldr	r2, [r7, #8]
 800e6b8:	4413      	add	r3, r2
 800e6ba:	7819      	ldrb	r1, [r3, #0]
 800e6bc:	697a      	ldr	r2, [r7, #20]
 800e6be:	69fb      	ldr	r3, [r7, #28]
 800e6c0:	4413      	add	r3, r2
 800e6c2:	460a      	mov	r2, r1
 800e6c4:	701a      	strb	r2, [r3, #0]
	for (int i = 6; i < len+6; ++i) {
 800e6c6:	69fb      	ldr	r3, [r7, #28]
 800e6c8:	3301      	adds	r3, #1
 800e6ca:	61fb      	str	r3, [r7, #28]
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	3305      	adds	r3, #5
 800e6d0:	69fa      	ldr	r2, [r7, #28]
 800e6d2:	429a      	cmp	r2, r3
 800e6d4:	dded      	ble.n	800e6b2 <SuccessDataResult+0xba>
	WriteUart(uartData, len+6);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	3306      	adds	r3, #6
 800e6da:	4619      	mov	r1, r3
 800e6dc:	6978      	ldr	r0, [r7, #20]
 800e6de:	f000 f87f 	bl	800e7e0 <WriteUart>
 800e6e2:	46b5      	mov	sp, r6
}
 800e6e4:	bf00      	nop
 800e6e6:	3724      	adds	r7, #36	@ 0x24
 800e6e8:	46bd      	mov	sp, r7
 800e6ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800e6ee <ErrorResult>:
	uartData[5]=opCode;
	uartData[6]=(errorCode>>8) & 0xFF;
	uartData[7]=errorCode & 0xFF;
	WriteUart(uartData, 8);
}
void ErrorResult(uint8_t opCode,uint16_t errorCode){
 800e6ee:	b580      	push	{r7, lr}
 800e6f0:	b084      	sub	sp, #16
 800e6f2:	af00      	add	r7, sp, #0
 800e6f4:	4603      	mov	r3, r0
 800e6f6:	460a      	mov	r2, r1
 800e6f8:	71fb      	strb	r3, [r7, #7]
 800e6fa:	4613      	mov	r3, r2
 800e6fc:	80bb      	strh	r3, [r7, #4]
	uint8_t data[4];
	data[0]=0x00;
 800e6fe:	2300      	movs	r3, #0
 800e700:	733b      	strb	r3, [r7, #12]
	data[1]=opCode;
 800e702:	79fb      	ldrb	r3, [r7, #7]
 800e704:	737b      	strb	r3, [r7, #13]
	data[2]=(errorCode>>8) & 0xFF;
 800e706:	88bb      	ldrh	r3, [r7, #4]
 800e708:	0a1b      	lsrs	r3, r3, #8
 800e70a:	b29b      	uxth	r3, r3
 800e70c:	b2db      	uxtb	r3, r3
 800e70e:	73bb      	strb	r3, [r7, #14]
	data[3]=errorCode & 0xFF;
 800e710:	88bb      	ldrh	r3, [r7, #4]
 800e712:	b2db      	uxtb	r3, r3
 800e714:	73fb      	strb	r3, [r7, #15]
	WriteUart(data, 4);
 800e716:	f107 030c 	add.w	r3, r7, #12
 800e71a:	2104      	movs	r1, #4
 800e71c:	4618      	mov	r0, r3
 800e71e:	f000 f85f 	bl	800e7e0 <WriteUart>
}
 800e722:	bf00      	nop
 800e724:	3710      	adds	r7, #16
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}
	...

0800e72c <StartReadUARTTask>:
void StartReadUARTTask(void *argument){
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b086      	sub	sp, #24
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]

	const TickType_t xDelay = 50 / portTICK_PERIOD_MS;  //300
 800e734:	2332      	movs	r3, #50	@ 0x32
 800e736:	617b      	str	r3, [r7, #20]
	//osStatus_t communicationSemaphoreVal;
	ThreadStorage.CommunicationSemaphoreHandle = osSemaphoreNew(1, 1, &communicationSemaphore_attributes);
 800e738:	4a23      	ldr	r2, [pc, #140]	@ (800e7c8 <StartReadUARTTask+0x9c>)
 800e73a:	2101      	movs	r1, #1
 800e73c:	2001      	movs	r0, #1
 800e73e:	f7f8 f978 	bl	8006a32 <osSemaphoreNew>
 800e742:	4603      	mov	r3, r0
 800e744:	4a21      	ldr	r2, [pc, #132]	@ (800e7cc <StartReadUARTTask+0xa0>)
 800e746:	f8c2 31e0 	str.w	r3, [r2, #480]	@ 0x1e0
	ThreadStorage.SendUARTThreadId=osThreadNew(StartSendUARTTask, NULL, &normalPriority);
 800e74a:	4a21      	ldr	r2, [pc, #132]	@ (800e7d0 <StartReadUARTTask+0xa4>)
 800e74c:	2100      	movs	r1, #0
 800e74e:	4821      	ldr	r0, [pc, #132]	@ (800e7d4 <StartReadUARTTask+0xa8>)
 800e750:	f7f8 f8b0 	bl	80068b4 <osThreadNew>
 800e754:	4603      	mov	r3, r0
 800e756:	4a1d      	ldr	r2, [pc, #116]	@ (800e7cc <StartReadUARTTask+0xa0>)
 800e758:	6013      	str	r3, [r2, #0]
	//bool retryStatus=false;
    uint8_t data[8];
	for(;;){
		//uint16_t newPos = __HAL_DMA_GET_COUNTER(huart1.hdmarx);
		//if(newPos>0){
			HAL_StatusTypeDef status=HAL_UART_Receive_DMA(&huart1, data, 8);
 800e75a:	f107 0308 	add.w	r3, r7, #8
 800e75e:	2208      	movs	r2, #8
 800e760:	4619      	mov	r1, r3
 800e762:	481d      	ldr	r0, [pc, #116]	@ (800e7d8 <StartReadUARTTask+0xac>)
 800e764:	f7f6 ff11 	bl	800558a <HAL_UART_Receive_DMA>
 800e768:	4603      	mov	r3, r0
 800e76a:	74fb      	strb	r3, [r7, #19]
			if (status == HAL_OK&&(data[0]==1||data[0]==2||data[0]==3)) {
 800e76c:	7cfb      	ldrb	r3, [r7, #19]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d116      	bne.n	800e7a0 <StartReadUARTTask+0x74>
 800e772:	7a3b      	ldrb	r3, [r7, #8]
 800e774:	2b01      	cmp	r3, #1
 800e776:	d005      	beq.n	800e784 <StartReadUARTTask+0x58>
 800e778:	7a3b      	ldrb	r3, [r7, #8]
 800e77a:	2b02      	cmp	r3, #2
 800e77c:	d002      	beq.n	800e784 <StartReadUARTTask+0x58>
 800e77e:	7a3b      	ldrb	r3, [r7, #8]
 800e780:	2b03      	cmp	r3, #3
 800e782:	d10d      	bne.n	800e7a0 <StartReadUARTTask+0x74>
				SuccessDataResult(100, SuccessDataType::SD_ProcessCommand, data, 8);
 800e784:	f107 0208 	add.w	r2, r7, #8
 800e788:	2308      	movs	r3, #8
 800e78a:	21fd      	movs	r1, #253	@ 0xfd
 800e78c:	2064      	movs	r0, #100	@ 0x64
 800e78e:	f7ff ff33 	bl	800e5f8 <SuccessDataResult>
				CommunicationInstance.ProcessCommand(data);
 800e792:	f107 0308 	add.w	r3, r7, #8
 800e796:	4619      	mov	r1, r3
 800e798:	4810      	ldr	r0, [pc, #64]	@ (800e7dc <StartReadUARTTask+0xb0>)
 800e79a:	f7fb fcb9 	bl	800a110 <_ZN13Communication14ProcessCommandEPh>
 800e79e:	e00f      	b.n	800e7c0 <StartReadUARTTask+0x94>
	        }
			else if(status != HAL_TIMEOUT && status != HAL_BUSY && status != HAL_OK){
 800e7a0:	7cfb      	ldrb	r3, [r7, #19]
 800e7a2:	2b03      	cmp	r3, #3
 800e7a4:	d00c      	beq.n	800e7c0 <StartReadUARTTask+0x94>
 800e7a6:	7cfb      	ldrb	r3, [r7, #19]
 800e7a8:	2b02      	cmp	r3, #2
 800e7aa:	d009      	beq.n	800e7c0 <StartReadUARTTask+0x94>
 800e7ac:	7cfb      	ldrb	r3, [r7, #19]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d006      	beq.n	800e7c0 <StartReadUARTTask+0x94>
				SuccessDataResult(100, SuccessDataType::SD_RepeatAgain, data, 8);
 800e7b2:	f107 0208 	add.w	r2, r7, #8
 800e7b6:	2308      	movs	r3, #8
 800e7b8:	21fe      	movs	r1, #254	@ 0xfe
 800e7ba:	2064      	movs	r0, #100	@ 0x64
 800e7bc:	f7ff ff1c 	bl	800e5f8 <SuccessDataResult>
	        }
		//}
		vTaskDelay(xDelay);
 800e7c0:	2032      	movs	r0, #50	@ 0x32
 800e7c2:	f7f9 fe03 	bl	80083cc <vTaskDelay>
					HAL_UART_Receive(&huart1, xData, sizeof(len),HAL_MAX_DELAY);
					SuccessDataResult(100, SuccessDataType::SD_RepeatAgain, xData, sizeof(len));
				}
			vTaskDelay(xDelay);
		}*/
	}
 800e7c6:	e7c8      	b.n	800e75a <StartReadUARTTask+0x2e>
 800e7c8:	08011500 	.word	0x08011500
 800e7cc:	200090b8 	.word	0x200090b8
 800e7d0:	08011478 	.word	0x08011478
 800e7d4:	0800e835 	.word	0x0800e835
 800e7d8:	20000460 	.word	0x20000460
 800e7dc:	2000907c 	.word	0x2000907c

0800e7e0 <WriteUart>:
}
void WriteUart(uint8_t *data,int len){
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b084      	sub	sp, #16
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
 800e7e8:	6039      	str	r1, [r7, #0]
	  uint8_t count=0;
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	73fb      	strb	r3, [r7, #15]
	  HAL_StatusTypeDef status=HAL_UART_Transmit(&huart1, data,len ,HAL_MAX_DELAY);
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	b29a      	uxth	r2, r3
 800e7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e7f6:	6879      	ldr	r1, [r7, #4]
 800e7f8:	480d      	ldr	r0, [pc, #52]	@ (800e830 <WriteUart+0x50>)
 800e7fa:	f7f6 fe3b 	bl	8005474 <HAL_UART_Transmit>
 800e7fe:	4603      	mov	r3, r0
 800e800:	73bb      	strb	r3, [r7, #14]
	  if(status!=HAL_OK && count<5)
 800e802:	7bbb      	ldrb	r3, [r7, #14]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d00f      	beq.n	800e828 <WriteUart+0x48>
 800e808:	7bfb      	ldrb	r3, [r7, #15]
 800e80a:	2b04      	cmp	r3, #4
 800e80c:	d80c      	bhi.n	800e828 <WriteUart+0x48>
	  {
		  status=HAL_UART_Transmit(&huart1, data,len ,HAL_MAX_DELAY);
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	b29a      	uxth	r2, r3
 800e812:	f04f 33ff 	mov.w	r3, #4294967295
 800e816:	6879      	ldr	r1, [r7, #4]
 800e818:	4805      	ldr	r0, [pc, #20]	@ (800e830 <WriteUart+0x50>)
 800e81a:	f7f6 fe2b 	bl	8005474 <HAL_UART_Transmit>
 800e81e:	4603      	mov	r3, r0
 800e820:	73bb      	strb	r3, [r7, #14]
		  count++;
 800e822:	7bfb      	ldrb	r3, [r7, #15]
 800e824:	3301      	adds	r3, #1
 800e826:	73fb      	strb	r3, [r7, #15]
	  }
	  /*if(status==HAL_OK){
		  uint8_t nl = 0x0A;
		  HAL_UART_Transmit(&huart1, &nl, 1, HAL_MAX_DELAY);
	  }*/
}
 800e828:	bf00      	nop
 800e82a:	3710      	adds	r7, #16
 800e82c:	46bd      	mov	sp, r7
 800e82e:	bd80      	pop	{r7, pc}
 800e830:	20000460 	.word	0x20000460

0800e834 <StartSendUARTTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSendUARTTask */
void StartSendUARTTask(void *argument)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 800e83a:	b084      	sub	sp, #16
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800e842:	f843 0c4c 	str.w	r0, [r3, #-76]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  // uint8_t data[] = "SendTask\r\n";
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800e846:	f7f9 ff73 	bl	8008730 <xTaskGetTickCount>
 800e84a:	4603      	mov	r3, r0
 800e84c:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800e850:	f102 0208 	add.w	r2, r2, #8
 800e854:	6013      	str	r3, [r2, #0]
	const TickType_t xFrequency = (1000/SystemConfig.SendPerSecond);
 800e856:	4bb1      	ldr	r3, [pc, #708]	@ (800eb1c <StartSendUARTTask+0x2e8>)
 800e858:	781b      	ldrb	r3, [r3, #0]
 800e85a:	461a      	mov	r2, r3
 800e85c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e860:	fb93 f3f2 	sdiv	r3, r3, r2
 800e864:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800e868:	f102 0218 	add.w	r2, r2, #24
 800e86c:	6013      	str	r3, [r2, #0]
	osStatus_t volumeSemaphoreVal;
	osStatus_t flowSemaphoreVal;
	osStatus_t communicationSemaphoreVal;
  for(;;)
  {
	  uint16_t totalLen=11;
 800e86e:	230b      	movs	r3, #11
 800e870:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800e874:	f102 020e 	add.w	r2, r2, #14
 800e878:	8013      	strh	r3, [r2, #0]
	  uint8_t allData[4096];
	  firstEmgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FirstEmgSemaphoreHandle,xFrequency/10);
 800e87a:	4ba9      	ldr	r3, [pc, #676]	@ (800eb20 <StartSendUARTTask+0x2ec>)
 800e87c:	f8d3 21d0 	ldr.w	r2, [r3, #464]	@ 0x1d0
 800e880:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800e884:	f103 0318 	add.w	r3, r3, #24
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	49a6      	ldr	r1, [pc, #664]	@ (800eb24 <StartSendUARTTask+0x2f0>)
 800e88c:	fba1 1303 	umull	r1, r3, r1, r3
 800e890:	08db      	lsrs	r3, r3, #3
 800e892:	4619      	mov	r1, r3
 800e894:	4610      	mov	r0, r2
 800e896:	f7f8 f955 	bl	8006b44 <osSemaphoreAcquire>
 800e89a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800e89e:	f103 0314 	add.w	r3, r3, #20
 800e8a2:	6018      	str	r0, [r3, #0]
	  if(firstEmgSemaphoreVal==osOK){
 800e8a4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800e8a8:	f103 0314 	add.w	r3, r3, #20
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	f040 80b1 	bne.w	800ea16 <StartSendUARTTask+0x1e2>
		  int xLen=EmgInstance.FirstEmgBufferLen;
 800e8b4:	4b9c      	ldr	r3, [pc, #624]	@ (800eb28 <StartSendUARTTask+0x2f4>)
 800e8b6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800e8ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8bc:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800e8c0:	f102 0210 	add.w	r2, r2, #16
 800e8c4:	6013      	str	r3, [r2, #0]
		  if(xLen>0){
 800e8c6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800e8ca:	f103 0310 	add.w	r3, r3, #16
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	f340 809a 	ble.w	800ea0a <StartSendUARTTask+0x1d6>
			  allData[totalLen]=1;
 800e8d6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e8da:	f103 030e 	add.w	r3, r3, #14
 800e8de:	881b      	ldrh	r3, [r3, #0]
 800e8e0:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800e8e4:	4413      	add	r3, r2
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800e8ec:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e8f0:	f103 030e 	add.w	r3, r3, #14
 800e8f4:	881b      	ldrh	r3, [r3, #0]
 800e8f6:	3301      	adds	r3, #1
 800e8f8:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800e8fc:	f102 020e 	add.w	r2, r2, #14
 800e900:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=(xLen & 0xFF00)>>8;
 800e902:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800e906:	f103 0310 	add.w	r3, r3, #16
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	121a      	asrs	r2, r3, #8
 800e90e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e912:	f103 030e 	add.w	r3, r3, #14
 800e916:	881b      	ldrh	r3, [r3, #0]
 800e918:	b2d2      	uxtb	r2, r2
 800e91a:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800e91e:	440b      	add	r3, r1
 800e920:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800e924:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e928:	f103 030e 	add.w	r3, r3, #14
 800e92c:	881b      	ldrh	r3, [r3, #0]
 800e92e:	3301      	adds	r3, #1
 800e930:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800e934:	f102 020e 	add.w	r2, r2, #14
 800e938:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=xLen & 0xFF;
 800e93a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e93e:	f103 030e 	add.w	r3, r3, #14
 800e942:	881b      	ldrh	r3, [r3, #0]
 800e944:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800e948:	f102 0210 	add.w	r2, r2, #16
 800e94c:	6812      	ldr	r2, [r2, #0]
 800e94e:	b2d2      	uxtb	r2, r2
 800e950:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800e954:	440b      	add	r3, r1
 800e956:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800e95a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e95e:	f103 030e 	add.w	r3, r3, #14
 800e962:	881b      	ldrh	r3, [r3, #0]
 800e964:	3301      	adds	r3, #1
 800e966:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800e96a:	f102 020e 	add.w	r2, r2, #14
 800e96e:	8013      	strh	r3, [r2, #0]
			   for (int i=0;i < xLen; ++i) {
 800e970:	2300      	movs	r3, #0
 800e972:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800e976:	f102 0208 	add.w	r2, r2, #8
 800e97a:	6013      	str	r3, [r2, #0]
 800e97c:	e033      	b.n	800e9e6 <StartSendUARTTask+0x1b2>
				   allData[totalLen]=EmgInstance.FirstEmgBuffer[i];
 800e97e:	4a6a      	ldr	r2, [pc, #424]	@ (800eb28 <StartSendUARTTask+0x2f4>)
 800e980:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e984:	f103 0308 	add.w	r3, r3, #8
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	330c      	adds	r3, #12
 800e98c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800e990:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e994:	f103 030e 	add.w	r3, r3, #14
 800e998:	881b      	ldrh	r3, [r3, #0]
 800e99a:	b2d2      	uxtb	r2, r2
 800e99c:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800e9a0:	440b      	add	r3, r1
 800e9a2:	f803 2c48 	strb.w	r2, [r3, #-72]
				   totalLen++;
 800e9a6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e9aa:	f103 030e 	add.w	r3, r3, #14
 800e9ae:	881b      	ldrh	r3, [r3, #0]
 800e9b0:	3301      	adds	r3, #1
 800e9b2:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800e9b6:	f102 020e 	add.w	r2, r2, #14
 800e9ba:	8013      	strh	r3, [r2, #0]
				   EmgInstance.FirstEmgBuffer[i]=0;
 800e9bc:	4a5a      	ldr	r2, [pc, #360]	@ (800eb28 <StartSendUARTTask+0x2f4>)
 800e9be:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e9c2:	f103 0308 	add.w	r3, r3, #8
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	330c      	adds	r3, #12
 800e9ca:	2100      	movs	r1, #0
 800e9cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			   for (int i=0;i < xLen; ++i) {
 800e9d0:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e9d4:	f103 0308 	add.w	r3, r3, #8
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	3301      	adds	r3, #1
 800e9dc:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800e9e0:	f102 0208 	add.w	r2, r2, #8
 800e9e4:	6013      	str	r3, [r2, #0]
 800e9e6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800e9ea:	f103 0308 	add.w	r3, r3, #8
 800e9ee:	681a      	ldr	r2, [r3, #0]
 800e9f0:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800e9f4:	f103 0310 	add.w	r3, r3, #16
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	429a      	cmp	r2, r3
 800e9fc:	dbbf      	blt.n	800e97e <StartSendUARTTask+0x14a>
			   }
			   EmgInstance.FirstEmgBufferLen=0;
 800e9fe:	4b4a      	ldr	r3, [pc, #296]	@ (800eb28 <StartSendUARTTask+0x2f4>)
 800ea00:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ea04:	461a      	mov	r2, r3
 800ea06:	2300      	movs	r3, #0
 800ea08:	6313      	str	r3, [r2, #48]	@ 0x30
		  }
		  osSemaphoreRelease(ThreadStorage.FirstEmgSemaphoreHandle);
 800ea0a:	4b45      	ldr	r3, [pc, #276]	@ (800eb20 <StartSendUARTTask+0x2ec>)
 800ea0c:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 800ea10:	4618      	mov	r0, r3
 800ea12:	f7f8 f8e9 	bl	8006be8 <osSemaphoreRelease>
	  }
	  secondEmgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.SecondEmgSemaphoreHandle, xFrequency/10);
 800ea16:	4b42      	ldr	r3, [pc, #264]	@ (800eb20 <StartSendUARTTask+0x2ec>)
 800ea18:	f8d3 21d4 	ldr.w	r2, [r3, #468]	@ 0x1d4
 800ea1c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ea20:	f103 0318 	add.w	r3, r3, #24
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	493f      	ldr	r1, [pc, #252]	@ (800eb24 <StartSendUARTTask+0x2f0>)
 800ea28:	fba1 1303 	umull	r1, r3, r1, r3
 800ea2c:	08db      	lsrs	r3, r3, #3
 800ea2e:	4619      	mov	r1, r3
 800ea30:	4610      	mov	r0, r2
 800ea32:	f7f8 f887 	bl	8006b44 <osSemaphoreAcquire>
 800ea36:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ea3a:	f103 030c 	add.w	r3, r3, #12
 800ea3e:	6018      	str	r0, [r3, #0]
	  if(secondEmgSemaphoreVal==osOK){
 800ea40:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ea44:	f103 030c 	add.w	r3, r3, #12
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	f040 80bc 	bne.w	800ebc8 <StartSendUARTTask+0x394>
		  int xLen=EmgInstance.SecondEmgBufferLen;
 800ea50:	4b35      	ldr	r3, [pc, #212]	@ (800eb28 <StartSendUARTTask+0x2f4>)
 800ea52:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ea56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea58:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800ea5c:	f102 0208 	add.w	r2, r2, #8
 800ea60:	6013      	str	r3, [r2, #0]
		  if(xLen>0){
 800ea62:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ea66:	f103 0308 	add.w	r3, r3, #8
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	f340 80a5 	ble.w	800ebbc <StartSendUARTTask+0x388>
			  allData[totalLen]=2;
 800ea72:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ea76:	f103 030e 	add.w	r3, r3, #14
 800ea7a:	881b      	ldrh	r3, [r3, #0]
 800ea7c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800ea80:	4413      	add	r3, r2
 800ea82:	2202      	movs	r2, #2
 800ea84:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800ea88:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ea8c:	f103 030e 	add.w	r3, r3, #14
 800ea90:	881b      	ldrh	r3, [r3, #0]
 800ea92:	3301      	adds	r3, #1
 800ea94:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ea98:	f102 020e 	add.w	r2, r2, #14
 800ea9c:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=(xLen & 0xFF00)>>8;
 800ea9e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800eaa2:	f103 0308 	add.w	r3, r3, #8
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	121a      	asrs	r2, r3, #8
 800eaaa:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eaae:	f103 030e 	add.w	r3, r3, #14
 800eab2:	881b      	ldrh	r3, [r3, #0]
 800eab4:	b2d2      	uxtb	r2, r2
 800eab6:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800eaba:	440b      	add	r3, r1
 800eabc:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800eac0:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eac4:	f103 030e 	add.w	r3, r3, #14
 800eac8:	881b      	ldrh	r3, [r3, #0]
 800eaca:	3301      	adds	r3, #1
 800eacc:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ead0:	f102 020e 	add.w	r2, r2, #14
 800ead4:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=xLen & 0xFF;
 800ead6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eada:	f103 030e 	add.w	r3, r3, #14
 800eade:	881b      	ldrh	r3, [r3, #0]
 800eae0:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800eae4:	f102 0208 	add.w	r2, r2, #8
 800eae8:	6812      	ldr	r2, [r2, #0]
 800eaea:	b2d2      	uxtb	r2, r2
 800eaec:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800eaf0:	440b      	add	r3, r1
 800eaf2:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800eaf6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eafa:	f103 030e 	add.w	r3, r3, #14
 800eafe:	881b      	ldrh	r3, [r3, #0]
 800eb00:	3301      	adds	r3, #1
 800eb02:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800eb06:	f102 020e 	add.w	r2, r2, #14
 800eb0a:	8013      	strh	r3, [r2, #0]
			   for (int i=0;i < xLen; ++i) {
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800eb12:	f102 0204 	add.w	r2, r2, #4
 800eb16:	6013      	str	r3, [r2, #0]
 800eb18:	e03e      	b.n	800eb98 <StartSendUARTTask+0x364>
 800eb1a:	bf00      	nop
 800eb1c:	200092a8 	.word	0x200092a8
 800eb20:	200090b8 	.word	0x200090b8
 800eb24:	cccccccd 	.word	0xcccccccd
 800eb28:	20005000 	.word	0x20005000
				   allData[totalLen]=EmgInstance.SecondEmgBuffer[i];
 800eb2c:	4ac8      	ldr	r2, [pc, #800]	@ (800ee50 <StartSendUARTTask+0x61c>)
 800eb2e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eb32:	f103 0304 	add.w	r3, r3, #4
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800eb3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800eb40:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eb44:	f103 030e 	add.w	r3, r3, #14
 800eb48:	881b      	ldrh	r3, [r3, #0]
 800eb4a:	b2d2      	uxtb	r2, r2
 800eb4c:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800eb50:	440b      	add	r3, r1
 800eb52:	f803 2c48 	strb.w	r2, [r3, #-72]
				   totalLen++;
 800eb56:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eb5a:	f103 030e 	add.w	r3, r3, #14
 800eb5e:	881b      	ldrh	r3, [r3, #0]
 800eb60:	3301      	adds	r3, #1
 800eb62:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800eb66:	f102 020e 	add.w	r2, r2, #14
 800eb6a:	8013      	strh	r3, [r2, #0]
				   EmgInstance.SecondEmgBuffer[i]=0;
 800eb6c:	4ab8      	ldr	r2, [pc, #736]	@ (800ee50 <StartSendUARTTask+0x61c>)
 800eb6e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eb72:	f103 0304 	add.w	r3, r3, #4
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800eb7c:	2100      	movs	r1, #0
 800eb7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			   for (int i=0;i < xLen; ++i) {
 800eb82:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eb86:	f103 0304 	add.w	r3, r3, #4
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	3301      	adds	r3, #1
 800eb8e:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800eb92:	f102 0204 	add.w	r2, r2, #4
 800eb96:	6013      	str	r3, [r2, #0]
 800eb98:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800eb9c:	f103 0304 	add.w	r3, r3, #4
 800eba0:	681a      	ldr	r2, [r3, #0]
 800eba2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800eba6:	f103 0308 	add.w	r3, r3, #8
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	429a      	cmp	r2, r3
 800ebae:	dbbd      	blt.n	800eb2c <StartSendUARTTask+0x2f8>
			   }
			   EmgInstance.SecondEmgBufferLen=0;
 800ebb0:	4ba7      	ldr	r3, [pc, #668]	@ (800ee50 <StartSendUARTTask+0x61c>)
 800ebb2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ebb6:	461a      	mov	r2, r3
 800ebb8:	2300      	movs	r3, #0
 800ebba:	6353      	str	r3, [r2, #52]	@ 0x34
		  }
		  osSemaphoreRelease(ThreadStorage.SecondEmgSemaphoreHandle);
 800ebbc:	4ba5      	ldr	r3, [pc, #660]	@ (800ee54 <StartSendUARTTask+0x620>)
 800ebbe:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f7f8 f810 	bl	8006be8 <osSemaphoreRelease>
	  }
	  volumeSemaphoreVal = osSemaphoreAcquire(ThreadStorage.VolumeSemaphoreHandle, xFrequency/10);
 800ebc8:	4ba2      	ldr	r3, [pc, #648]	@ (800ee54 <StartSendUARTTask+0x620>)
 800ebca:	f8d3 21dc 	ldr.w	r2, [r3, #476]	@ 0x1dc
 800ebce:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ebd2:	f103 0318 	add.w	r3, r3, #24
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	499f      	ldr	r1, [pc, #636]	@ (800ee58 <StartSendUARTTask+0x624>)
 800ebda:	fba1 1303 	umull	r1, r3, r1, r3
 800ebde:	08db      	lsrs	r3, r3, #3
 800ebe0:	4619      	mov	r1, r3
 800ebe2:	4610      	mov	r0, r2
 800ebe4:	f7f7 ffae 	bl	8006b44 <osSemaphoreAcquire>
 800ebe8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ebec:	f103 0304 	add.w	r3, r3, #4
 800ebf0:	6018      	str	r0, [r3, #0]
	  if(volumeSemaphoreVal==osOK){
 800ebf2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ebf6:	f103 0304 	add.w	r3, r3, #4
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	f040 80a4 	bne.w	800ed4a <StartSendUARTTask+0x516>
		  int xLen=LoadCellInstance.VolumeBufferLen;
 800ec02:	4b96      	ldr	r3, [pc, #600]	@ (800ee5c <StartSendUARTTask+0x628>)
 800ec04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ec08:	685b      	ldr	r3, [r3, #4]
 800ec0a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800ec0e:	6013      	str	r3, [r2, #0]
		  if(xLen>0){
 800ec10:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	f340 8091 	ble.w	800ed3e <StartSendUARTTask+0x50a>
			  allData[totalLen]=3;
 800ec1c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ec20:	f103 030e 	add.w	r3, r3, #14
 800ec24:	881b      	ldrh	r3, [r3, #0]
 800ec26:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800ec2a:	4413      	add	r3, r2
 800ec2c:	2203      	movs	r2, #3
 800ec2e:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800ec32:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ec36:	f103 030e 	add.w	r3, r3, #14
 800ec3a:	881b      	ldrh	r3, [r3, #0]
 800ec3c:	3301      	adds	r3, #1
 800ec3e:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ec42:	f102 020e 	add.w	r2, r2, #14
 800ec46:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=(xLen & 0xFF00)>>8;
 800ec48:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	121a      	asrs	r2, r3, #8
 800ec50:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ec54:	f103 030e 	add.w	r3, r3, #14
 800ec58:	881b      	ldrh	r3, [r3, #0]
 800ec5a:	b2d2      	uxtb	r2, r2
 800ec5c:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800ec60:	440b      	add	r3, r1
 800ec62:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800ec66:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ec6a:	f103 030e 	add.w	r3, r3, #14
 800ec6e:	881b      	ldrh	r3, [r3, #0]
 800ec70:	3301      	adds	r3, #1
 800ec72:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ec76:	f102 020e 	add.w	r2, r2, #14
 800ec7a:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=xLen & 0xFF;
 800ec7c:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ec80:	f103 030e 	add.w	r3, r3, #14
 800ec84:	881b      	ldrh	r3, [r3, #0]
 800ec86:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800ec8a:	6812      	ldr	r2, [r2, #0]
 800ec8c:	b2d2      	uxtb	r2, r2
 800ec8e:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800ec92:	440b      	add	r3, r1
 800ec94:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800ec98:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ec9c:	f103 030e 	add.w	r3, r3, #14
 800eca0:	881b      	ldrh	r3, [r3, #0]
 800eca2:	3301      	adds	r3, #1
 800eca4:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800eca8:	f102 020e 	add.w	r2, r2, #14
 800ecac:	8013      	strh	r3, [r2, #0]
			   for (int i=0;i < xLen; ++i) {
 800ecae:	2300      	movs	r3, #0
 800ecb0:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ecb4:	6013      	str	r3, [r2, #0]
 800ecb6:	e034      	b.n	800ed22 <StartSendUARTTask+0x4ee>
				   allData[totalLen]=LoadCellInstance.VolumeBuffer[i];
 800ecb8:	4a68      	ldr	r2, [pc, #416]	@ (800ee5c <StartSendUARTTask+0x628>)
 800ecba:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	009b      	lsls	r3, r3, #2
 800ecc2:	4413      	add	r3, r2
 800ecc4:	3304      	adds	r3, #4
 800ecc6:	edd3 7a00 	vldr	s15, [r3]
 800ecca:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ecce:	f103 030e 	add.w	r3, r3, #14
 800ecd2:	881b      	ldrh	r3, [r3, #0]
 800ecd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ecd8:	edc7 7a00 	vstr	s15, [r7]
 800ecdc:	783a      	ldrb	r2, [r7, #0]
 800ecde:	b2d2      	uxtb	r2, r2
 800ece0:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800ece4:	440b      	add	r3, r1
 800ece6:	f803 2c48 	strb.w	r2, [r3, #-72]
				   totalLen++;
 800ecea:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ecee:	f103 030e 	add.w	r3, r3, #14
 800ecf2:	881b      	ldrh	r3, [r3, #0]
 800ecf4:	3301      	adds	r3, #1
 800ecf6:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ecfa:	f102 020e 	add.w	r2, r2, #14
 800ecfe:	8013      	strh	r3, [r2, #0]
				   LoadCellInstance.VolumeBuffer[i]=0;
 800ed00:	4a56      	ldr	r2, [pc, #344]	@ (800ee5c <StartSendUARTTask+0x628>)
 800ed02:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	009b      	lsls	r3, r3, #2
 800ed0a:	4413      	add	r3, r2
 800ed0c:	3304      	adds	r3, #4
 800ed0e:	f04f 0200 	mov.w	r2, #0
 800ed12:	601a      	str	r2, [r3, #0]
			   for (int i=0;i < xLen; ++i) {
 800ed14:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	3301      	adds	r3, #1
 800ed1c:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ed20:	6013      	str	r3, [r2, #0]
 800ed22:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ed26:	681a      	ldr	r2, [r3, #0]
 800ed28:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	429a      	cmp	r2, r3
 800ed30:	dbc2      	blt.n	800ecb8 <StartSendUARTTask+0x484>
			   }
			   LoadCellInstance.VolumeBufferLen=0;
 800ed32:	4b4a      	ldr	r3, [pc, #296]	@ (800ee5c <StartSendUARTTask+0x628>)
 800ed34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ed38:	461a      	mov	r2, r3
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	6053      	str	r3, [r2, #4]
		  }
		  osSemaphoreRelease(ThreadStorage.VolumeSemaphoreHandle);
 800ed3e:	4b45      	ldr	r3, [pc, #276]	@ (800ee54 <StartSendUARTTask+0x620>)
 800ed40:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800ed44:	4618      	mov	r0, r3
 800ed46:	f7f7 ff4f 	bl	8006be8 <osSemaphoreRelease>
	  }
	  flowSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FlowSemaphoreHandle, xFrequency/10);
 800ed4a:	4b42      	ldr	r3, [pc, #264]	@ (800ee54 <StartSendUARTTask+0x620>)
 800ed4c:	f8d3 21d8 	ldr.w	r2, [r3, #472]	@ 0x1d8
 800ed50:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ed54:	f103 0318 	add.w	r3, r3, #24
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	493f      	ldr	r1, [pc, #252]	@ (800ee58 <StartSendUARTTask+0x624>)
 800ed5c:	fba1 1303 	umull	r1, r3, r1, r3
 800ed60:	08db      	lsrs	r3, r3, #3
 800ed62:	4619      	mov	r1, r3
 800ed64:	4610      	mov	r0, r2
 800ed66:	f7f7 feed 	bl	8006b44 <osSemaphoreAcquire>
 800ed6a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800ed6e:	f103 031c 	add.w	r3, r3, #28
 800ed72:	6018      	str	r0, [r3, #0]
	  if(flowSemaphoreVal==osOK){
 800ed74:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800ed78:	f103 031c 	add.w	r3, r3, #28
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	f040 80c5 	bne.w	800ef0e <StartSendUARTTask+0x6da>
		  int xLen=LoadCellInstance.FlowBufferLen;
 800ed84:	4b35      	ldr	r3, [pc, #212]	@ (800ee5c <StartSendUARTTask+0x628>)
 800ed86:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ed8a:	689b      	ldr	r3, [r3, #8]
 800ed8c:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800ed90:	f102 0218 	add.w	r2, r2, #24
 800ed94:	6013      	str	r3, [r2, #0]
		  if(xLen>0){
 800ed96:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800ed9a:	f103 0318 	add.w	r3, r3, #24
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	f340 80ae 	ble.w	800ef02 <StartSendUARTTask+0x6ce>
			  allData[totalLen]=4;
 800eda6:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800edaa:	f103 030e 	add.w	r3, r3, #14
 800edae:	881b      	ldrh	r3, [r3, #0]
 800edb0:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800edb4:	4413      	add	r3, r2
 800edb6:	2204      	movs	r2, #4
 800edb8:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800edbc:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800edc0:	f103 030e 	add.w	r3, r3, #14
 800edc4:	881b      	ldrh	r3, [r3, #0]
 800edc6:	3301      	adds	r3, #1
 800edc8:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800edcc:	f102 020e 	add.w	r2, r2, #14
 800edd0:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=(xLen & 0xFF00)>>8;
 800edd2:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800edd6:	f103 0318 	add.w	r3, r3, #24
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	121a      	asrs	r2, r3, #8
 800edde:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ede2:	f103 030e 	add.w	r3, r3, #14
 800ede6:	881b      	ldrh	r3, [r3, #0]
 800ede8:	b2d2      	uxtb	r2, r2
 800edea:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800edee:	440b      	add	r3, r1
 800edf0:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800edf4:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800edf8:	f103 030e 	add.w	r3, r3, #14
 800edfc:	881b      	ldrh	r3, [r3, #0]
 800edfe:	3301      	adds	r3, #1
 800ee00:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ee04:	f102 020e 	add.w	r2, r2, #14
 800ee08:	8013      	strh	r3, [r2, #0]
			  allData[totalLen]=xLen & 0xFF;
 800ee0a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ee0e:	f103 030e 	add.w	r3, r3, #14
 800ee12:	881b      	ldrh	r3, [r3, #0]
 800ee14:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800ee18:	f102 0218 	add.w	r2, r2, #24
 800ee1c:	6812      	ldr	r2, [r2, #0]
 800ee1e:	b2d2      	uxtb	r2, r2
 800ee20:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800ee24:	440b      	add	r3, r1
 800ee26:	f803 2c48 	strb.w	r2, [r3, #-72]
			  totalLen++;
 800ee2a:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ee2e:	f103 030e 	add.w	r3, r3, #14
 800ee32:	881b      	ldrh	r3, [r3, #0]
 800ee34:	3301      	adds	r3, #1
 800ee36:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800ee3a:	f102 020e 	add.w	r2, r2, #14
 800ee3e:	8013      	strh	r3, [r2, #0]
			   for (int i=0;i < xLen; ++i) {
 800ee40:	2300      	movs	r3, #0
 800ee42:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800ee46:	f102 021c 	add.w	r2, r2, #28
 800ee4a:	6013      	str	r3, [r2, #0]
 800ee4c:	e047      	b.n	800eede <StartSendUARTTask+0x6aa>
 800ee4e:	bf00      	nop
 800ee50:	20005000 	.word	0x20005000
 800ee54:	200090b8 	.word	0x200090b8
 800ee58:	cccccccd 	.word	0xcccccccd
 800ee5c:	20007044 	.word	0x20007044
				   allData[totalLen]=LoadCellInstance.FlowBuffer[i];
 800ee60:	4aba      	ldr	r2, [pc, #744]	@ (800f14c <StartSendUARTTask+0x918>)
 800ee62:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800ee66:	f103 031c 	add.w	r3, r3, #28
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ee70:	009b      	lsls	r3, r3, #2
 800ee72:	4413      	add	r3, r2
 800ee74:	edd3 7a00 	vldr	s15, [r3]
 800ee78:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ee7c:	f103 030e 	add.w	r3, r3, #14
 800ee80:	881b      	ldrh	r3, [r3, #0]
 800ee82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ee86:	edc7 7a00 	vstr	s15, [r7]
 800ee8a:	783a      	ldrb	r2, [r7, #0]
 800ee8c:	b2d2      	uxtb	r2, r2
 800ee8e:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800ee92:	440b      	add	r3, r1
 800ee94:	f803 2c48 	strb.w	r2, [r3, #-72]
				   totalLen++;
 800ee98:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ee9c:	f103 030e 	add.w	r3, r3, #14
 800eea0:	881b      	ldrh	r3, [r3, #0]
 800eea2:	3301      	adds	r3, #1
 800eea4:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800eea8:	f102 020e 	add.w	r2, r2, #14
 800eeac:	8013      	strh	r3, [r2, #0]
				   LoadCellInstance.FlowBuffer[i]=0;
 800eeae:	4aa7      	ldr	r2, [pc, #668]	@ (800f14c <StartSendUARTTask+0x918>)
 800eeb0:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800eeb4:	f103 031c 	add.w	r3, r3, #28
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eebe:	009b      	lsls	r3, r3, #2
 800eec0:	4413      	add	r3, r2
 800eec2:	f04f 0200 	mov.w	r2, #0
 800eec6:	601a      	str	r2, [r3, #0]
			   for (int i=0;i < xLen; ++i) {
 800eec8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800eecc:	f103 031c 	add.w	r3, r3, #28
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	3301      	adds	r3, #1
 800eed4:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800eed8:	f102 021c 	add.w	r2, r2, #28
 800eedc:	6013      	str	r3, [r2, #0]
 800eede:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800eee2:	f103 031c 	add.w	r3, r3, #28
 800eee6:	681a      	ldr	r2, [r3, #0]
 800eee8:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800eeec:	f103 0318 	add.w	r3, r3, #24
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	429a      	cmp	r2, r3
 800eef4:	dbb4      	blt.n	800ee60 <StartSendUARTTask+0x62c>
			   }
			   LoadCellInstance.FlowBufferLen=0;
 800eef6:	4b95      	ldr	r3, [pc, #596]	@ (800f14c <StartSendUARTTask+0x918>)
 800eef8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800eefc:	461a      	mov	r2, r3
 800eefe:	2300      	movs	r3, #0
 800ef00:	6093      	str	r3, [r2, #8]
		  }
		  osSemaphoreRelease(ThreadStorage.FlowSemaphoreHandle);
 800ef02:	4b93      	ldr	r3, [pc, #588]	@ (800f150 <StartSendUARTTask+0x91c>)
 800ef04:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 800ef08:	4618      	mov	r0, r3
 800ef0a:	f7f7 fe6d 	bl	8006be8 <osSemaphoreRelease>
	  }
	  if(totalLen>11){
 800ef0e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ef12:	f103 030e 	add.w	r3, r3, #14
 800ef16:	881b      	ldrh	r3, [r3, #0]
 800ef18:	2b0b      	cmp	r3, #11
 800ef1a:	f240 8108 	bls.w	800f12e <StartSendUARTTask+0x8fa>
		  uint16_t len=totalLen-3;
 800ef1e:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800ef22:	f103 030e 	add.w	r3, r3, #14
 800ef26:	881b      	ldrh	r3, [r3, #0]
 800ef28:	3b03      	subs	r3, #3
 800ef2a:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800ef2e:	f102 0216 	add.w	r2, r2, #22
 800ef32:	8013      	strh	r3, [r2, #0]
		  allData[0]=3;
 800ef34:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800ef38:	2203      	movs	r2, #3
 800ef3a:	f803 2c48 	strb.w	r2, [r3, #-72]
		  allData[1]=(len & 0xFF00)>>8;
 800ef3e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800ef42:	f103 0316 	add.w	r3, r3, #22
 800ef46:	881b      	ldrh	r3, [r3, #0]
 800ef48:	0a1b      	lsrs	r3, r3, #8
 800ef4a:	b29b      	uxth	r3, r3
 800ef4c:	b2da      	uxtb	r2, r3
 800ef4e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800ef52:	f803 2c47 	strb.w	r2, [r3, #-71]
		  allData[2]=len & 0xFF;
 800ef56:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800ef5a:	f103 0316 	add.w	r3, r3, #22
 800ef5e:	881b      	ldrh	r3, [r3, #0]
 800ef60:	b2da      	uxtb	r2, r3
 800ef62:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800ef66:	f803 2c46 	strb.w	r2, [r3, #-70]
		  allData[3]=(SystemConfig.PocketIndex & 0xFF000000) >> 24;
 800ef6a:	4b7a      	ldr	r3, [pc, #488]	@ (800f154 <StartSendUARTTask+0x920>)
 800ef6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef6e:	0e1b      	lsrs	r3, r3, #24
 800ef70:	b2da      	uxtb	r2, r3
 800ef72:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800ef76:	f803 2c45 	strb.w	r2, [r3, #-69]
		  allData[4]=(SystemConfig.PocketIndex & 0x00FF0000) >> 16;
 800ef7a:	4b76      	ldr	r3, [pc, #472]	@ (800f154 <StartSendUARTTask+0x920>)
 800ef7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef7e:	141b      	asrs	r3, r3, #16
 800ef80:	b2da      	uxtb	r2, r3
 800ef82:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800ef86:	f803 2c44 	strb.w	r2, [r3, #-68]
		  allData[5]=(SystemConfig.PocketIndex & 0x0000FF00) >> 8;
 800ef8a:	4b72      	ldr	r3, [pc, #456]	@ (800f154 <StartSendUARTTask+0x920>)
 800ef8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef8e:	121b      	asrs	r3, r3, #8
 800ef90:	b2da      	uxtb	r2, r3
 800ef92:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800ef96:	f803 2c43 	strb.w	r2, [r3, #-67]
		  allData[6]=(SystemConfig.PocketIndex & 0x000000FF);
 800ef9a:	4b6e      	ldr	r3, [pc, #440]	@ (800f154 <StartSendUARTTask+0x920>)
 800ef9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef9e:	b2da      	uxtb	r2, r3
 800efa0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800efa4:	f803 2c42 	strb.w	r2, [r3, #-66]
		  uint32_t time=(StartTimerTicks-SystemConfig.StartTestTime)/10;
 800efa8:	4b6b      	ldr	r3, [pc, #428]	@ (800f158 <StartSendUARTTask+0x924>)
 800efaa:	681a      	ldr	r2, [r3, #0]
 800efac:	4b69      	ldr	r3, [pc, #420]	@ (800f154 <StartSendUARTTask+0x920>)
 800efae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800efb0:	1ad3      	subs	r3, r2, r3
 800efb2:	4a6a      	ldr	r2, [pc, #424]	@ (800f15c <StartSendUARTTask+0x928>)
 800efb4:	fba2 2303 	umull	r2, r3, r2, r3
 800efb8:	08db      	lsrs	r3, r3, #3
 800efba:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800efbe:	f102 0210 	add.w	r2, r2, #16
 800efc2:	6013      	str	r3, [r2, #0]
		  allData[7]=(time & 0xFF000000) >> 24;
 800efc4:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800efc8:	f103 0310 	add.w	r3, r3, #16
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	0e1b      	lsrs	r3, r3, #24
 800efd0:	b2da      	uxtb	r2, r3
 800efd2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800efd6:	f803 2c41 	strb.w	r2, [r3, #-65]
		  allData[8]=(time & 0x00FF0000) >> 16;
 800efda:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800efde:	f103 0310 	add.w	r3, r3, #16
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	0c1b      	lsrs	r3, r3, #16
 800efe6:	b2da      	uxtb	r2, r3
 800efe8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800efec:	f803 2c40 	strb.w	r2, [r3, #-64]
		  allData[9]=(time & 0x0000FF00) >> 8;
 800eff0:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800eff4:	f103 0310 	add.w	r3, r3, #16
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	0a1b      	lsrs	r3, r3, #8
 800effc:	b2da      	uxtb	r2, r3
 800effe:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800f002:	f803 2c3f 	strb.w	r2, [r3, #-63]
		  allData[10]=(time & 0x000000FF);
 800f006:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800f00a:	f103 0310 	add.w	r3, r3, #16
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	b2da      	uxtb	r2, r3
 800f012:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800f016:	f803 2c3e 	strb.w	r2, [r3, #-62]
		  if(SystemConfig.IsStartTest){
 800f01a:	4b4e      	ldr	r3, [pc, #312]	@ (800f154 <StartSendUARTTask+0x920>)
 800f01c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f020:	2b00      	cmp	r3, #0
 800f022:	d07f      	beq.n	800f124 <StartSendUARTTask+0x8f0>
			  if(SystemConfig.StartHandleSeconds>0&&SystemConfig.StartHandleSeconds*1000<time&&LoadCellInstance.IsFirstHandle==false){
 800f024:	4b4b      	ldr	r3, [pc, #300]	@ (800f154 <StartSendUARTTask+0x920>)
 800f026:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d019      	beq.n	800f062 <StartSendUARTTask+0x82e>
 800f02e:	4b49      	ldr	r3, [pc, #292]	@ (800f154 <StartSendUARTTask+0x920>)
 800f030:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800f034:	461a      	mov	r2, r3
 800f036:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f03a:	fb02 f303 	mul.w	r3, r2, r3
 800f03e:	461a      	mov	r2, r3
 800f040:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800f044:	f103 0310 	add.w	r3, r3, #16
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	4293      	cmp	r3, r2
 800f04c:	d909      	bls.n	800f062 <StartSendUARTTask+0x82e>
 800f04e:	4b3f      	ldr	r3, [pc, #252]	@ (800f14c <StartSendUARTTask+0x918>)
 800f050:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f054:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f058:	b2db      	uxtb	r3, r3
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d101      	bne.n	800f062 <StartSendUARTTask+0x82e>
 800f05e:	2301      	movs	r3, #1
 800f060:	e000      	b.n	800f064 <StartSendUARTTask+0x830>
 800f062:	2300      	movs	r3, #0
 800f064:	2b00      	cmp	r3, #0
 800f066:	d009      	beq.n	800f07c <StartSendUARTTask+0x848>
					SystemConfig.IsInternalClean=true;
 800f068:	4b3a      	ldr	r3, [pc, #232]	@ (800f154 <StartSendUARTTask+0x920>)
 800f06a:	2201      	movs	r2, #1
 800f06c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
				  CommunicationInstance.StopTest(5000);
 800f070:	f241 3188 	movw	r1, #5000	@ 0x1388
 800f074:	483a      	ldr	r0, [pc, #232]	@ (800f160 <StartSendUARTTask+0x92c>)
 800f076:	f7fb ff61 	bl	800af3c <_ZN13Communication8StopTestEt>
				continue;
 800f07a:	e064      	b.n	800f146 <StartSendUARTTask+0x912>
			  }
			  if(SystemConfig.WaitAfterProcessSeconds>0&&SystemConfig.WaitAfterProcessSeconds*10000<StartTimerTicks-LoadCellInstance.LastHandleProcessTime&&LoadCellInstance.IsFirstHandle==true){
 800f07c:	4b35      	ldr	r3, [pc, #212]	@ (800f154 <StartSendUARTTask+0x920>)
 800f07e:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 800f082:	2b00      	cmp	r3, #0
 800f084:	d01b      	beq.n	800f0be <StartSendUARTTask+0x88a>
 800f086:	4b33      	ldr	r3, [pc, #204]	@ (800f154 <StartSendUARTTask+0x920>)
 800f088:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 800f08c:	461a      	mov	r2, r3
 800f08e:	f242 7310 	movw	r3, #10000	@ 0x2710
 800f092:	fb02 f303 	mul.w	r3, r2, r3
 800f096:	4619      	mov	r1, r3
 800f098:	4b2f      	ldr	r3, [pc, #188]	@ (800f158 <StartSendUARTTask+0x924>)
 800f09a:	681a      	ldr	r2, [r3, #0]
 800f09c:	4b2b      	ldr	r3, [pc, #172]	@ (800f14c <StartSendUARTTask+0x918>)
 800f09e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f0a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f0a4:	1ad3      	subs	r3, r2, r3
 800f0a6:	4299      	cmp	r1, r3
 800f0a8:	d209      	bcs.n	800f0be <StartSendUARTTask+0x88a>
 800f0aa:	4b28      	ldr	r3, [pc, #160]	@ (800f14c <StartSendUARTTask+0x918>)
 800f0ac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f0b0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f0b4:	b2db      	uxtb	r3, r3
 800f0b6:	2b01      	cmp	r3, #1
 800f0b8:	d101      	bne.n	800f0be <StartSendUARTTask+0x88a>
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	e000      	b.n	800f0c0 <StartSendUARTTask+0x88c>
 800f0be:	2300      	movs	r3, #0
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d009      	beq.n	800f0d8 <StartSendUARTTask+0x8a4>
				SystemConfig.IsInternalClean=true;
 800f0c4:	4b23      	ldr	r3, [pc, #140]	@ (800f154 <StartSendUARTTask+0x920>)
 800f0c6:	2201      	movs	r2, #1
 800f0c8:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
				CommunicationInstance.StopTest(5000);
 800f0cc:	f241 3188 	movw	r1, #5000	@ 0x1388
 800f0d0:	4823      	ldr	r0, [pc, #140]	@ (800f160 <StartSendUARTTask+0x92c>)
 800f0d2:	f7fb ff33 	bl	800af3c <_ZN13Communication8StopTestEt>
				continue;
 800f0d6:	e036      	b.n	800f146 <StartSendUARTTask+0x912>
			  }
			  communicationSemaphoreVal = osSemaphoreAcquire(ThreadStorage.CommunicationSemaphoreHandle, 1000);
 800f0d8:	4b1d      	ldr	r3, [pc, #116]	@ (800f150 <StartSendUARTTask+0x91c>)
 800f0da:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800f0de:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	f7f7 fd2e 	bl	8006b44 <osSemaphoreAcquire>
 800f0e8:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800f0ec:	f103 030c 	add.w	r3, r3, #12
 800f0f0:	6018      	str	r0, [r3, #0]
			  if(communicationSemaphoreVal==osOK){
 800f0f2:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800f0f6:	f103 030c 	add.w	r3, r3, #12
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d111      	bne.n	800f124 <StartSendUARTTask+0x8f0>
				  WriteUart(allData,totalLen);
 800f100:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 800f104:	f103 030e 	add.w	r3, r3, #14
 800f108:	881a      	ldrh	r2, [r3, #0]
 800f10a:	f107 0310 	add.w	r3, r7, #16
 800f10e:	3b08      	subs	r3, #8
 800f110:	4611      	mov	r1, r2
 800f112:	4618      	mov	r0, r3
 800f114:	f7ff fb64 	bl	800e7e0 <WriteUart>
				  osSemaphoreRelease(ThreadStorage.CommunicationSemaphoreHandle);
 800f118:	4b0d      	ldr	r3, [pc, #52]	@ (800f150 <StartSendUARTTask+0x91c>)
 800f11a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800f11e:	4618      	mov	r0, r3
 800f120:	f7f7 fd62 	bl	8006be8 <osSemaphoreRelease>
			  }
		  }
		SystemConfig.PocketIndex++;
 800f124:	4b0b      	ldr	r3, [pc, #44]	@ (800f154 <StartSendUARTTask+0x920>)
 800f126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f128:	3301      	adds	r3, #1
 800f12a:	4a0a      	ldr	r2, [pc, #40]	@ (800f154 <StartSendUARTTask+0x920>)
 800f12c:	66d3      	str	r3, [r2, #108]	@ 0x6c
	  }
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800f12e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800f132:	f103 0308 	add.w	r3, r3, #8
 800f136:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800f13a:	f102 0218 	add.w	r2, r2, #24
 800f13e:	6811      	ldr	r1, [r2, #0]
 800f140:	4618      	mov	r0, r3
 800f142:	f7f9 f8c3 	bl	80082cc <vTaskDelayUntil>
  }
 800f146:	f7ff bb92 	b.w	800e86e <StartSendUARTTask+0x3a>
 800f14a:	bf00      	nop
 800f14c:	20007044 	.word	0x20007044
 800f150:	200090b8 	.word	0x200090b8
 800f154:	200092a8 	.word	0x200092a8
 800f158:	200000cc 	.word	0x200000cc
 800f15c:	cccccccd 	.word	0xcccccccd
 800f160:	2000907c 	.word	0x2000907c

0800f164 <StartFirstEmgTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFirstEmgTask */
void StartFirstEmgTask(void *argument)
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b084      	sub	sp, #16
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	const TickType_t xDelay = (1000/SystemConfig.FirstEmgPerSecond) / portTICK_PERIOD_MS;
 800f16c:	4b17      	ldr	r3, [pc, #92]	@ (800f1cc <StartFirstEmgTask+0x68>)
 800f16e:	785b      	ldrb	r3, [r3, #1]
 800f170:	461a      	mov	r2, r3
 800f172:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f176:	fb93 f3f2 	sdiv	r3, r3, r2
 800f17a:	60fb      	str	r3, [r7, #12]
	ThreadStorage.FirstEmgSemaphoreHandle = osSemaphoreNew(1, 1, &firstEmgSemaphore_attributes);
 800f17c:	4a14      	ldr	r2, [pc, #80]	@ (800f1d0 <StartFirstEmgTask+0x6c>)
 800f17e:	2101      	movs	r1, #1
 800f180:	2001      	movs	r0, #1
 800f182:	f7f7 fc56 	bl	8006a32 <osSemaphoreNew>
 800f186:	4603      	mov	r3, r0
 800f188:	4a12      	ldr	r2, [pc, #72]	@ (800f1d4 <StartFirstEmgTask+0x70>)
 800f18a:	f8c2 31d0 	str.w	r3, [r2, #464]	@ 0x1d0
	osStatus_t emgSemaphoreVal;
	for(;;)
	{
		emgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FirstEmgSemaphoreHandle, 1000);
 800f18e:	4b11      	ldr	r3, [pc, #68]	@ (800f1d4 <StartFirstEmgTask+0x70>)
 800f190:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 800f194:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f198:	4618      	mov	r0, r3
 800f19a:	f7f7 fcd3 	bl	8006b44 <osSemaphoreAcquire>
 800f19e:	60b8      	str	r0, [r7, #8]
		if(emgSemaphoreVal==osOK){
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d1f3      	bne.n	800f18e <StartFirstEmgTask+0x2a>
			firstEmgCounter++;
 800f1a6:	4b0c      	ldr	r3, [pc, #48]	@ (800f1d8 <StartFirstEmgTask+0x74>)
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	3301      	adds	r3, #1
 800f1ac:	4a0a      	ldr	r2, [pc, #40]	@ (800f1d8 <StartFirstEmgTask+0x74>)
 800f1ae:	6013      	str	r3, [r2, #0]
			EmgInstance.FirstEmgRead(true);
 800f1b0:	2101      	movs	r1, #1
 800f1b2:	480a      	ldr	r0, [pc, #40]	@ (800f1dc <StartFirstEmgTask+0x78>)
 800f1b4:	f7fc f89c 	bl	800b2f0 <_ZN3Emg12FirstEmgReadEb>
			osSemaphoreRelease(ThreadStorage.FirstEmgSemaphoreHandle);
 800f1b8:	4b06      	ldr	r3, [pc, #24]	@ (800f1d4 <StartFirstEmgTask+0x70>)
 800f1ba:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f7f7 fd12 	bl	8006be8 <osSemaphoreRelease>
			vTaskDelay( xDelay );
 800f1c4:	68f8      	ldr	r0, [r7, #12]
 800f1c6:	f7f9 f901 	bl	80083cc <vTaskDelay>
		emgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FirstEmgSemaphoreHandle, 1000);
 800f1ca:	e7e0      	b.n	800f18e <StartFirstEmgTask+0x2a>
 800f1cc:	200092a8 	.word	0x200092a8
 800f1d0:	080114c0 	.word	0x080114c0
 800f1d4:	200090b8 	.word	0x200090b8
 800f1d8:	20004ff0 	.word	0x20004ff0
 800f1dc:	20005000 	.word	0x20005000

0800f1e0 <StartReadFirstEmgTask>:
	}
  /* USER CODE END 5 */
}

void StartReadFirstEmgTask(void *argument)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	b08a      	sub	sp, #40	@ 0x28
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	const TickType_t xDelay = (1000/SystemConfig.FirstEmgPerSecond) / portTICK_PERIOD_MS;
 800f1e8:	4b32      	ldr	r3, [pc, #200]	@ (800f2b4 <StartReadFirstEmgTask+0xd4>)
 800f1ea:	785b      	ldrb	r3, [r3, #1]
 800f1ec:	461a      	mov	r2, r3
 800f1ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f1f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1f6:	627b      	str	r3, [r7, #36]	@ 0x24
	ThreadStorage.FirstEmgSemaphoreHandle = osSemaphoreNew(1, 1, &firstEmgSemaphore_attributes);
 800f1f8:	4a2f      	ldr	r2, [pc, #188]	@ (800f2b8 <StartReadFirstEmgTask+0xd8>)
 800f1fa:	2101      	movs	r1, #1
 800f1fc:	2001      	movs	r0, #1
 800f1fe:	f7f7 fc18 	bl	8006a32 <osSemaphoreNew>
 800f202:	4603      	mov	r3, r0
 800f204:	4a2d      	ldr	r2, [pc, #180]	@ (800f2bc <StartReadFirstEmgTask+0xdc>)
 800f206:	f8c2 31d0 	str.w	r3, [r2, #464]	@ 0x1d0
	osStatus_t emgSemaphoreVal;
	uint8_t data[8];
	SystemConfig.StartTestTime=StartTimerTicks;
 800f20a:	4b2d      	ldr	r3, [pc, #180]	@ (800f2c0 <StartReadFirstEmgTask+0xe0>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	4a29      	ldr	r2, [pc, #164]	@ (800f2b4 <StartReadFirstEmgTask+0xd4>)
 800f210:	6313      	str	r3, [r2, #48]	@ 0x30
	for(;;)
	{
		emgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FirstEmgSemaphoreHandle, 1000);
 800f212:	4b2a      	ldr	r3, [pc, #168]	@ (800f2bc <StartReadFirstEmgTask+0xdc>)
 800f214:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 800f218:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f21c:	4618      	mov	r0, r3
 800f21e:	f7f7 fc91 	bl	8006b44 <osSemaphoreAcquire>
 800f222:	6238      	str	r0, [r7, #32]
		if(emgSemaphoreVal==osOK){
 800f224:	6a3b      	ldr	r3, [r7, #32]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d140      	bne.n	800f2ac <StartReadFirstEmgTask+0xcc>
			EmgInstance.FirstEmgRead(false);
 800f22a:	2100      	movs	r1, #0
 800f22c:	4825      	ldr	r0, [pc, #148]	@ (800f2c4 <StartReadFirstEmgTask+0xe4>)
 800f22e:	f7fc f85f 	bl	800b2f0 <_ZN3Emg12FirstEmgReadEb>
			float32_t emgValue=EmgInstance.FirstEmgValue;
 800f232:	4b24      	ldr	r3, [pc, #144]	@ (800f2c4 <StartReadFirstEmgTask+0xe4>)
 800f234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f236:	ee07 3a90 	vmov	s15, r3
 800f23a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f23e:	edc7 7a03 	vstr	s15, [r7, #12]
			uint8_t *emgArray;
			emgArray = (uint8_t*)(&emgValue );
 800f242:	f107 030c 	add.w	r3, r7, #12
 800f246:	61fb      	str	r3, [r7, #28]
			uint32_t time=(StartTimerTicks-SystemConfig.StartTestTime)/10;
 800f248:	4b1d      	ldr	r3, [pc, #116]	@ (800f2c0 <StartReadFirstEmgTask+0xe0>)
 800f24a:	681a      	ldr	r2, [r3, #0]
 800f24c:	4b19      	ldr	r3, [pc, #100]	@ (800f2b4 <StartReadFirstEmgTask+0xd4>)
 800f24e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f250:	1ad3      	subs	r3, r2, r3
 800f252:	4a1d      	ldr	r2, [pc, #116]	@ (800f2c8 <StartReadFirstEmgTask+0xe8>)
 800f254:	fba2 2303 	umull	r2, r3, r2, r3
 800f258:	08db      	lsrs	r3, r3, #3
 800f25a:	61bb      	str	r3, [r7, #24]
			data[0]=(time & 0xFF000000) >> 24;
 800f25c:	69bb      	ldr	r3, [r7, #24]
 800f25e:	0e1b      	lsrs	r3, r3, #24
 800f260:	b2db      	uxtb	r3, r3
 800f262:	743b      	strb	r3, [r7, #16]
			data[1]=(time & 0x00FF0000) >> 16;
 800f264:	69bb      	ldr	r3, [r7, #24]
 800f266:	0c1b      	lsrs	r3, r3, #16
 800f268:	b2db      	uxtb	r3, r3
 800f26a:	747b      	strb	r3, [r7, #17]
			data[2]=(time & 0x0000FF00) >> 8;
 800f26c:	69bb      	ldr	r3, [r7, #24]
 800f26e:	0a1b      	lsrs	r3, r3, #8
 800f270:	b2db      	uxtb	r3, r3
 800f272:	74bb      	strb	r3, [r7, #18]
			data[3]=(time & 0x000000FF);
 800f274:	69bb      	ldr	r3, [r7, #24]
 800f276:	b2db      	uxtb	r3, r3
 800f278:	74fb      	strb	r3, [r7, #19]
			data[4]=emgArray[0];
 800f27a:	69fb      	ldr	r3, [r7, #28]
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	753b      	strb	r3, [r7, #20]
			data[5]=emgArray[1];
 800f280:	69fb      	ldr	r3, [r7, #28]
 800f282:	785b      	ldrb	r3, [r3, #1]
 800f284:	757b      	strb	r3, [r7, #21]
			data[6]=emgArray[2];
 800f286:	69fb      	ldr	r3, [r7, #28]
 800f288:	789b      	ldrb	r3, [r3, #2]
 800f28a:	75bb      	strb	r3, [r7, #22]
			data[7]=emgArray[3];
 800f28c:	69fb      	ldr	r3, [r7, #28]
 800f28e:	78db      	ldrb	r3, [r3, #3]
 800f290:	75fb      	strb	r3, [r7, #23]
			//WriteUart(emgArray, 4);
			SuccessDataResult(0, SuccessDataType::SD_FirstEmg, data, 8);
 800f292:	f107 0210 	add.w	r2, r7, #16
 800f296:	2308      	movs	r3, #8
 800f298:	210a      	movs	r1, #10
 800f29a:	2000      	movs	r0, #0
 800f29c:	f7ff f9ac 	bl	800e5f8 <SuccessDataResult>
			osSemaphoreRelease(ThreadStorage.FirstEmgSemaphoreHandle);
 800f2a0:	4b06      	ldr	r3, [pc, #24]	@ (800f2bc <StartReadFirstEmgTask+0xdc>)
 800f2a2:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7f7 fc9e 	bl	8006be8 <osSemaphoreRelease>
		}
		vTaskDelay( xDelay );
 800f2ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2ae:	f7f9 f88d 	bl	80083cc <vTaskDelay>
	}
 800f2b2:	e7ae      	b.n	800f212 <StartReadFirstEmgTask+0x32>
 800f2b4:	200092a8 	.word	0x200092a8
 800f2b8:	080114c0 	.word	0x080114c0
 800f2bc:	200090b8 	.word	0x200090b8
 800f2c0:	200000cc 	.word	0x200000cc
 800f2c4:	20005000 	.word	0x20005000
 800f2c8:	cccccccd 	.word	0xcccccccd

0800f2cc <StartSecondEmgTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSecondEmgTask */
void StartSecondEmgTask(void *argument)
{
 800f2cc:	b580      	push	{r7, lr}
 800f2ce:	b084      	sub	sp, #16
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	const TickType_t xDelay = (1000/SystemConfig.SecondEmgPerSecond) / portTICK_PERIOD_MS;
 800f2d4:	4b17      	ldr	r3, [pc, #92]	@ (800f334 <StartSecondEmgTask+0x68>)
 800f2d6:	789b      	ldrb	r3, [r3, #2]
 800f2d8:	461a      	mov	r2, r3
 800f2da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f2de:	fb93 f3f2 	sdiv	r3, r3, r2
 800f2e2:	60fb      	str	r3, [r7, #12]
	ThreadStorage.SecondEmgSemaphoreHandle = osSemaphoreNew(1, 1, &secondEmgSemaphore_attributes);
 800f2e4:	4a14      	ldr	r2, [pc, #80]	@ (800f338 <StartSecondEmgTask+0x6c>)
 800f2e6:	2101      	movs	r1, #1
 800f2e8:	2001      	movs	r0, #1
 800f2ea:	f7f7 fba2 	bl	8006a32 <osSemaphoreNew>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	4a12      	ldr	r2, [pc, #72]	@ (800f33c <StartSecondEmgTask+0x70>)
 800f2f2:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
	osStatus_t emgSemaphoreVal;
	for(;;)
	{
		emgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.SecondEmgSemaphoreHandle, 1000);
 800f2f6:	4b11      	ldr	r3, [pc, #68]	@ (800f33c <StartSecondEmgTask+0x70>)
 800f2f8:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 800f2fc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f300:	4618      	mov	r0, r3
 800f302:	f7f7 fc1f 	bl	8006b44 <osSemaphoreAcquire>
 800f306:	60b8      	str	r0, [r7, #8]
		if(emgSemaphoreVal==osOK){
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d10e      	bne.n	800f32c <StartSecondEmgTask+0x60>
			secondEmgCounter++;
 800f30e:	4b0c      	ldr	r3, [pc, #48]	@ (800f340 <StartSecondEmgTask+0x74>)
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	3301      	adds	r3, #1
 800f314:	4a0a      	ldr	r2, [pc, #40]	@ (800f340 <StartSecondEmgTask+0x74>)
 800f316:	6013      	str	r3, [r2, #0]
			EmgInstance.SecondEmgRead(true);
 800f318:	2101      	movs	r1, #1
 800f31a:	480a      	ldr	r0, [pc, #40]	@ (800f344 <StartSecondEmgTask+0x78>)
 800f31c:	f7fc f860 	bl	800b3e0 <_ZN3Emg13SecondEmgReadEb>
			osSemaphoreRelease(ThreadStorage.SecondEmgSemaphoreHandle);
 800f320:	4b06      	ldr	r3, [pc, #24]	@ (800f33c <StartSecondEmgTask+0x70>)
 800f322:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 800f326:	4618      	mov	r0, r3
 800f328:	f7f7 fc5e 	bl	8006be8 <osSemaphoreRelease>
		}
		vTaskDelay( xDelay );
 800f32c:	68f8      	ldr	r0, [r7, #12]
 800f32e:	f7f9 f84d 	bl	80083cc <vTaskDelay>
		emgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.SecondEmgSemaphoreHandle, 1000);
 800f332:	e7e0      	b.n	800f2f6 <StartSecondEmgTask+0x2a>
 800f334:	200092a8 	.word	0x200092a8
 800f338:	080114d0 	.word	0x080114d0
 800f33c:	200090b8 	.word	0x200090b8
 800f340:	20004ff4 	.word	0x20004ff4
 800f344:	20005000 	.word	0x20005000

0800f348 <StartReadSecondEmgTask>:
	}
  /* USER CODE END 5 */
}

void StartReadSecondEmgTask(void *argument)
{
 800f348:	b580      	push	{r7, lr}
 800f34a:	b08a      	sub	sp, #40	@ 0x28
 800f34c:	af00      	add	r7, sp, #0
 800f34e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	const TickType_t xDelay = (1000/SystemConfig.SecondEmgPerSecond) / portTICK_PERIOD_MS;
 800f350:	4b32      	ldr	r3, [pc, #200]	@ (800f41c <StartReadSecondEmgTask+0xd4>)
 800f352:	789b      	ldrb	r3, [r3, #2]
 800f354:	461a      	mov	r2, r3
 800f356:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f35a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f35e:	627b      	str	r3, [r7, #36]	@ 0x24
	ThreadStorage.SecondEmgSemaphoreHandle = osSemaphoreNew(1, 1, &secondEmgSemaphore_attributes);
 800f360:	4a2f      	ldr	r2, [pc, #188]	@ (800f420 <StartReadSecondEmgTask+0xd8>)
 800f362:	2101      	movs	r1, #1
 800f364:	2001      	movs	r0, #1
 800f366:	f7f7 fb64 	bl	8006a32 <osSemaphoreNew>
 800f36a:	4603      	mov	r3, r0
 800f36c:	4a2d      	ldr	r2, [pc, #180]	@ (800f424 <StartReadSecondEmgTask+0xdc>)
 800f36e:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
	osStatus_t emgSemaphoreVal;
	uint8_t data[8];
	SystemConfig.StartTestTime=StartTimerTicks;
 800f372:	4b2d      	ldr	r3, [pc, #180]	@ (800f428 <StartReadSecondEmgTask+0xe0>)
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	4a29      	ldr	r2, [pc, #164]	@ (800f41c <StartReadSecondEmgTask+0xd4>)
 800f378:	6313      	str	r3, [r2, #48]	@ 0x30
	for(;;)
	{
		emgSemaphoreVal = osSemaphoreAcquire(ThreadStorage.SecondEmgSemaphoreHandle, 1000);
 800f37a:	4b2a      	ldr	r3, [pc, #168]	@ (800f424 <StartReadSecondEmgTask+0xdc>)
 800f37c:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 800f380:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f384:	4618      	mov	r0, r3
 800f386:	f7f7 fbdd 	bl	8006b44 <osSemaphoreAcquire>
 800f38a:	6238      	str	r0, [r7, #32]
		if(emgSemaphoreVal==osOK){
 800f38c:	6a3b      	ldr	r3, [r7, #32]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d140      	bne.n	800f414 <StartReadSecondEmgTask+0xcc>
			EmgInstance.SecondEmgRead(false);
 800f392:	2100      	movs	r1, #0
 800f394:	4825      	ldr	r0, [pc, #148]	@ (800f42c <StartReadSecondEmgTask+0xe4>)
 800f396:	f7fc f823 	bl	800b3e0 <_ZN3Emg13SecondEmgReadEb>
			float32_t emgValue=EmgInstance.SecondEmgValue;
 800f39a:	4b24      	ldr	r3, [pc, #144]	@ (800f42c <StartReadSecondEmgTask+0xe4>)
 800f39c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f39e:	ee07 3a90 	vmov	s15, r3
 800f3a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3a6:	edc7 7a03 	vstr	s15, [r7, #12]
			uint8_t *emgArray;
			emgArray = (uint8_t*)(&emgValue );
 800f3aa:	f107 030c 	add.w	r3, r7, #12
 800f3ae:	61fb      	str	r3, [r7, #28]
			uint32_t time=(StartTimerTicks-SystemConfig.StartTestTime)/10;
 800f3b0:	4b1d      	ldr	r3, [pc, #116]	@ (800f428 <StartReadSecondEmgTask+0xe0>)
 800f3b2:	681a      	ldr	r2, [r3, #0]
 800f3b4:	4b19      	ldr	r3, [pc, #100]	@ (800f41c <StartReadSecondEmgTask+0xd4>)
 800f3b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3b8:	1ad3      	subs	r3, r2, r3
 800f3ba:	4a1d      	ldr	r2, [pc, #116]	@ (800f430 <StartReadSecondEmgTask+0xe8>)
 800f3bc:	fba2 2303 	umull	r2, r3, r2, r3
 800f3c0:	08db      	lsrs	r3, r3, #3
 800f3c2:	61bb      	str	r3, [r7, #24]
			data[0]=(time & 0xFF000000) >> 24;
 800f3c4:	69bb      	ldr	r3, [r7, #24]
 800f3c6:	0e1b      	lsrs	r3, r3, #24
 800f3c8:	b2db      	uxtb	r3, r3
 800f3ca:	743b      	strb	r3, [r7, #16]
			data[1]=(time & 0x00FF0000) >> 16;
 800f3cc:	69bb      	ldr	r3, [r7, #24]
 800f3ce:	0c1b      	lsrs	r3, r3, #16
 800f3d0:	b2db      	uxtb	r3, r3
 800f3d2:	747b      	strb	r3, [r7, #17]
			data[2]=(time & 0x0000FF00) >> 8;
 800f3d4:	69bb      	ldr	r3, [r7, #24]
 800f3d6:	0a1b      	lsrs	r3, r3, #8
 800f3d8:	b2db      	uxtb	r3, r3
 800f3da:	74bb      	strb	r3, [r7, #18]
			data[3]=(time & 0x000000FF);
 800f3dc:	69bb      	ldr	r3, [r7, #24]
 800f3de:	b2db      	uxtb	r3, r3
 800f3e0:	74fb      	strb	r3, [r7, #19]
			data[4]=emgArray[0];
 800f3e2:	69fb      	ldr	r3, [r7, #28]
 800f3e4:	781b      	ldrb	r3, [r3, #0]
 800f3e6:	753b      	strb	r3, [r7, #20]
			data[5]=emgArray[1];
 800f3e8:	69fb      	ldr	r3, [r7, #28]
 800f3ea:	785b      	ldrb	r3, [r3, #1]
 800f3ec:	757b      	strb	r3, [r7, #21]
			data[6]=emgArray[2];
 800f3ee:	69fb      	ldr	r3, [r7, #28]
 800f3f0:	789b      	ldrb	r3, [r3, #2]
 800f3f2:	75bb      	strb	r3, [r7, #22]
			data[7]=emgArray[3];
 800f3f4:	69fb      	ldr	r3, [r7, #28]
 800f3f6:	78db      	ldrb	r3, [r3, #3]
 800f3f8:	75fb      	strb	r3, [r7, #23]
			SuccessDataResult(0, SuccessDataType::SD_SecondEmg, data, 8);
 800f3fa:	f107 0210 	add.w	r2, r7, #16
 800f3fe:	2308      	movs	r3, #8
 800f400:	210b      	movs	r1, #11
 800f402:	2000      	movs	r0, #0
 800f404:	f7ff f8f8 	bl	800e5f8 <SuccessDataResult>
			osSemaphoreRelease(ThreadStorage.SecondEmgSemaphoreHandle);
 800f408:	4b06      	ldr	r3, [pc, #24]	@ (800f424 <StartReadSecondEmgTask+0xdc>)
 800f40a:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 800f40e:	4618      	mov	r0, r3
 800f410:	f7f7 fbea 	bl	8006be8 <osSemaphoreRelease>
		}
		vTaskDelay( xDelay );
 800f414:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f416:	f7f8 ffd9 	bl	80083cc <vTaskDelay>
	}
 800f41a:	e7ae      	b.n	800f37a <StartReadSecondEmgTask+0x32>
 800f41c:	200092a8 	.word	0x200092a8
 800f420:	080114d0 	.word	0x080114d0
 800f424:	200090b8 	.word	0x200090b8
 800f428:	200000cc 	.word	0x200000cc
 800f42c:	20005000 	.word	0x20005000
 800f430:	cccccccd 	.word	0xcccccccd

0800f434 <StartFlowTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFlowTask */
void StartFlowTask(void *argument)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b084      	sub	sp, #16
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	const TickType_t xDelay = (1000/SystemConfig.FlowPerSecond) / portTICK_PERIOD_MS;
 800f43c:	4b17      	ldr	r3, [pc, #92]	@ (800f49c <StartFlowTask+0x68>)
 800f43e:	791b      	ldrb	r3, [r3, #4]
 800f440:	461a      	mov	r2, r3
 800f442:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f446:	fb93 f3f2 	sdiv	r3, r3, r2
 800f44a:	60fb      	str	r3, [r7, #12]
	ThreadStorage.FlowSemaphoreHandle = osSemaphoreNew(1, 1, &flowSemaphore_attributes);
 800f44c:	4a14      	ldr	r2, [pc, #80]	@ (800f4a0 <StartFlowTask+0x6c>)
 800f44e:	2101      	movs	r1, #1
 800f450:	2001      	movs	r0, #1
 800f452:	f7f7 faee 	bl	8006a32 <osSemaphoreNew>
 800f456:	4603      	mov	r3, r0
 800f458:	4a12      	ldr	r2, [pc, #72]	@ (800f4a4 <StartFlowTask+0x70>)
 800f45a:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
	osStatus_t flowSemaphoreVal;
	for(;;)
	{
		flowSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FlowSemaphoreHandle, 1000);
 800f45e:	4b11      	ldr	r3, [pc, #68]	@ (800f4a4 <StartFlowTask+0x70>)
 800f460:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 800f464:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f468:	4618      	mov	r0, r3
 800f46a:	f7f7 fb6b 	bl	8006b44 <osSemaphoreAcquire>
 800f46e:	60b8      	str	r0, [r7, #8]
		if(flowSemaphoreVal==osOK){
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d10e      	bne.n	800f494 <StartFlowTask+0x60>
			flowCounter++;
 800f476:	4b0c      	ldr	r3, [pc, #48]	@ (800f4a8 <StartFlowTask+0x74>)
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	3301      	adds	r3, #1
 800f47c:	4a0a      	ldr	r2, [pc, #40]	@ (800f4a8 <StartFlowTask+0x74>)
 800f47e:	6013      	str	r3, [r2, #0]
			LoadCellInstance.ReadFlow(true);
 800f480:	2101      	movs	r1, #1
 800f482:	480a      	ldr	r0, [pc, #40]	@ (800f4ac <StartFlowTask+0x78>)
 800f484:	f7fe fa58 	bl	800d938 <_ZN8LoadCell8ReadFlowEb>
			osSemaphoreRelease(ThreadStorage.FlowSemaphoreHandle);
 800f488:	4b06      	ldr	r3, [pc, #24]	@ (800f4a4 <StartFlowTask+0x70>)
 800f48a:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 800f48e:	4618      	mov	r0, r3
 800f490:	f7f7 fbaa 	bl	8006be8 <osSemaphoreRelease>
		}
		vTaskDelay( xDelay );
 800f494:	68f8      	ldr	r0, [r7, #12]
 800f496:	f7f8 ff99 	bl	80083cc <vTaskDelay>
		flowSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FlowSemaphoreHandle, 1000);
 800f49a:	e7e0      	b.n	800f45e <StartFlowTask+0x2a>
 800f49c:	200092a8 	.word	0x200092a8
 800f4a0:	080114e0 	.word	0x080114e0
 800f4a4:	200090b8 	.word	0x200090b8
 800f4a8:	20004ff8 	.word	0x20004ff8
 800f4ac:	20007044 	.word	0x20007044

0800f4b0 <StartReadFlowTask>:
	}
  /* USER CODE END 5 */
}
void StartReadFlowTask(void *argument)
{
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b08e      	sub	sp, #56	@ 0x38
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	LoadCellInstance.ClearSamples();
 800f4b8:	4838      	ldr	r0, [pc, #224]	@ (800f59c <StartReadFlowTask+0xec>)
 800f4ba:	f7fe fd0d 	bl	800ded8 <_ZN8LoadCell12ClearSamplesEv>
	const TickType_t xDelay = (1000/SystemConfig.FlowPerSecond) / portTICK_PERIOD_MS;
 800f4be:	4b38      	ldr	r3, [pc, #224]	@ (800f5a0 <StartReadFlowTask+0xf0>)
 800f4c0:	791b      	ldrb	r3, [r3, #4]
 800f4c2:	461a      	mov	r2, r3
 800f4c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f4c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f4cc:	637b      	str	r3, [r7, #52]	@ 0x34
	ThreadStorage.FlowSemaphoreHandle = osSemaphoreNew(1, 1, &flowSemaphore_attributes);
 800f4ce:	4a35      	ldr	r2, [pc, #212]	@ (800f5a4 <StartReadFlowTask+0xf4>)
 800f4d0:	2101      	movs	r1, #1
 800f4d2:	2001      	movs	r0, #1
 800f4d4:	f7f7 faad 	bl	8006a32 <osSemaphoreNew>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	4a33      	ldr	r2, [pc, #204]	@ (800f5a8 <StartReadFlowTask+0xf8>)
 800f4dc:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
	osStatus_t flowSemaphoreVal;
	float32_t avg=SystemConfig.FlowAverage;
 800f4e0:	4b2f      	ldr	r3, [pc, #188]	@ (800f5a0 <StartReadFlowTask+0xf0>)
 800f4e2:	695b      	ldr	r3, [r3, #20]
 800f4e4:	ee07 3a90 	vmov	s15, r3
 800f4e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4ec:	edc7 7a08 	vstr	s15, [r7, #32]
	uint8_t *avgArray;
	avgArray = (uint8_t*)(&avg );
 800f4f0:	f107 0320 	add.w	r3, r7, #32
 800f4f4:	633b      	str	r3, [r7, #48]	@ 0x30
	uint8_t data[12];
	data[0]=avgArray[0];
 800f4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f8:	781b      	ldrb	r3, [r3, #0]
 800f4fa:	753b      	strb	r3, [r7, #20]
	data[1]=avgArray[1];
 800f4fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4fe:	785b      	ldrb	r3, [r3, #1]
 800f500:	757b      	strb	r3, [r7, #21]
	data[2]=avgArray[2];
 800f502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f504:	789b      	ldrb	r3, [r3, #2]
 800f506:	75bb      	strb	r3, [r7, #22]
	data[3]=avgArray[3];
 800f508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f50a:	78db      	ldrb	r3, [r3, #3]
 800f50c:	75fb      	strb	r3, [r7, #23]
	for(;;)
	{
		flowSemaphoreVal = osSemaphoreAcquire(ThreadStorage.FlowSemaphoreHandle, 1000);
 800f50e:	4b26      	ldr	r3, [pc, #152]	@ (800f5a8 <StartReadFlowTask+0xf8>)
 800f510:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 800f514:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f518:	4618      	mov	r0, r3
 800f51a:	f7f7 fb13 	bl	8006b44 <osSemaphoreAcquire>
 800f51e:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if(flowSemaphoreVal==osOK){
 800f520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f522:	2b00      	cmp	r3, #0
 800f524:	d136      	bne.n	800f594 <StartReadFlowTask+0xe4>
			LoadCellInstance.ReadFlow(false);
 800f526:	2100      	movs	r1, #0
 800f528:	481c      	ldr	r0, [pc, #112]	@ (800f59c <StartReadFlowTask+0xec>)
 800f52a:	f7fe fa05 	bl	800d938 <_ZN8LoadCell8ReadFlowEb>
			float32_t rate=SystemConfig.FlowRate;
 800f52e:	4b1c      	ldr	r3, [pc, #112]	@ (800f5a0 <StartReadFlowTask+0xf0>)
 800f530:	6a1b      	ldr	r3, [r3, #32]
 800f532:	613b      	str	r3, [r7, #16]
			uint8_t *rateArray;
			rateArray = (uint8_t*)(&rate );
 800f534:	f107 0310 	add.w	r3, r7, #16
 800f538:	62bb      	str	r3, [r7, #40]	@ 0x28
			float32_t flow=LoadCellInstance.LastReadFlowValue;
 800f53a:	4b18      	ldr	r3, [pc, #96]	@ (800f59c <StartReadFlowTask+0xec>)
 800f53c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f540:	69db      	ldr	r3, [r3, #28]
 800f542:	60fb      	str	r3, [r7, #12]
			uint8_t *flowArray;
			flowArray = (uint8_t*)(&flow );
 800f544:	f107 030c 	add.w	r3, r7, #12
 800f548:	627b      	str	r3, [r7, #36]	@ 0x24
			data[4]=rateArray[0];
 800f54a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f54c:	781b      	ldrb	r3, [r3, #0]
 800f54e:	763b      	strb	r3, [r7, #24]
			data[5]=rateArray[1];
 800f550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f552:	785b      	ldrb	r3, [r3, #1]
 800f554:	767b      	strb	r3, [r7, #25]
			data[6]=rateArray[2];
 800f556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f558:	789b      	ldrb	r3, [r3, #2]
 800f55a:	76bb      	strb	r3, [r7, #26]
			data[7]=rateArray[3];
 800f55c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f55e:	78db      	ldrb	r3, [r3, #3]
 800f560:	76fb      	strb	r3, [r7, #27]
			data[8]=flowArray[0];
 800f562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f564:	781b      	ldrb	r3, [r3, #0]
 800f566:	773b      	strb	r3, [r7, #28]
			data[9]=flowArray[1];
 800f568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f56a:	785b      	ldrb	r3, [r3, #1]
 800f56c:	777b      	strb	r3, [r7, #29]
			data[10]=flowArray[2];
 800f56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f570:	789b      	ldrb	r3, [r3, #2]
 800f572:	77bb      	strb	r3, [r7, #30]
			data[11]=flowArray[3];
 800f574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f576:	78db      	ldrb	r3, [r3, #3]
 800f578:	77fb      	strb	r3, [r7, #31]
			SuccessDataResult(0, SuccessDataType::SD_Flow, data, 12);
 800f57a:	f107 0214 	add.w	r2, r7, #20
 800f57e:	230c      	movs	r3, #12
 800f580:	2105      	movs	r1, #5
 800f582:	2000      	movs	r0, #0
 800f584:	f7ff f838 	bl	800e5f8 <SuccessDataResult>
			osSemaphoreRelease(ThreadStorage.FlowSemaphoreHandle);
 800f588:	4b07      	ldr	r3, [pc, #28]	@ (800f5a8 <StartReadFlowTask+0xf8>)
 800f58a:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 800f58e:	4618      	mov	r0, r3
 800f590:	f7f7 fb2a 	bl	8006be8 <osSemaphoreRelease>
		}
		vTaskDelay( xDelay );
 800f594:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f596:	f7f8 ff19 	bl	80083cc <vTaskDelay>
	}
 800f59a:	e7b8      	b.n	800f50e <StartReadFlowTask+0x5e>
 800f59c:	20007044 	.word	0x20007044
 800f5a0:	200092a8 	.word	0x200092a8
 800f5a4:	080114e0 	.word	0x080114e0
 800f5a8:	200090b8 	.word	0x200090b8

0800f5ac <StartVolumeTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartVolumeTask */
void StartVolumeTask(void *argument)
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b084      	sub	sp, #16
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	LoadCellInstance.ClearSamples();
 800f5b4:	4819      	ldr	r0, [pc, #100]	@ (800f61c <StartVolumeTask+0x70>)
 800f5b6:	f7fe fc8f 	bl	800ded8 <_ZN8LoadCell12ClearSamplesEv>
	const TickType_t xDelay = (1000/SystemConfig.VolumePerSecond) / portTICK_PERIOD_MS;
 800f5ba:	4b19      	ldr	r3, [pc, #100]	@ (800f620 <StartVolumeTask+0x74>)
 800f5bc:	78db      	ldrb	r3, [r3, #3]
 800f5be:	461a      	mov	r2, r3
 800f5c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f5c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800f5c8:	60fb      	str	r3, [r7, #12]
	ThreadStorage.VolumeSemaphoreHandle = osSemaphoreNew(1, 1, &volumeSemaphore_attributes);
 800f5ca:	4a16      	ldr	r2, [pc, #88]	@ (800f624 <StartVolumeTask+0x78>)
 800f5cc:	2101      	movs	r1, #1
 800f5ce:	2001      	movs	r0, #1
 800f5d0:	f7f7 fa2f 	bl	8006a32 <osSemaphoreNew>
 800f5d4:	4603      	mov	r3, r0
 800f5d6:	4a14      	ldr	r2, [pc, #80]	@ (800f628 <StartVolumeTask+0x7c>)
 800f5d8:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc
	osStatus_t volumeSemaphoreVal;
	for(;;)
	{
		volumeSemaphoreVal = osSemaphoreAcquire(ThreadStorage.VolumeSemaphoreHandle, 1000);
 800f5dc:	4b12      	ldr	r3, [pc, #72]	@ (800f628 <StartVolumeTask+0x7c>)
 800f5de:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800f5e2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7f7 faac 	bl	8006b44 <osSemaphoreAcquire>
 800f5ec:	60b8      	str	r0, [r7, #8]
		if(volumeSemaphoreVal==osOK){
 800f5ee:	68bb      	ldr	r3, [r7, #8]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d1f3      	bne.n	800f5dc <StartVolumeTask+0x30>
			volumeCounter++;
 800f5f4:	4b0d      	ldr	r3, [pc, #52]	@ (800f62c <StartVolumeTask+0x80>)
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	3301      	adds	r3, #1
 800f5fa:	4a0c      	ldr	r2, [pc, #48]	@ (800f62c <StartVolumeTask+0x80>)
 800f5fc:	6013      	str	r3, [r2, #0]
			LoadCellInstance.ReadVolume(true);
 800f5fe:	2101      	movs	r1, #1
 800f600:	4806      	ldr	r0, [pc, #24]	@ (800f61c <StartVolumeTask+0x70>)
 800f602:	f7fd ffdd 	bl	800d5c0 <_ZN8LoadCell10ReadVolumeEb>
			osSemaphoreRelease(ThreadStorage.VolumeSemaphoreHandle);
 800f606:	4b08      	ldr	r3, [pc, #32]	@ (800f628 <StartVolumeTask+0x7c>)
 800f608:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800f60c:	4618      	mov	r0, r3
 800f60e:	f7f7 faeb 	bl	8006be8 <osSemaphoreRelease>
			vTaskDelay( xDelay );
 800f612:	68f8      	ldr	r0, [r7, #12]
 800f614:	f7f8 feda 	bl	80083cc <vTaskDelay>
		volumeSemaphoreVal = osSemaphoreAcquire(ThreadStorage.VolumeSemaphoreHandle, 1000);
 800f618:	e7e0      	b.n	800f5dc <StartVolumeTask+0x30>
 800f61a:	bf00      	nop
 800f61c:	20007044 	.word	0x20007044
 800f620:	200092a8 	.word	0x200092a8
 800f624:	080114f0 	.word	0x080114f0
 800f628:	200090b8 	.word	0x200090b8
 800f62c:	20004ffc 	.word	0x20004ffc

0800f630 <StartReadVolumeTask>:
	}
  /* USER CODE END 5 */
}

void StartReadVolumeTask(void *argument)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b08e      	sub	sp, #56	@ 0x38
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	LoadCellInstance.ClearSamples();
 800f638:	4838      	ldr	r0, [pc, #224]	@ (800f71c <StartReadVolumeTask+0xec>)
 800f63a:	f7fe fc4d 	bl	800ded8 <_ZN8LoadCell12ClearSamplesEv>
	const TickType_t xDelay = (1000/SystemConfig.VolumePerSecond) / portTICK_PERIOD_MS;
 800f63e:	4b38      	ldr	r3, [pc, #224]	@ (800f720 <StartReadVolumeTask+0xf0>)
 800f640:	78db      	ldrb	r3, [r3, #3]
 800f642:	461a      	mov	r2, r3
 800f644:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f648:	fb93 f3f2 	sdiv	r3, r3, r2
 800f64c:	637b      	str	r3, [r7, #52]	@ 0x34
	ThreadStorage.VolumeSemaphoreHandle = osSemaphoreNew(1, 1, &volumeSemaphore_attributes);
 800f64e:	4a35      	ldr	r2, [pc, #212]	@ (800f724 <StartReadVolumeTask+0xf4>)
 800f650:	2101      	movs	r1, #1
 800f652:	2001      	movs	r0, #1
 800f654:	f7f7 f9ed 	bl	8006a32 <osSemaphoreNew>
 800f658:	4603      	mov	r3, r0
 800f65a:	4a33      	ldr	r2, [pc, #204]	@ (800f728 <StartReadVolumeTask+0xf8>)
 800f65c:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc
	osStatus_t volumeSemaphoreVal;
	float32_t avg=SystemConfig.VolumeAverage;
 800f660:	4b2f      	ldr	r3, [pc, #188]	@ (800f720 <StartReadVolumeTask+0xf0>)
 800f662:	699b      	ldr	r3, [r3, #24]
 800f664:	ee07 3a90 	vmov	s15, r3
 800f668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f66c:	edc7 7a08 	vstr	s15, [r7, #32]
	uint8_t *avgArray;
	avgArray = (uint8_t*)(&avg );
 800f670:	f107 0320 	add.w	r3, r7, #32
 800f674:	633b      	str	r3, [r7, #48]	@ 0x30
	uint8_t data[12];
	data[0]=avgArray[0];
 800f676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f678:	781b      	ldrb	r3, [r3, #0]
 800f67a:	753b      	strb	r3, [r7, #20]
	data[1]=avgArray[1];
 800f67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f67e:	785b      	ldrb	r3, [r3, #1]
 800f680:	757b      	strb	r3, [r7, #21]
	data[2]=avgArray[2];
 800f682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f684:	789b      	ldrb	r3, [r3, #2]
 800f686:	75bb      	strb	r3, [r7, #22]
	data[3]=avgArray[3];
 800f688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f68a:	78db      	ldrb	r3, [r3, #3]
 800f68c:	75fb      	strb	r3, [r7, #23]
	for(;;)
	{
		volumeSemaphoreVal = osSemaphoreAcquire(ThreadStorage.VolumeSemaphoreHandle, 1000);
 800f68e:	4b26      	ldr	r3, [pc, #152]	@ (800f728 <StartReadVolumeTask+0xf8>)
 800f690:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800f694:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f698:	4618      	mov	r0, r3
 800f69a:	f7f7 fa53 	bl	8006b44 <osSemaphoreAcquire>
 800f69e:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if(volumeSemaphoreVal==osOK){
 800f6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d136      	bne.n	800f714 <StartReadVolumeTask+0xe4>
			LoadCellInstance.ReadVolume(false);
 800f6a6:	2100      	movs	r1, #0
 800f6a8:	481c      	ldr	r0, [pc, #112]	@ (800f71c <StartReadVolumeTask+0xec>)
 800f6aa:	f7fd ff89 	bl	800d5c0 <_ZN8LoadCell10ReadVolumeEb>
			float32_t rate=SystemConfig.VolumeRate;
 800f6ae:	4b1c      	ldr	r3, [pc, #112]	@ (800f720 <StartReadVolumeTask+0xf0>)
 800f6b0:	69db      	ldr	r3, [r3, #28]
 800f6b2:	613b      	str	r3, [r7, #16]
			uint8_t *rateArray;
			rateArray = (uint8_t*)(&rate );
 800f6b4:	f107 0310 	add.w	r3, r7, #16
 800f6b8:	62bb      	str	r3, [r7, #40]	@ 0x28
			float32_t volume=LoadCellInstance.LastReadVolumeValue;
 800f6ba:	4b18      	ldr	r3, [pc, #96]	@ (800f71c <StartReadVolumeTask+0xec>)
 800f6bc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f6c0:	6a1b      	ldr	r3, [r3, #32]
 800f6c2:	60fb      	str	r3, [r7, #12]
			uint8_t *volumeArray;
			volumeArray = (uint8_t*)(&volume );
 800f6c4:	f107 030c 	add.w	r3, r7, #12
 800f6c8:	627b      	str	r3, [r7, #36]	@ 0x24
			data[4]=rateArray[0];
 800f6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6cc:	781b      	ldrb	r3, [r3, #0]
 800f6ce:	763b      	strb	r3, [r7, #24]
			data[5]=rateArray[1];
 800f6d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6d2:	785b      	ldrb	r3, [r3, #1]
 800f6d4:	767b      	strb	r3, [r7, #25]
			data[6]=rateArray[2];
 800f6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6d8:	789b      	ldrb	r3, [r3, #2]
 800f6da:	76bb      	strb	r3, [r7, #26]
			data[7]=rateArray[3];
 800f6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6de:	78db      	ldrb	r3, [r3, #3]
 800f6e0:	76fb      	strb	r3, [r7, #27]
			data[8]=volumeArray[0];
 800f6e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e4:	781b      	ldrb	r3, [r3, #0]
 800f6e6:	773b      	strb	r3, [r7, #28]
			data[9]=volumeArray[1];
 800f6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ea:	785b      	ldrb	r3, [r3, #1]
 800f6ec:	777b      	strb	r3, [r7, #29]
			data[10]=volumeArray[2];
 800f6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6f0:	789b      	ldrb	r3, [r3, #2]
 800f6f2:	77bb      	strb	r3, [r7, #30]
			data[11]=volumeArray[3];
 800f6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6f6:	78db      	ldrb	r3, [r3, #3]
 800f6f8:	77fb      	strb	r3, [r7, #31]
			SuccessDataResult(0, SuccessDataType::SD_Volume, data, 12);
 800f6fa:	f107 0214 	add.w	r2, r7, #20
 800f6fe:	230c      	movs	r3, #12
 800f700:	2104      	movs	r1, #4
 800f702:	2000      	movs	r0, #0
 800f704:	f7fe ff78 	bl	800e5f8 <SuccessDataResult>
			osSemaphoreRelease(ThreadStorage.VolumeSemaphoreHandle);
 800f708:	4b07      	ldr	r3, [pc, #28]	@ (800f728 <StartReadVolumeTask+0xf8>)
 800f70a:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800f70e:	4618      	mov	r0, r3
 800f710:	f7f7 fa6a 	bl	8006be8 <osSemaphoreRelease>
		}
		vTaskDelay( xDelay );
 800f714:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f716:	f7f8 fe59 	bl	80083cc <vTaskDelay>
	}
 800f71a:	e7b8      	b.n	800f68e <StartReadVolumeTask+0x5e>
 800f71c:	20007044 	.word	0x20007044
 800f720:	200092a8 	.word	0x200092a8
 800f724:	080114f0 	.word	0x080114f0
 800f728:	200090b8 	.word	0x200090b8

0800f72c <StartAutoClosePumpTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartAutoClosePumpTask */
void StartAutoClosePumpTask(void *argument)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b084      	sub	sp, #16
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	const TickType_t xDelay = (1000*SystemConfig.PumpMaxRunSecond) / portTICK_PERIOD_MS;
 800f734:	4b08      	ldr	r3, [pc, #32]	@ (800f758 <StartAutoClosePumpTask+0x2c>)
 800f736:	795b      	ldrb	r3, [r3, #5]
 800f738:	461a      	mov	r2, r3
 800f73a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f73e:	fb02 f303 	mul.w	r3, r2, r3
 800f742:	60fb      	str	r3, [r7, #12]
	for(;;)
	{
		vTaskDelay( xDelay );
 800f744:	68f8      	ldr	r0, [r7, #12]
 800f746:	f7f8 fe41 	bl	80083cc <vTaskDelay>
		CommunicationInstance.TogglePump(false);
 800f74a:	2100      	movs	r1, #0
 800f74c:	4803      	ldr	r0, [pc, #12]	@ (800f75c <StartAutoClosePumpTask+0x30>)
 800f74e:	f7fb fb17 	bl	800ad80 <_ZN13Communication10TogglePumpEb>
		vTaskDelay( xDelay );
 800f752:	bf00      	nop
 800f754:	e7f6      	b.n	800f744 <StartAutoClosePumpTask+0x18>
 800f756:	bf00      	nop
 800f758:	200092a8 	.word	0x200092a8
 800f75c:	2000907c 	.word	0x2000907c

0800f760 <StartAutoCloseValveTask>:
	}
  /* USER CODE END 5 */
}
void StartAutoCloseValveTask(void *argument)
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b084      	sub	sp, #16
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	const TickType_t xDelay = (1000*SystemConfig.ValveMaxRunSecond) / portTICK_PERIOD_MS;
 800f768:	4b0c      	ldr	r3, [pc, #48]	@ (800f79c <StartAutoCloseValveTask+0x3c>)
 800f76a:	799b      	ldrb	r3, [r3, #6]
 800f76c:	461a      	mov	r2, r3
 800f76e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f772:	fb02 f303 	mul.w	r3, r2, r3
 800f776:	60fb      	str	r3, [r7, #12]
	for(;;)
	{
		vTaskDelay( xDelay );
 800f778:	68f8      	ldr	r0, [r7, #12]
 800f77a:	f7f8 fe27 	bl	80083cc <vTaskDelay>
		CommunicationInstance.ToggleValve(false);
 800f77e:	2100      	movs	r1, #0
 800f780:	4807      	ldr	r0, [pc, #28]	@ (800f7a0 <StartAutoCloseValveTask+0x40>)
 800f782:	f7fb fb37 	bl	800adf4 <_ZN13Communication11ToggleValveEb>
		osThreadTerminate(ThreadStorage.ValveMaxRunThreadId);
 800f786:	4b07      	ldr	r3, [pc, #28]	@ (800f7a4 <StartAutoCloseValveTask+0x44>)
 800f788:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f78a:	4618      	mov	r0, r3
 800f78c:	f7f7 f924 	bl	80069d8 <osThreadTerminate>
		ThreadStorage.ValveMaxRunThreadId=NULL;
 800f790:	4b04      	ldr	r3, [pc, #16]	@ (800f7a4 <StartAutoCloseValveTask+0x44>)
 800f792:	2200      	movs	r2, #0
 800f794:	675a      	str	r2, [r3, #116]	@ 0x74
		vTaskDelay( xDelay );
 800f796:	bf00      	nop
 800f798:	e7ee      	b.n	800f778 <StartAutoCloseValveTask+0x18>
 800f79a:	bf00      	nop
 800f79c:	200092a8 	.word	0x200092a8
 800f7a0:	2000907c 	.word	0x2000907c
 800f7a4:	200090b8 	.word	0x200090b8

0800f7a8 <StartLoadcellAverageTask>:
	}
  /* USER CODE END 5 */
}
void StartLoadcellAverageTask(void *argument){
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b08c      	sub	sp, #48	@ 0x30
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]

	const TickType_t xDelay = 100 / portTICK_PERIOD_MS;
 800f7b0:	2364      	movs	r3, #100	@ 0x64
 800f7b2:	623b      	str	r3, [r7, #32]
	float32_t sumFlow = 0;
 800f7b4:	f04f 0300 	mov.w	r3, #0
 800f7b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float32_t sumVolume = 0;
 800f7ba:	f04f 0300 	mov.w	r3, #0
 800f7be:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t instanceCount=0;
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint8_t jumpCount=50;
 800f7c4:	2332      	movs	r3, #50	@ 0x32
 800f7c6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t percent=0;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	77fb      	strb	r3, [r7, #31]
	uint8_t data[8];
	LoadCellInstance.ClearSamples();
 800f7ce:	4854      	ldr	r0, [pc, #336]	@ (800f920 <StartLoadcellAverageTask+0x178>)
 800f7d0:	f7fe fb82 	bl	800ded8 <_ZN8LoadCell12ClearSamplesEv>
	for(;;)
	{
		LoadCellInstance.ReadVolumeAndFlow();
 800f7d4:	4852      	ldr	r0, [pc, #328]	@ (800f920 <StartLoadcellAverageTask+0x178>)
 800f7d6:	f7fd fde9 	bl	800d3ac <_ZN8LoadCell17ReadVolumeAndFlowEv>
		if(jumpCount>0){
 800f7da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d008      	beq.n	800f7f4 <StartLoadcellAverageTask+0x4c>
			jumpCount--;
 800f7e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f7e6:	3b01      	subs	r3, #1
 800f7e8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			vTaskDelay( xDelay );
 800f7ec:	2064      	movs	r0, #100	@ 0x64
 800f7ee:	f7f8 fded 	bl	80083cc <vTaskDelay>
			continue;
 800f7f2:	e093      	b.n	800f91c <StartLoadcellAverageTask+0x174>
		}
		sumFlow+=LoadCellInstance.FlowValue;
 800f7f4:	4b4a      	ldr	r3, [pc, #296]	@ (800f920 <StartLoadcellAverageTask+0x178>)
 800f7f6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f7fa:	edd3 7a03 	vldr	s15, [r3, #12]
 800f7fe:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800f802:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f806:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		sumVolume+=LoadCellInstance.VolumeValue;
 800f80a:	4b45      	ldr	r3, [pc, #276]	@ (800f920 <StartLoadcellAverageTask+0x178>)
 800f80c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f810:	edd3 7a04 	vldr	s15, [r3, #16]
 800f814:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800f818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f81c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		uint8_t *volumeArray;
		volumeArray = (uint8_t*)(&LoadCellInstance.VolumeValue );
 800f820:	4b40      	ldr	r3, [pc, #256]	@ (800f924 <StartLoadcellAverageTask+0x17c>)
 800f822:	61bb      	str	r3, [r7, #24]
		uint8_t *flowArray;
		flowArray = (uint8_t*)(&LoadCellInstance.FlowValue );
 800f824:	4b40      	ldr	r3, [pc, #256]	@ (800f928 <StartLoadcellAverageTask+0x180>)
 800f826:	617b      	str	r3, [r7, #20]
		data[0]=volumeArray[0];
 800f828:	69bb      	ldr	r3, [r7, #24]
 800f82a:	781b      	ldrb	r3, [r3, #0]
 800f82c:	733b      	strb	r3, [r7, #12]
		data[1]=volumeArray[1];
 800f82e:	69bb      	ldr	r3, [r7, #24]
 800f830:	785b      	ldrb	r3, [r3, #1]
 800f832:	737b      	strb	r3, [r7, #13]
		data[2]=volumeArray[2];
 800f834:	69bb      	ldr	r3, [r7, #24]
 800f836:	789b      	ldrb	r3, [r3, #2]
 800f838:	73bb      	strb	r3, [r7, #14]
		data[3]=volumeArray[3];
 800f83a:	69bb      	ldr	r3, [r7, #24]
 800f83c:	78db      	ldrb	r3, [r3, #3]
 800f83e:	73fb      	strb	r3, [r7, #15]
		data[4]=flowArray[0];
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	781b      	ldrb	r3, [r3, #0]
 800f844:	743b      	strb	r3, [r7, #16]
		data[5]=flowArray[1];
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	785b      	ldrb	r3, [r3, #1]
 800f84a:	747b      	strb	r3, [r7, #17]
		data[6]=flowArray[2];
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	789b      	ldrb	r3, [r3, #2]
 800f850:	74bb      	strb	r3, [r7, #18]
		data[7]=flowArray[3];
 800f852:	697b      	ldr	r3, [r7, #20]
 800f854:	78db      	ldrb	r3, [r3, #3]
 800f856:	74fb      	strb	r3, [r7, #19]
		instanceCount++;
 800f858:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f85a:	3301      	adds	r3, #1
 800f85c:	84fb      	strh	r3, [r7, #38]	@ 0x26
		percent=((instanceCount*100)/SystemConfig.AverageSampleCount)-1;
 800f85e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f860:	2264      	movs	r2, #100	@ 0x64
 800f862:	fb02 f303 	mul.w	r3, r2, r3
 800f866:	4a31      	ldr	r2, [pc, #196]	@ (800f92c <StartLoadcellAverageTask+0x184>)
 800f868:	f892 2071 	ldrb.w	r2, [r2, #113]	@ 0x71
 800f86c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f870:	b2db      	uxtb	r3, r3
 800f872:	3b01      	subs	r3, #1
 800f874:	77fb      	strb	r3, [r7, #31]
		Debugger.AveragePercent=percent;
 800f876:	4a2e      	ldr	r2, [pc, #184]	@ (800f930 <StartLoadcellAverageTask+0x188>)
 800f878:	7ffb      	ldrb	r3, [r7, #31]
 800f87a:	f882 3054 	strb.w	r3, [r2, #84]	@ 0x54
		SuccessDataResult(percent, SuccessDataType::SD_MeasurementAverage, data, 8);
 800f87e:	f107 020c 	add.w	r2, r7, #12
 800f882:	7ff8      	ldrb	r0, [r7, #31]
 800f884:	2308      	movs	r3, #8
 800f886:	2106      	movs	r1, #6
 800f888:	f7fe feb6 	bl	800e5f8 <SuccessDataResult>
		if(instanceCount>=SystemConfig.AverageSampleCount){
 800f88c:	4b27      	ldr	r3, [pc, #156]	@ (800f92c <StartLoadcellAverageTask+0x184>)
 800f88e:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800f892:	461a      	mov	r2, r3
 800f894:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f896:	4293      	cmp	r3, r2
 800f898:	d33d      	bcc.n	800f916 <StartLoadcellAverageTask+0x16e>
			SystemConfig.VolumeAverage=sumVolume/instanceCount;
 800f89a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f89c:	ee07 3a90 	vmov	s15, r3
 800f8a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f8a4:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800f8a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f8ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f8b0:	ee17 2a90 	vmov	r2, s15
 800f8b4:	4b1d      	ldr	r3, [pc, #116]	@ (800f92c <StartLoadcellAverageTask+0x184>)
 800f8b6:	619a      	str	r2, [r3, #24]
			SystemConfig.FlowAverage=sumFlow/(instanceCount-1);
 800f8b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f8ba:	3b01      	subs	r3, #1
 800f8bc:	ee07 3a90 	vmov	s15, r3
 800f8c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f8c4:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800f8c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f8cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f8d0:	ee17 2a90 	vmov	r2, s15
 800f8d4:	4b15      	ldr	r3, [pc, #84]	@ (800f92c <StartLoadcellAverageTask+0x184>)
 800f8d6:	615a      	str	r2, [r3, #20]
			FlashManagerInstance.WriteVolumeAverage(SystemConfig.VolumeAverage);
 800f8d8:	4b14      	ldr	r3, [pc, #80]	@ (800f92c <StartLoadcellAverageTask+0x184>)
 800f8da:	699b      	ldr	r3, [r3, #24]
 800f8dc:	4619      	mov	r1, r3
 800f8de:	4815      	ldr	r0, [pc, #84]	@ (800f934 <StartLoadcellAverageTask+0x18c>)
 800f8e0:	f7fd f838 	bl	800c954 <_ZN12FlashManager18WriteVolumeAverageEm>
			FlashManagerInstance.WriteFlowAverage(SystemConfig.FlowAverage);
 800f8e4:	4b11      	ldr	r3, [pc, #68]	@ (800f92c <StartLoadcellAverageTask+0x184>)
 800f8e6:	695b      	ldr	r3, [r3, #20]
 800f8e8:	4619      	mov	r1, r3
 800f8ea:	4812      	ldr	r0, [pc, #72]	@ (800f934 <StartLoadcellAverageTask+0x18c>)
 800f8ec:	f7fd f8c5 	bl	800ca7a <_ZN12FlashManager16WriteFlowAverageEm>
			SuccessDataResult(100, SuccessDataType::SD_MeasurementAverage, data, 8);
 800f8f0:	f107 020c 	add.w	r2, r7, #12
 800f8f4:	2308      	movs	r3, #8
 800f8f6:	2106      	movs	r1, #6
 800f8f8:	2064      	movs	r0, #100	@ 0x64
 800f8fa:	f7fe fe7d 	bl	800e5f8 <SuccessDataResult>
			SystemConfig.systemMode=SystemModes::EmptyMode;
 800f8fe:	4b0b      	ldr	r3, [pc, #44]	@ (800f92c <StartLoadcellAverageTask+0x184>)
 800f900:	2200      	movs	r2, #0
 800f902:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
			osThreadTerminate(ThreadStorage.LoadcellAverageThreadId);
 800f906:	4b0c      	ldr	r3, [pc, #48]	@ (800f938 <StartLoadcellAverageTask+0x190>)
 800f908:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f90a:	4618      	mov	r0, r3
 800f90c:	f7f7 f864 	bl	80069d8 <osThreadTerminate>
			ThreadStorage.LoadcellAverageThreadId=NULL;
 800f910:	4b09      	ldr	r3, [pc, #36]	@ (800f938 <StartLoadcellAverageTask+0x190>)
 800f912:	2200      	movs	r2, #0
 800f914:	679a      	str	r2, [r3, #120]	@ 0x78
		}
		vTaskDelay( xDelay );
 800f916:	2064      	movs	r0, #100	@ 0x64
 800f918:	f7f8 fd58 	bl	80083cc <vTaskDelay>
	}
 800f91c:	e75a      	b.n	800f7d4 <StartLoadcellAverageTask+0x2c>
 800f91e:	bf00      	nop
 800f920:	20007044 	.word	0x20007044
 800f924:	20009054 	.word	0x20009054
 800f928:	20009050 	.word	0x20009050
 800f92c:	200092a8 	.word	0x200092a8
 800f930:	20009320 	.word	0x20009320
 800f934:	2000909c 	.word	0x2000909c
 800f938:	200090b8 	.word	0x200090b8

0800f93c <StartCalibrationVolumeTask>:
}
void StartCalibrationVolumeTask(void *argument){
 800f93c:	b5b0      	push	{r4, r5, r7, lr}
 800f93e:	b08a      	sub	sp, #40	@ 0x28
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]

	const TickType_t xDelay = 100 / portTICK_PERIOD_MS;
 800f944:	2364      	movs	r3, #100	@ 0x64
 800f946:	61fb      	str	r3, [r7, #28]
	float32_t sumVolume = 0;
 800f948:	f04f 0300 	mov.w	r3, #0
 800f94c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint16_t instanceCount=0;
 800f94e:	2300      	movs	r3, #0
 800f950:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint8_t jumpCount=50;
 800f952:	2332      	movs	r3, #50	@ 0x32
 800f954:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint8_t percent=0;
 800f958:	2300      	movs	r3, #0
 800f95a:	76fb      	strb	r3, [r7, #27]
	for(;;)
	{
		LoadCellInstance.ReadVolumeAndFlow();
 800f95c:	485c      	ldr	r0, [pc, #368]	@ (800fad0 <StartCalibrationVolumeTask+0x194>)
 800f95e:	f7fd fd25 	bl	800d3ac <_ZN8LoadCell17ReadVolumeAndFlowEv>
		if(jumpCount>0){
 800f962:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800f966:	2b00      	cmp	r3, #0
 800f968:	d008      	beq.n	800f97c <StartCalibrationVolumeTask+0x40>
			jumpCount--;
 800f96a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800f96e:	3b01      	subs	r3, #1
 800f970:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			vTaskDelay( xDelay );
 800f974:	2064      	movs	r0, #100	@ 0x64
 800f976:	f7f8 fd29 	bl	80083cc <vTaskDelay>
			continue;
 800f97a:	e0a7      	b.n	800facc <StartCalibrationVolumeTask+0x190>
		}
		float32_t diff =LoadCellInstance.VolumeValue-SystemConfig.VolumeAverage;
 800f97c:	4b54      	ldr	r3, [pc, #336]	@ (800fad0 <StartCalibrationVolumeTask+0x194>)
 800f97e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800f982:	ed93 7a04 	vldr	s14, [r3, #16]
 800f986:	4b53      	ldr	r3, [pc, #332]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800f988:	699b      	ldr	r3, [r3, #24]
 800f98a:	ee07 3a90 	vmov	s15, r3
 800f98e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f992:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f996:	edc7 7a05 	vstr	s15, [r7, #20]
		if(diff<1){
 800f99a:	edd7 7a05 	vldr	s15, [r7, #20]
 800f99e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f9a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f9a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9aa:	d503      	bpl.n	800f9b4 <StartCalibrationVolumeTask+0x78>
			vTaskDelay( xDelay );
 800f9ac:	2064      	movs	r0, #100	@ 0x64
 800f9ae:	f7f8 fd0d 	bl	80083cc <vTaskDelay>
			continue;
 800f9b2:	e08b      	b.n	800facc <StartCalibrationVolumeTask+0x190>
		}
		sumVolume+=diff;
 800f9b4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800f9b8:	edd7 7a05 	vldr	s15, [r7, #20]
 800f9bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f9c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		float32_t rate=(sumVolume/instanceCount)/SystemConfig.CalibrationWeight;
 800f9c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f9c6:	ee07 3a90 	vmov	s15, r3
 800f9ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f9ce:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800f9d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f9d6:	4b3f      	ldr	r3, [pc, #252]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800f9d8:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800f9dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9e0:	edc7 7a03 	vstr	s15, [r7, #12]
		Debugger.VolumeRate=rate;
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	f7f0 fda6 	bl	8000538 <__aeabi_f2d>
 800f9ec:	4602      	mov	r2, r0
 800f9ee:	460b      	mov	r3, r1
 800f9f0:	4939      	ldr	r1, [pc, #228]	@ (800fad8 <StartCalibrationVolumeTask+0x19c>)
 800f9f2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uint8_t *rateArray;
		rateArray = (uint8_t*)(&rate );
 800f9f6:	f107 030c 	add.w	r3, r7, #12
 800f9fa:	613b      	str	r3, [r7, #16]
		instanceCount++;
 800f9fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f9fe:	3301      	adds	r3, #1
 800fa00:	847b      	strh	r3, [r7, #34]	@ 0x22
		percent=((instanceCount*100)/SystemConfig.VolumeCalibrationSampleCount)-1;
 800fa02:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa04:	2264      	movs	r2, #100	@ 0x64
 800fa06:	fb02 f303 	mul.w	r3, r2, r3
 800fa0a:	4a32      	ldr	r2, [pc, #200]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800fa0c:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
 800fa10:	fb93 f3f2 	sdiv	r3, r3, r2
 800fa14:	b2db      	uxtb	r3, r3
 800fa16:	3b01      	subs	r3, #1
 800fa18:	76fb      	strb	r3, [r7, #27]
		Debugger.AveragePercent=percent;
 800fa1a:	4a2f      	ldr	r2, [pc, #188]	@ (800fad8 <StartCalibrationVolumeTask+0x19c>)
 800fa1c:	7efb      	ldrb	r3, [r7, #27]
 800fa1e:	f882 3054 	strb.w	r3, [r2, #84]	@ 0x54
		SuccessDataResult(percent, SuccessDataType::SD_VolumeCalibration, rateArray, 4);
 800fa22:	7ef8      	ldrb	r0, [r7, #27]
 800fa24:	2304      	movs	r3, #4
 800fa26:	693a      	ldr	r2, [r7, #16]
 800fa28:	2108      	movs	r1, #8
 800fa2a:	f7fe fde5 	bl	800e5f8 <SuccessDataResult>
		if(instanceCount>=SystemConfig.VolumeCalibrationSampleCount){
 800fa2e:	4b29      	ldr	r3, [pc, #164]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800fa30:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800fa34:	461a      	mov	r2, r3
 800fa36:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa38:	4293      	cmp	r3, r2
 800fa3a:	d344      	bcc.n	800fac6 <StartCalibrationVolumeTask+0x18a>
			SystemConfig.VolumeRate=((double_t)sumVolume/(double_t)instanceCount)/SystemConfig.CalibrationWeight;
 800fa3c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fa3e:	f7f0 fd7b 	bl	8000538 <__aeabi_f2d>
 800fa42:	4604      	mov	r4, r0
 800fa44:	460d      	mov	r5, r1
 800fa46:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa48:	4618      	mov	r0, r3
 800fa4a:	f7f0 fd53 	bl	80004f4 <__aeabi_ui2d>
 800fa4e:	4602      	mov	r2, r0
 800fa50:	460b      	mov	r3, r1
 800fa52:	4620      	mov	r0, r4
 800fa54:	4629      	mov	r1, r5
 800fa56:	f7f0 fef1 	bl	800083c <__aeabi_ddiv>
 800fa5a:	4602      	mov	r2, r0
 800fa5c:	460b      	mov	r3, r1
 800fa5e:	4614      	mov	r4, r2
 800fa60:	461d      	mov	r5, r3
 800fa62:	4b1c      	ldr	r3, [pc, #112]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800fa64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa66:	4618      	mov	r0, r3
 800fa68:	f7f0 fd66 	bl	8000538 <__aeabi_f2d>
 800fa6c:	4602      	mov	r2, r0
 800fa6e:	460b      	mov	r3, r1
 800fa70:	4620      	mov	r0, r4
 800fa72:	4629      	mov	r1, r5
 800fa74:	f7f0 fee2 	bl	800083c <__aeabi_ddiv>
 800fa78:	4602      	mov	r2, r0
 800fa7a:	460b      	mov	r3, r1
 800fa7c:	4610      	mov	r0, r2
 800fa7e:	4619      	mov	r1, r3
 800fa80:	f7f0 ffc4 	bl	8000a0c <__aeabi_d2f>
 800fa84:	4603      	mov	r3, r0
 800fa86:	4a13      	ldr	r2, [pc, #76]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800fa88:	61d3      	str	r3, [r2, #28]
			FlashManagerInstance.WriteVolumeRate(SystemConfig.VolumeRate);
 800fa8a:	4b12      	ldr	r3, [pc, #72]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800fa8c:	69db      	ldr	r3, [r3, #28]
 800fa8e:	4618      	mov	r0, r3
 800fa90:	f7f0 fd52 	bl	8000538 <__aeabi_f2d>
 800fa94:	4602      	mov	r2, r0
 800fa96:	460b      	mov	r3, r1
 800fa98:	ec43 2b10 	vmov	d0, r2, r3
 800fa9c:	480f      	ldr	r0, [pc, #60]	@ (800fadc <StartCalibrationVolumeTask+0x1a0>)
 800fa9e:	f7fc febf 	bl	800c820 <_ZN12FlashManager15WriteVolumeRateEd>
			SuccessDataResult(100, SuccessDataType::SD_VolumeCalibration, rateArray, 4);
 800faa2:	2304      	movs	r3, #4
 800faa4:	693a      	ldr	r2, [r7, #16]
 800faa6:	2108      	movs	r1, #8
 800faa8:	2064      	movs	r0, #100	@ 0x64
 800faaa:	f7fe fda5 	bl	800e5f8 <SuccessDataResult>
			SystemConfig.systemMode=SystemModes::EmptyMode;
 800faae:	4b09      	ldr	r3, [pc, #36]	@ (800fad4 <StartCalibrationVolumeTask+0x198>)
 800fab0:	2200      	movs	r2, #0
 800fab2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
			osThreadTerminate(ThreadStorage.CalibrationVolumeThreadId);
 800fab6:	4b0a      	ldr	r3, [pc, #40]	@ (800fae0 <StartCalibrationVolumeTask+0x1a4>)
 800fab8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800faba:	4618      	mov	r0, r3
 800fabc:	f7f6 ff8c 	bl	80069d8 <osThreadTerminate>
			ThreadStorage.CalibrationVolumeThreadId=NULL;
 800fac0:	4b07      	ldr	r3, [pc, #28]	@ (800fae0 <StartCalibrationVolumeTask+0x1a4>)
 800fac2:	2200      	movs	r2, #0
 800fac4:	67da      	str	r2, [r3, #124]	@ 0x7c
		}
		vTaskDelay( xDelay );
 800fac6:	2064      	movs	r0, #100	@ 0x64
 800fac8:	f7f8 fc80 	bl	80083cc <vTaskDelay>
	}
 800facc:	e746      	b.n	800f95c <StartCalibrationVolumeTask+0x20>
 800face:	bf00      	nop
 800fad0:	20007044 	.word	0x20007044
 800fad4:	200092a8 	.word	0x200092a8
 800fad8:	20009320 	.word	0x20009320
 800fadc:	2000909c 	.word	0x2000909c
 800fae0:	200090b8 	.word	0x200090b8

0800fae4 <StartCalibrationFlowTask>:
}
void StartCalibrationFlowTask(void *argument){
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b08a      	sub	sp, #40	@ 0x28
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]

	const TickType_t xDelay = 100 / portTICK_PERIOD_MS;
 800faec:	2364      	movs	r3, #100	@ 0x64
 800faee:	61fb      	str	r3, [r7, #28]
	float32_t maxFlow=1;
 800faf0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800faf4:	627b      	str	r3, [r7, #36]	@ 0x24
	uint16_t instanceCount=0;
 800faf6:	2300      	movs	r3, #0
 800faf8:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint8_t jumpCount=50;
 800fafa:	2332      	movs	r3, #50	@ 0x32
 800fafc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint8_t percent=0;
 800fb00:	2300      	movs	r3, #0
 800fb02:	76fb      	strb	r3, [r7, #27]
	for(;;)
	{
		LoadCellInstance.ReadVolumeAndFlow();
 800fb04:	4859      	ldr	r0, [pc, #356]	@ (800fc6c <StartCalibrationFlowTask+0x188>)
 800fb06:	f7fd fc51 	bl	800d3ac <_ZN8LoadCell17ReadVolumeAndFlowEv>
		if(jumpCount>0){
 800fb0a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d008      	beq.n	800fb24 <StartCalibrationFlowTask+0x40>
			jumpCount--;
 800fb12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800fb16:	3b01      	subs	r3, #1
 800fb18:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			vTaskDelay( xDelay );
 800fb1c:	2064      	movs	r0, #100	@ 0x64
 800fb1e:	f7f8 fc55 	bl	80083cc <vTaskDelay>
 800fb22:	e7ef      	b.n	800fb04 <StartCalibrationFlowTask+0x20>
			continue;
		}
		if(SystemConfig.FlowAverage>LoadCellInstance.FlowValue){
 800fb24:	4b52      	ldr	r3, [pc, #328]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fb26:	695b      	ldr	r3, [r3, #20]
 800fb28:	ee07 3a90 	vmov	s15, r3
 800fb2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800fb30:	4b4e      	ldr	r3, [pc, #312]	@ (800fc6c <StartCalibrationFlowTask+0x188>)
 800fb32:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fb36:	edd3 7a03 	vldr	s15, [r3, #12]
 800fb3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb42:	bfcc      	ite	gt
 800fb44:	2301      	movgt	r3, #1
 800fb46:	2300      	movle	r3, #0
 800fb48:	b2db      	uxtb	r3, r3
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d00a      	beq.n	800fb64 <StartCalibrationFlowTask+0x80>
			LoadCellInstance.FlowValue=SystemConfig.FlowAverage;
 800fb4e:	4b48      	ldr	r3, [pc, #288]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fb50:	695b      	ldr	r3, [r3, #20]
 800fb52:	ee07 3a90 	vmov	s15, r3
 800fb56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fb5a:	4b44      	ldr	r3, [pc, #272]	@ (800fc6c <StartCalibrationFlowTask+0x188>)
 800fb5c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fb60:	edc3 7a03 	vstr	s15, [r3, #12]
		}
		uint32_t flow=LoadCellInstance.FlowValue-SystemConfig.FlowAverage;
 800fb64:	4b41      	ldr	r3, [pc, #260]	@ (800fc6c <StartCalibrationFlowTask+0x188>)
 800fb66:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fb6a:	ed93 7a03 	vldr	s14, [r3, #12]
 800fb6e:	4b40      	ldr	r3, [pc, #256]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fb70:	695b      	ldr	r3, [r3, #20]
 800fb72:	ee07 3a90 	vmov	s15, r3
 800fb76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fb7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fb7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fb82:	ee17 3a90 	vmov	r3, s15
 800fb86:	617b      	str	r3, [r7, #20]
		if(flow>maxFlow){
 800fb88:	697b      	ldr	r3, [r7, #20]
 800fb8a:	ee07 3a90 	vmov	s15, r3
 800fb8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fb92:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800fb96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb9e:	d506      	bpl.n	800fbae <StartCalibrationFlowTask+0xca>
			maxFlow=flow;
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	ee07 3a90 	vmov	s15, r3
 800fba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fbaa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		}
		float32_t rate=maxFlow/SystemConfig.CalibrationFlow;
 800fbae:	4b30      	ldr	r3, [pc, #192]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fbb0:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800fbb4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800fbb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fbbc:	edc7 7a03 	vstr	s15, [r7, #12]
		Debugger.FlowRate=rate;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	4618      	mov	r0, r3
 800fbc4:	f7f0 fcb8 	bl	8000538 <__aeabi_f2d>
 800fbc8:	4602      	mov	r2, r0
 800fbca:	460b      	mov	r3, r1
 800fbcc:	4929      	ldr	r1, [pc, #164]	@ (800fc74 <StartCalibrationFlowTask+0x190>)
 800fbce:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
		instanceCount++;
 800fbd2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fbd4:	3301      	adds	r3, #1
 800fbd6:	847b      	strh	r3, [r7, #34]	@ 0x22
		uint8_t *rateArray;
		rateArray = (uint8_t*)(&rate );
 800fbd8:	f107 030c 	add.w	r3, r7, #12
 800fbdc:	613b      	str	r3, [r7, #16]
		percent=((instanceCount*100)/SystemConfig.FlowCalibrationSampleCount)-1;
 800fbde:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fbe0:	2264      	movs	r2, #100	@ 0x64
 800fbe2:	fb02 f303 	mul.w	r3, r2, r3
 800fbe6:	4a22      	ldr	r2, [pc, #136]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fbe8:	f892 2073 	ldrb.w	r2, [r2, #115]	@ 0x73
 800fbec:	fb93 f3f2 	sdiv	r3, r3, r2
 800fbf0:	b2db      	uxtb	r3, r3
 800fbf2:	3b01      	subs	r3, #1
 800fbf4:	76fb      	strb	r3, [r7, #27]
		SuccessDataResult(percent, SuccessDataType::SD_FlowCalibration, rateArray, 4);
 800fbf6:	7ef8      	ldrb	r0, [r7, #27]
 800fbf8:	2304      	movs	r3, #4
 800fbfa:	693a      	ldr	r2, [r7, #16]
 800fbfc:	2109      	movs	r1, #9
 800fbfe:	f7fe fcfb 	bl	800e5f8 <SuccessDataResult>
		if(instanceCount>SystemConfig.FlowCalibrationSampleCount){
 800fc02:	4b1b      	ldr	r3, [pc, #108]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fc04:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 800fc08:	461a      	mov	r2, r3
 800fc0a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fc0c:	4293      	cmp	r3, r2
 800fc0e:	d929      	bls.n	800fc64 <StartCalibrationFlowTask+0x180>
			SystemConfig.FlowRate=(double_t)maxFlow/SystemConfig.CalibrationFlow;
 800fc10:	4b17      	ldr	r3, [pc, #92]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fc12:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800fc16:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800fc1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fc1e:	4b14      	ldr	r3, [pc, #80]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fc20:	edc3 7a08 	vstr	s15, [r3, #32]
			FlashManagerInstance.WriteFlowRate(SystemConfig.FlowRate);
 800fc24:	4b12      	ldr	r3, [pc, #72]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fc26:	6a1b      	ldr	r3, [r3, #32]
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f7f0 fc85 	bl	8000538 <__aeabi_f2d>
 800fc2e:	4602      	mov	r2, r0
 800fc30:	460b      	mov	r3, r1
 800fc32:	ec43 2b10 	vmov	d0, r2, r3
 800fc36:	4810      	ldr	r0, [pc, #64]	@ (800fc78 <StartCalibrationFlowTask+0x194>)
 800fc38:	f7fc fd58 	bl	800c6ec <_ZN12FlashManager13WriteFlowRateEd>
			SystemConfig.systemMode=SystemModes::EmptyMode;
 800fc3c:	4b0c      	ldr	r3, [pc, #48]	@ (800fc70 <StartCalibrationFlowTask+0x18c>)
 800fc3e:	2200      	movs	r2, #0
 800fc40:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
			SuccessDataResult(100, SuccessDataType::SD_FlowCalibration, rateArray, 4);
 800fc44:	2304      	movs	r3, #4
 800fc46:	693a      	ldr	r2, [r7, #16]
 800fc48:	2109      	movs	r1, #9
 800fc4a:	2064      	movs	r0, #100	@ 0x64
 800fc4c:	f7fe fcd4 	bl	800e5f8 <SuccessDataResult>
			osThreadTerminate(ThreadStorage.CalibrationFlowThreadId);
 800fc50:	4b0a      	ldr	r3, [pc, #40]	@ (800fc7c <StartCalibrationFlowTask+0x198>)
 800fc52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc56:	4618      	mov	r0, r3
 800fc58:	f7f6 febe 	bl	80069d8 <osThreadTerminate>
			ThreadStorage.CalibrationFlowThreadId=NULL;
 800fc5c:	4b07      	ldr	r3, [pc, #28]	@ (800fc7c <StartCalibrationFlowTask+0x198>)
 800fc5e:	2200      	movs	r2, #0
 800fc60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		}
		vTaskDelay( xDelay );
 800fc64:	2064      	movs	r0, #100	@ 0x64
 800fc66:	f7f8 fbb1 	bl	80083cc <vTaskDelay>
	}
 800fc6a:	e74b      	b.n	800fb04 <StartCalibrationFlowTask+0x20>
 800fc6c:	20007044 	.word	0x20007044
 800fc70:	200092a8 	.word	0x200092a8
 800fc74:	20009320 	.word	0x20009320
 800fc78:	2000909c 	.word	0x2000909c
 800fc7c:	200090b8 	.word	0x200090b8

0800fc80 <StartCleanTask>:
}
void StartCleanTask(void *argument){
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b086      	sub	sp, #24
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]

	const TickType_t xDelay = 100 / portTICK_PERIOD_MS;
 800fc88:	2364      	movs	r3, #100	@ 0x64
 800fc8a:	613b      	str	r3, [r7, #16]
	uint16_t clearedCount=0;
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	82fb      	strh	r3, [r7, #22]
	volatile uint8_t type=0;
 800fc90:	2300      	movs	r3, #0
 800fc92:	73fb      	strb	r3, [r7, #15]
	LoadCellInstance.ClearSamples();
 800fc94:	4891      	ldr	r0, [pc, #580]	@ (800fedc <StartCleanTask+0x25c>)
 800fc96:	f7fe f91f 	bl	800ded8 <_ZN8LoadCell12ClearSamplesEv>
	CommunicationInstance.TogglePump(true);
 800fc9a:	2101      	movs	r1, #1
 800fc9c:	4890      	ldr	r0, [pc, #576]	@ (800fee0 <StartCleanTask+0x260>)
 800fc9e:	f7fb f86f 	bl	800ad80 <_ZN13Communication10TogglePumpEb>
	if(ThreadStorage.PumpMaxRunThreadId!=NULL&&ThreadStorage.PumpMaxRunThreadId!=0x00){
 800fca2:	4b90      	ldr	r3, [pc, #576]	@ (800fee4 <StartCleanTask+0x264>)
 800fca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d00b      	beq.n	800fcc2 <StartCleanTask+0x42>
 800fcaa:	4b8e      	ldr	r3, [pc, #568]	@ (800fee4 <StartCleanTask+0x264>)
 800fcac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d007      	beq.n	800fcc2 <StartCleanTask+0x42>
		osThreadTerminate(ThreadStorage.PumpMaxRunThreadId);
 800fcb2:	4b8c      	ldr	r3, [pc, #560]	@ (800fee4 <StartCleanTask+0x264>)
 800fcb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	f7f6 fe8e 	bl	80069d8 <osThreadTerminate>
		ThreadStorage.PumpMaxRunThreadId=NULL;
 800fcbc:	4b89      	ldr	r3, [pc, #548]	@ (800fee4 <StartCleanTask+0x264>)
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	671a      	str	r2, [r3, #112]	@ 0x70
	}
	for(;;)
	{
		LoadCellInstance.ReadVolumeAndFlow();
 800fcc2:	4886      	ldr	r0, [pc, #536]	@ (800fedc <StartCleanTask+0x25c>)
 800fcc4:	f7fd fb72 	bl	800d3ac <_ZN8LoadCell17ReadVolumeAndFlowEv>
		Debugger.ReadedVolume=LoadCellInstance.VolumeValue;
 800fcc8:	4b84      	ldr	r3, [pc, #528]	@ (800fedc <StartCleanTask+0x25c>)
 800fcca:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fcce:	691b      	ldr	r3, [r3, #16]
 800fcd0:	4a85      	ldr	r2, [pc, #532]	@ (800fee8 <StartCleanTask+0x268>)
 800fcd2:	6113      	str	r3, [r2, #16]
		if(LoadCellInstance.VolumeValue>LoadCellInstance.VolumeValue){
 800fcd4:	4b81      	ldr	r3, [pc, #516]	@ (800fedc <StartCleanTask+0x25c>)
 800fcd6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fcda:	ed93 7a04 	vldr	s14, [r3, #16]
 800fcde:	4b7f      	ldr	r3, [pc, #508]	@ (800fedc <StartCleanTask+0x25c>)
 800fce0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fce4:	edd3 7a04 	vldr	s15, [r3, #16]
 800fce8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcf0:	bfcc      	ite	gt
 800fcf2:	2301      	movgt	r3, #1
 800fcf4:	2300      	movle	r3, #0
 800fcf6:	b2db      	uxtb	r3, r3
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d012      	beq.n	800fd22 <StartCleanTask+0xa2>
			Debugger.DiffVolumeValue=LoadCellInstance.VolumeValue-(SystemConfig.VolumeAverage+500);
 800fcfc:	4b77      	ldr	r3, [pc, #476]	@ (800fedc <StartCleanTask+0x25c>)
 800fcfe:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fd02:	ed93 7a04 	vldr	s14, [r3, #16]
 800fd06:	4b79      	ldr	r3, [pc, #484]	@ (800feec <StartCleanTask+0x26c>)
 800fd08:	699b      	ldr	r3, [r3, #24]
 800fd0a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800fd0e:	ee07 3a90 	vmov	s15, r3
 800fd12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd16:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fd1a:	4b73      	ldr	r3, [pc, #460]	@ (800fee8 <StartCleanTask+0x268>)
 800fd1c:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
 800fd20:	e012      	b.n	800fd48 <StartCleanTask+0xc8>
		}else{
			Debugger.DiffVolumeValue=(SystemConfig.VolumeAverage+10000)-LoadCellInstance.VolumeValue;
 800fd22:	4b72      	ldr	r3, [pc, #456]	@ (800feec <StartCleanTask+0x26c>)
 800fd24:	699b      	ldr	r3, [r3, #24]
 800fd26:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800fd2a:	3310      	adds	r3, #16
 800fd2c:	ee07 3a90 	vmov	s15, r3
 800fd30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800fd34:	4b69      	ldr	r3, [pc, #420]	@ (800fedc <StartCleanTask+0x25c>)
 800fd36:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fd3a:	edd3 7a04 	vldr	s15, [r3, #16]
 800fd3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fd42:	4b69      	ldr	r3, [pc, #420]	@ (800fee8 <StartCleanTask+0x268>)
 800fd44:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
		}
		Debugger.DiffVolumeValue=LoadCellInstance.VolumeValue-(SystemConfig.VolumeAverage+10000);
 800fd48:	4b64      	ldr	r3, [pc, #400]	@ (800fedc <StartCleanTask+0x25c>)
 800fd4a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fd4e:	ed93 7a04 	vldr	s14, [r3, #16]
 800fd52:	4b66      	ldr	r3, [pc, #408]	@ (800feec <StartCleanTask+0x26c>)
 800fd54:	699b      	ldr	r3, [r3, #24]
 800fd56:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800fd5a:	3310      	adds	r3, #16
 800fd5c:	ee07 3a90 	vmov	s15, r3
 800fd60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd64:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fd68:	4b5f      	ldr	r3, [pc, #380]	@ (800fee8 <StartCleanTask+0x268>)
 800fd6a:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
		Debugger.CleanType=type;
 800fd6e:	7bfb      	ldrb	r3, [r7, #15]
 800fd70:	b2da      	uxtb	r2, r3
 800fd72:	4b5d      	ldr	r3, [pc, #372]	@ (800fee8 <StartCleanTask+0x268>)
 800fd74:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
		if(type==0||type==2){
 800fd78:	7bfb      	ldrb	r3, [r7, #15]
 800fd7a:	b2db      	uxtb	r3, r3
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d003      	beq.n	800fd88 <StartCleanTask+0x108>
 800fd80:	7bfb      	ldrb	r3, [r7, #15]
 800fd82:	b2db      	uxtb	r3, r3
 800fd84:	2b02      	cmp	r3, #2
 800fd86:	d101      	bne.n	800fd8c <StartCleanTask+0x10c>
 800fd88:	2301      	movs	r3, #1
 800fd8a:	e000      	b.n	800fd8e <StartCleanTask+0x10e>
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d047      	beq.n	800fe22 <StartCleanTask+0x1a2>
			if(SystemConfig.VolumeAverage+10000>LoadCellInstance.VolumeValue){
 800fd92:	4b56      	ldr	r3, [pc, #344]	@ (800feec <StartCleanTask+0x26c>)
 800fd94:	699b      	ldr	r3, [r3, #24]
 800fd96:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800fd9a:	3310      	adds	r3, #16
 800fd9c:	ee07 3a90 	vmov	s15, r3
 800fda0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800fda4:	4b4d      	ldr	r3, [pc, #308]	@ (800fedc <StartCleanTask+0x25c>)
 800fda6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800fdaa:	edd3 7a04 	vldr	s15, [r3, #16]
 800fdae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fdb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdb6:	bfcc      	ite	gt
 800fdb8:	2301      	movgt	r3, #1
 800fdba:	2300      	movle	r3, #0
 800fdbc:	b2db      	uxtb	r3, r3
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d002      	beq.n	800fdc8 <StartCleanTask+0x148>
				clearedCount++;
 800fdc2:	8afb      	ldrh	r3, [r7, #22]
 800fdc4:	3301      	adds	r3, #1
 800fdc6:	82fb      	strh	r3, [r7, #22]
			}
			if(clearedCount>5){
 800fdc8:	8afb      	ldrh	r3, [r7, #22]
 800fdca:	2b05      	cmp	r3, #5
 800fdcc:	d974      	bls.n	800feb8 <StartCleanTask+0x238>
				if(type==0){
 800fdce:	7bfb      	ldrb	r3, [r7, #15]
 800fdd0:	b2db      	uxtb	r3, r3
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	bf0c      	ite	eq
 800fdd6:	2301      	moveq	r3, #1
 800fdd8:	2300      	movne	r3, #0
 800fdda:	b2db      	uxtb	r3, r3
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d014      	beq.n	800fe0a <StartCleanTask+0x18a>
					CommunicationInstance.ToggleValve(true);
 800fde0:	2101      	movs	r1, #1
 800fde2:	483f      	ldr	r0, [pc, #252]	@ (800fee0 <StartCleanTask+0x260>)
 800fde4:	f7fb f806 	bl	800adf4 <_ZN13Communication11ToggleValveEb>
					if(SystemConfig.IsInternalClean){
 800fde8:	4b40      	ldr	r3, [pc, #256]	@ (800feec <StartCleanTask+0x26c>)
 800fdea:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d005      	beq.n	800fdfe <StartCleanTask+0x17e>
						HAL_Delay(SystemConfig.CleanTime);
 800fdf2:	4b3e      	ldr	r3, [pc, #248]	@ (800feec <StartCleanTask+0x26c>)
 800fdf4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	f7f1 ff46 	bl	8001c88 <HAL_Delay>
 800fdfc:	e009      	b.n	800fe12 <StartCleanTask+0x192>
					}
					else{
						vTaskDelay( SystemConfig.CleanTime );
 800fdfe:	4b3b      	ldr	r3, [pc, #236]	@ (800feec <StartCleanTask+0x26c>)
 800fe00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fe02:	4618      	mov	r0, r3
 800fe04:	f7f8 fae2 	bl	80083cc <vTaskDelay>
 800fe08:	e003      	b.n	800fe12 <StartCleanTask+0x192>
					}
				}else{
					CommunicationInstance.TogglePump(false);
 800fe0a:	2100      	movs	r1, #0
 800fe0c:	4834      	ldr	r0, [pc, #208]	@ (800fee0 <StartCleanTask+0x260>)
 800fe0e:	f7fa ffb7 	bl	800ad80 <_ZN13Communication10TogglePumpEb>
				}
				type++;
 800fe12:	7bfb      	ldrb	r3, [r7, #15]
 800fe14:	b2db      	uxtb	r3, r3
 800fe16:	3301      	adds	r3, #1
 800fe18:	b2db      	uxtb	r3, r3
 800fe1a:	73fb      	strb	r3, [r7, #15]
				clearedCount=0;
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	82fb      	strh	r3, [r7, #22]
 800fe20:	e04a      	b.n	800feb8 <StartCleanTask+0x238>
			}
		}
		else if(type==1){
 800fe22:	7bfb      	ldrb	r3, [r7, #15]
 800fe24:	b2db      	uxtb	r3, r3
 800fe26:	2b01      	cmp	r3, #1
 800fe28:	bf0c      	ite	eq
 800fe2a:	2301      	moveq	r3, #1
 800fe2c:	2300      	movne	r3, #0
 800fe2e:	b2db      	uxtb	r3, r3
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d01d      	beq.n	800fe70 <StartCleanTask+0x1f0>
			CommunicationInstance.ToggleValve(false);
 800fe34:	2100      	movs	r1, #0
 800fe36:	482a      	ldr	r0, [pc, #168]	@ (800fee0 <StartCleanTask+0x260>)
 800fe38:	f7fa ffdc 	bl	800adf4 <_ZN13Communication11ToggleValveEb>
			CommunicationInstance.TogglePump(true);
 800fe3c:	2101      	movs	r1, #1
 800fe3e:	4828      	ldr	r0, [pc, #160]	@ (800fee0 <StartCleanTask+0x260>)
 800fe40:	f7fa ff9e 	bl	800ad80 <_ZN13Communication10TogglePumpEb>
			if(ThreadStorage.PumpMaxRunThreadId!=NULL&&ThreadStorage.PumpMaxRunThreadId!=0x00){
 800fe44:	4b27      	ldr	r3, [pc, #156]	@ (800fee4 <StartCleanTask+0x264>)
 800fe46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d00b      	beq.n	800fe64 <StartCleanTask+0x1e4>
 800fe4c:	4b25      	ldr	r3, [pc, #148]	@ (800fee4 <StartCleanTask+0x264>)
 800fe4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d007      	beq.n	800fe64 <StartCleanTask+0x1e4>
				osThreadTerminate(ThreadStorage.PumpMaxRunThreadId);
 800fe54:	4b23      	ldr	r3, [pc, #140]	@ (800fee4 <StartCleanTask+0x264>)
 800fe56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe58:	4618      	mov	r0, r3
 800fe5a:	f7f6 fdbd 	bl	80069d8 <osThreadTerminate>
				ThreadStorage.PumpMaxRunThreadId=NULL;
 800fe5e:	4b21      	ldr	r3, [pc, #132]	@ (800fee4 <StartCleanTask+0x264>)
 800fe60:	2200      	movs	r2, #0
 800fe62:	671a      	str	r2, [r3, #112]	@ 0x70
			}
			type++;
 800fe64:	7bfb      	ldrb	r3, [r7, #15]
 800fe66:	b2db      	uxtb	r3, r3
 800fe68:	3301      	adds	r3, #1
 800fe6a:	b2db      	uxtb	r3, r3
 800fe6c:	73fb      	strb	r3, [r7, #15]
 800fe6e:	e023      	b.n	800feb8 <StartCleanTask+0x238>
		}
		else if(type==3){
 800fe70:	7bfb      	ldrb	r3, [r7, #15]
 800fe72:	b2db      	uxtb	r3, r3
 800fe74:	2b03      	cmp	r3, #3
 800fe76:	bf0c      	ite	eq
 800fe78:	2301      	moveq	r3, #1
 800fe7a:	2300      	movne	r3, #0
 800fe7c:	b2db      	uxtb	r3, r3
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d01a      	beq.n	800feb8 <StartCleanTask+0x238>
			SuccessResult();
 800fe82:	f7fe fbab 	bl	800e5dc <SuccessResult>
			SystemConfig.systemMode=SystemModes::EmptyMode;
 800fe86:	4b19      	ldr	r3, [pc, #100]	@ (800feec <StartCleanTask+0x26c>)
 800fe88:	2200      	movs	r2, #0
 800fe8a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
			if(ThreadStorage.CleanThreadId!=0x00&&ThreadStorage.CleanThreadId!=NULL){
 800fe8e:	4b15      	ldr	r3, [pc, #84]	@ (800fee4 <StartCleanTask+0x264>)
 800fe90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d01c      	beq.n	800fed2 <StartCleanTask+0x252>
 800fe98:	4b12      	ldr	r3, [pc, #72]	@ (800fee4 <StartCleanTask+0x264>)
 800fe9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d017      	beq.n	800fed2 <StartCleanTask+0x252>
				osThreadTerminate(ThreadStorage.CleanThreadId);
 800fea2:	4b10      	ldr	r3, [pc, #64]	@ (800fee4 <StartCleanTask+0x264>)
 800fea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fea8:	4618      	mov	r0, r3
 800feaa:	f7f6 fd95 	bl	80069d8 <osThreadTerminate>
				ThreadStorage.CleanThreadId=NULL;
 800feae:	4b0d      	ldr	r3, [pc, #52]	@ (800fee4 <StartCleanTask+0x264>)
 800feb0:	2200      	movs	r2, #0
 800feb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
			}
			break;
 800feb6:	e00c      	b.n	800fed2 <StartCleanTask+0x252>
		}
		if(SystemConfig.IsInternalClean){
 800feb8:	4b0c      	ldr	r3, [pc, #48]	@ (800feec <StartCleanTask+0x26c>)
 800feba:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d003      	beq.n	800feca <StartCleanTask+0x24a>
			HAL_Delay(xDelay);
 800fec2:	2064      	movs	r0, #100	@ 0x64
 800fec4:	f7f1 fee0 	bl	8001c88 <HAL_Delay>
 800fec8:	e6fb      	b.n	800fcc2 <StartCleanTask+0x42>
		}
		else{
			vTaskDelay( xDelay );
 800feca:	2064      	movs	r0, #100	@ 0x64
 800fecc:	f7f8 fa7e 	bl	80083cc <vTaskDelay>
		LoadCellInstance.ReadVolumeAndFlow();
 800fed0:	e6f7      	b.n	800fcc2 <StartCleanTask+0x42>
			break;
 800fed2:	bf00      	nop
		}
	}
}
 800fed4:	bf00      	nop
 800fed6:	3718      	adds	r7, #24
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}
 800fedc:	20007044 	.word	0x20007044
 800fee0:	2000907c 	.word	0x2000907c
 800fee4:	200090b8 	.word	0x200090b8
 800fee8:	20009320 	.word	0x20009320
 800feec:	200092a8 	.word	0x200092a8

0800fef0 <StartSafeModeTask>:
void StartSafeModeTask(void *argument){
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b086      	sub	sp, #24
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]

	const TickType_t xDelay = 1000 / portTICK_PERIOD_MS;
 800fef8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800fefc:	613b      	str	r3, [r7, #16]
	const TickType_t xDelay2 = 100 / portTICK_PERIOD_MS;
 800fefe:	2364      	movs	r3, #100	@ 0x64
 800ff00:	60fb      	str	r3, [r7, #12]
	uint8_t type=0;
 800ff02:	2300      	movs	r3, #0
 800ff04:	75fb      	strb	r3, [r7, #23]
	uint8_t clearedCount=0;
 800ff06:	2300      	movs	r3, #0
 800ff08:	75bb      	strb	r3, [r7, #22]
	for(;;)
	{
		LoadCellInstance.ReadVolumeAndFlow();
 800ff0a:	4837      	ldr	r0, [pc, #220]	@ (800ffe8 <StartSafeModeTask+0xf8>)
 800ff0c:	f7fd fa4e 	bl	800d3ac <_ZN8LoadCell17ReadVolumeAndFlowEv>
		if(type==0){
 800ff10:	7dfb      	ldrb	r3, [r7, #23]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d12b      	bne.n	800ff6e <StartSafeModeTask+0x7e>
			if(SystemConfig.VolumeAverage+5000<LoadCellInstance.VolumeValue){
 800ff16:	4b35      	ldr	r3, [pc, #212]	@ (800ffec <StartSafeModeTask+0xfc>)
 800ff18:	699b      	ldr	r3, [r3, #24]
 800ff1a:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800ff1e:	3308      	adds	r3, #8
 800ff20:	ee07 3a90 	vmov	s15, r3
 800ff24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ff28:	4b2f      	ldr	r3, [pc, #188]	@ (800ffe8 <StartSafeModeTask+0xf8>)
 800ff2a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ff2e:	edd3 7a04 	vldr	s15, [r3, #16]
 800ff32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ff36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff3a:	bf4c      	ite	mi
 800ff3c:	2301      	movmi	r3, #1
 800ff3e:	2300      	movpl	r3, #0
 800ff40:	b2db      	uxtb	r3, r3
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d00e      	beq.n	800ff64 <StartSafeModeTask+0x74>
				CommunicationInstance.TogglePump(true);
 800ff46:	2101      	movs	r1, #1
 800ff48:	4829      	ldr	r0, [pc, #164]	@ (800fff0 <StartSafeModeTask+0x100>)
 800ff4a:	f7fa ff19 	bl	800ad80 <_ZN13Communication10TogglePumpEb>
				osThreadTerminate(ThreadStorage.PumpMaxRunThreadId);
 800ff4e:	4b29      	ldr	r3, [pc, #164]	@ (800fff4 <StartSafeModeTask+0x104>)
 800ff50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ff52:	4618      	mov	r0, r3
 800ff54:	f7f6 fd40 	bl	80069d8 <osThreadTerminate>
				ThreadStorage.PumpMaxRunThreadId=NULL;
 800ff58:	4b26      	ldr	r3, [pc, #152]	@ (800fff4 <StartSafeModeTask+0x104>)
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	671a      	str	r2, [r3, #112]	@ 0x70
				type++;
 800ff5e:	7dfb      	ldrb	r3, [r7, #23]
 800ff60:	3301      	adds	r3, #1
 800ff62:	75fb      	strb	r3, [r7, #23]
			}
			vTaskDelay( xDelay );
 800ff64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800ff68:	f7f8 fa30 	bl	80083cc <vTaskDelay>
 800ff6c:	e7cd      	b.n	800ff0a <StartSafeModeTask+0x1a>
		}
		else if(type==1){
 800ff6e:	7dfb      	ldrb	r3, [r7, #23]
 800ff70:	2b01      	cmp	r3, #1
 800ff72:	d1ca      	bne.n	800ff0a <StartSafeModeTask+0x1a>
			if(SystemConfig.VolumeAverage>LoadCellInstance.VolumeValue|| SystemConfig.VolumeAverage+5000>=LoadCellInstance.VolumeValue){
 800ff74:	4b1d      	ldr	r3, [pc, #116]	@ (800ffec <StartSafeModeTask+0xfc>)
 800ff76:	699b      	ldr	r3, [r3, #24]
 800ff78:	ee07 3a90 	vmov	s15, r3
 800ff7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ff80:	4b19      	ldr	r3, [pc, #100]	@ (800ffe8 <StartSafeModeTask+0xf8>)
 800ff82:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ff86:	edd3 7a04 	vldr	s15, [r3, #16]
 800ff8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ff8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff92:	dc12      	bgt.n	800ffba <StartSafeModeTask+0xca>
 800ff94:	4b15      	ldr	r3, [pc, #84]	@ (800ffec <StartSafeModeTask+0xfc>)
 800ff96:	699b      	ldr	r3, [r3, #24]
 800ff98:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800ff9c:	3308      	adds	r3, #8
 800ff9e:	ee07 3a90 	vmov	s15, r3
 800ffa2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ffa6:	4b10      	ldr	r3, [pc, #64]	@ (800ffe8 <StartSafeModeTask+0xf8>)
 800ffa8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ffac:	edd3 7a04 	vldr	s15, [r3, #16]
 800ffb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ffb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffb8:	db01      	blt.n	800ffbe <StartSafeModeTask+0xce>
 800ffba:	2301      	movs	r3, #1
 800ffbc:	e000      	b.n	800ffc0 <StartSafeModeTask+0xd0>
 800ffbe:	2300      	movs	r3, #0
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d002      	beq.n	800ffca <StartSafeModeTask+0xda>
				clearedCount++;
 800ffc4:	7dbb      	ldrb	r3, [r7, #22]
 800ffc6:	3301      	adds	r3, #1
 800ffc8:	75bb      	strb	r3, [r7, #22]
			}
			if(clearedCount>3){
 800ffca:	7dbb      	ldrb	r3, [r7, #22]
 800ffcc:	2b03      	cmp	r3, #3
 800ffce:	d907      	bls.n	800ffe0 <StartSafeModeTask+0xf0>
				CommunicationInstance.TogglePump(false);
 800ffd0:	2100      	movs	r1, #0
 800ffd2:	4807      	ldr	r0, [pc, #28]	@ (800fff0 <StartSafeModeTask+0x100>)
 800ffd4:	f7fa fed4 	bl	800ad80 <_ZN13Communication10TogglePumpEb>
				type=0;
 800ffd8:	2300      	movs	r3, #0
 800ffda:	75fb      	strb	r3, [r7, #23]
				clearedCount=0;
 800ffdc:	2300      	movs	r3, #0
 800ffde:	75bb      	strb	r3, [r7, #22]
			}
			vTaskDelay( xDelay2 );
 800ffe0:	2064      	movs	r0, #100	@ 0x64
 800ffe2:	f7f8 f9f3 	bl	80083cc <vTaskDelay>
		LoadCellInstance.ReadVolumeAndFlow();
 800ffe6:	e790      	b.n	800ff0a <StartSafeModeTask+0x1a>
 800ffe8:	20007044 	.word	0x20007044
 800ffec:	200092a8 	.word	0x200092a8
 800fff0:	2000907c 	.word	0x2000907c
 800fff4:	200090b8 	.word	0x200090b8

0800fff8 <FixVolume>:
		}
	}
}
void FixVolume(void){
 800fff8:	b580      	push	{r7, lr}
 800fffa:	b082      	sub	sp, #8
 800fffc:	af00      	add	r7, sp, #0
	ClearLoadcellParams();
 800fffe:	f000 f847 	bl	8010090 <ClearLoadcellParams>
	uint8_t i=0;
 8010002:	2300      	movs	r3, #0
 8010004:	71fb      	strb	r3, [r7, #7]
	float32_t maxReaded=0;
 8010006:	f04f 0300 	mov.w	r3, #0
 801000a:	603b      	str	r3, [r7, #0]
	while(i<10){
 801000c:	e01f      	b.n	801004e <FixVolume+0x56>
		HAL_Delay(10);
 801000e:	200a      	movs	r0, #10
 8010010:	f7f1 fe3a 	bl	8001c88 <HAL_Delay>
		LoadCellInstance.ReadVolume(false);
 8010014:	2100      	movs	r1, #0
 8010016:	481c      	ldr	r0, [pc, #112]	@ (8010088 <FixVolume+0x90>)
 8010018:	f7fd fad2 	bl	800d5c0 <_ZN8LoadCell10ReadVolumeEb>
		if(LoadCellInstance.LastReadVolumeValue>maxReaded){
 801001c:	4b1a      	ldr	r3, [pc, #104]	@ (8010088 <FixVolume+0x90>)
 801001e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010022:	edd3 7a08 	vldr	s15, [r3, #32]
 8010026:	ed97 7a00 	vldr	s14, [r7]
 801002a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801002e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010032:	bf4c      	ite	mi
 8010034:	2301      	movmi	r3, #1
 8010036:	2300      	movpl	r3, #0
 8010038:	b2db      	uxtb	r3, r3
 801003a:	2b00      	cmp	r3, #0
 801003c:	d004      	beq.n	8010048 <FixVolume+0x50>
			maxReaded=LoadCellInstance.LastReadVolumeValue;
 801003e:	4b12      	ldr	r3, [pc, #72]	@ (8010088 <FixVolume+0x90>)
 8010040:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010044:	6a1b      	ldr	r3, [r3, #32]
 8010046:	603b      	str	r3, [r7, #0]
		}
		i++;
 8010048:	79fb      	ldrb	r3, [r7, #7]
 801004a:	3301      	adds	r3, #1
 801004c:	71fb      	strb	r3, [r7, #7]
	while(i<10){
 801004e:	79fb      	ldrb	r3, [r7, #7]
 8010050:	2b09      	cmp	r3, #9
 8010052:	d9dc      	bls.n	801000e <FixVolume+0x16>
	}
	if(maxReaded>SystemConfig.VolumeAverage){
 8010054:	4b0d      	ldr	r3, [pc, #52]	@ (801008c <FixVolume+0x94>)
 8010056:	699b      	ldr	r3, [r3, #24]
 8010058:	ee07 3a90 	vmov	s15, r3
 801005c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010060:	ed97 7a00 	vldr	s14, [r7]
 8010064:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801006c:	dc00      	bgt.n	8010070 <FixVolume+0x78>
		SystemConfig.VolumeAverage=maxReaded;
	}
}
 801006e:	e007      	b.n	8010080 <FixVolume+0x88>
		SystemConfig.VolumeAverage=maxReaded;
 8010070:	edd7 7a00 	vldr	s15, [r7]
 8010074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010078:	ee17 2a90 	vmov	r2, s15
 801007c:	4b03      	ldr	r3, [pc, #12]	@ (801008c <FixVolume+0x94>)
 801007e:	619a      	str	r2, [r3, #24]
}
 8010080:	bf00      	nop
 8010082:	3708      	adds	r7, #8
 8010084:	46bd      	mov	sp, r7
 8010086:	bd80      	pop	{r7, pc}
 8010088:	20007044 	.word	0x20007044
 801008c:	200092a8 	.word	0x200092a8

08010090 <ClearLoadcellParams>:
void ClearLoadcellParams(){
 8010090:	b580      	push	{r7, lr}
 8010092:	af00      	add	r7, sp, #0
	LoadCellInstance.LastFlowValue=0;
 8010094:	4b09      	ldr	r3, [pc, #36]	@ (80100bc <ClearLoadcellParams+0x2c>)
 8010096:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801009a:	461a      	mov	r2, r3
 801009c:	f04f 0300 	mov.w	r3, #0
 80100a0:	6253      	str	r3, [r2, #36]	@ 0x24
	LoadCellInstance.LastVolumeValue=0;
 80100a2:	4b06      	ldr	r3, [pc, #24]	@ (80100bc <ClearLoadcellParams+0x2c>)
 80100a4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80100a8:	461a      	mov	r2, r3
 80100aa:	f04f 0300 	mov.w	r3, #0
 80100ae:	6293      	str	r3, [r2, #40]	@ 0x28
	LoadCellInstance.ClearParams();
 80100b0:	4802      	ldr	r0, [pc, #8]	@ (80100bc <ClearLoadcellParams+0x2c>)
 80100b2:	f7fd fe4f 	bl	800dd54 <_ZN8LoadCell11ClearParamsEv>
}
 80100b6:	bf00      	nop
 80100b8:	bd80      	pop	{r7, pc}
 80100ba:	bf00      	nop
 80100bc:	20007044 	.word	0x20007044

080100c0 <HasCalibration>:
FlashManager GetFlashManager(){
	return FlashManagerInstance;
}
uint8_t HasCalibration(void){
 80100c0:	b480      	push	{r7}
 80100c2:	af00      	add	r7, sp, #0

	if(SystemConfig.FlowRate<2 || SystemConfig.VolumeRate<2){
 80100c4:	4b0d      	ldr	r3, [pc, #52]	@ (80100fc <HasCalibration+0x3c>)
 80100c6:	edd3 7a08 	vldr	s15, [r3, #32]
 80100ca:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80100ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80100d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100d6:	d409      	bmi.n	80100ec <HasCalibration+0x2c>
 80100d8:	4b08      	ldr	r3, [pc, #32]	@ (80100fc <HasCalibration+0x3c>)
 80100da:	edd3 7a07 	vldr	s15, [r3, #28]
 80100de:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80100e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80100e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ea:	d501      	bpl.n	80100f0 <HasCalibration+0x30>
		return 0;
 80100ec:	2300      	movs	r3, #0
 80100ee:	e000      	b.n	80100f2 <HasCalibration+0x32>
	}
	return 1;
 80100f0:	2301      	movs	r3, #1
}
 80100f2:	4618      	mov	r0, r3
 80100f4:	46bd      	mov	sp, r7
 80100f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100fa:	4770      	bx	lr
 80100fc:	200092a8 	.word	0x200092a8

08010100 <HasLoadcell>:
uint8_t HasLoadcell(void){
 8010100:	b580      	push	{r7, lr}
 8010102:	af00      	add	r7, sp, #0

	LoadCellInstance.ReadVolumeAndFlow();
 8010104:	480c      	ldr	r0, [pc, #48]	@ (8010138 <HasLoadcell+0x38>)
 8010106:	f7fd f951 	bl	800d3ac <_ZN8LoadCell17ReadVolumeAndFlowEv>
	if(LoadCellInstance.VolumeValue==1310680){
 801010a:	4b0b      	ldr	r3, [pc, #44]	@ (8010138 <HasLoadcell+0x38>)
 801010c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8010110:	edd3 7a04 	vldr	s15, [r3, #16]
 8010114:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 801013c <HasLoadcell+0x3c>
 8010118:	eef4 7a47 	vcmp.f32	s15, s14
 801011c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010120:	bf0c      	ite	eq
 8010122:	2301      	moveq	r3, #1
 8010124:	2300      	movne	r3, #0
 8010126:	b2db      	uxtb	r3, r3
 8010128:	2b00      	cmp	r3, #0
 801012a:	d001      	beq.n	8010130 <HasLoadcell+0x30>
		return 0;
 801012c:	2300      	movs	r3, #0
 801012e:	e000      	b.n	8010132 <HasLoadcell+0x32>
	}
	return 1;
 8010130:	2301      	movs	r3, #1
}
 8010132:	4618      	mov	r0, r3
 8010134:	bd80      	pop	{r7, pc}
 8010136:	bf00      	nop
 8010138:	20007044 	.word	0x20007044
 801013c:	499ffec0 	.word	0x499ffec0

08010140 <HasFirstEmg>:
uint8_t HasFirstEmg(void){
 8010140:	b580      	push	{r7, lr}
 8010142:	af00      	add	r7, sp, #0

	EmgInstance.FirstEmgRead(false);
 8010144:	2100      	movs	r1, #0
 8010146:	4809      	ldr	r0, [pc, #36]	@ (801016c <HasFirstEmg+0x2c>)
 8010148:	f7fb f8d2 	bl	800b2f0 <_ZN3Emg12FirstEmgReadEb>
	if(EmgInstance.NonFilterFirstEmg==65535||EmgInstance.NonFilterFirstEmg==0){
 801014c:	4b07      	ldr	r3, [pc, #28]	@ (801016c <HasFirstEmg+0x2c>)
 801014e:	6a1b      	ldr	r3, [r3, #32]
 8010150:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010154:	4293      	cmp	r3, r2
 8010156:	d003      	beq.n	8010160 <HasFirstEmg+0x20>
 8010158:	4b04      	ldr	r3, [pc, #16]	@ (801016c <HasFirstEmg+0x2c>)
 801015a:	6a1b      	ldr	r3, [r3, #32]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d101      	bne.n	8010164 <HasFirstEmg+0x24>
		return 0;
 8010160:	2300      	movs	r3, #0
 8010162:	e000      	b.n	8010166 <HasFirstEmg+0x26>
	}
	return 1;
 8010164:	2301      	movs	r3, #1
}
 8010166:	4618      	mov	r0, r3
 8010168:	bd80      	pop	{r7, pc}
 801016a:	bf00      	nop
 801016c:	20005000 	.word	0x20005000

08010170 <HasSecondEmg>:
uint8_t HasSecondEmg(void){
 8010170:	b580      	push	{r7, lr}
 8010172:	af00      	add	r7, sp, #0

	EmgInstance.SecondEmgRead(false);
 8010174:	2100      	movs	r1, #0
 8010176:	4809      	ldr	r0, [pc, #36]	@ (801019c <HasSecondEmg+0x2c>)
 8010178:	f7fb f932 	bl	800b3e0 <_ZN3Emg13SecondEmgReadEb>
	if(EmgInstance.NonFilterSecondEmg==65535||EmgInstance.NonFilterSecondEmg==0){
 801017c:	4b07      	ldr	r3, [pc, #28]	@ (801019c <HasSecondEmg+0x2c>)
 801017e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010180:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010184:	4293      	cmp	r3, r2
 8010186:	d003      	beq.n	8010190 <HasSecondEmg+0x20>
 8010188:	4b04      	ldr	r3, [pc, #16]	@ (801019c <HasSecondEmg+0x2c>)
 801018a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801018c:	2b00      	cmp	r3, #0
 801018e:	d101      	bne.n	8010194 <HasSecondEmg+0x24>
		return 0;
 8010190:	2300      	movs	r3, #0
 8010192:	e000      	b.n	8010196 <HasSecondEmg+0x26>
	}
	return 1;
 8010194:	2301      	movs	r3, #1
}
 8010196:	4618      	mov	r0, r3
 8010198:	bd80      	pop	{r7, pc}
 801019a:	bf00      	nop
 801019c:	20005000 	.word	0x20005000

080101a0 <_Z41__static_initialization_and_destruction_0ii>:
 80101a0:	b580      	push	{r7, lr}
 80101a2:	b082      	sub	sp, #8
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
 80101a8:	6039      	str	r1, [r7, #0]
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	2b01      	cmp	r3, #1
 80101ae:	d113      	bne.n	80101d8 <_Z41__static_initialization_and_destruction_0ii+0x38>
 80101b0:	683b      	ldr	r3, [r7, #0]
 80101b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80101b6:	4293      	cmp	r3, r2
 80101b8:	d10e      	bne.n	80101d8 <_Z41__static_initialization_and_destruction_0ii+0x38>
Emg EmgInstance;
 80101ba:	4813      	ldr	r0, [pc, #76]	@ (8010208 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80101bc:	f7fb f852 	bl	800b264 <_ZN3EmgC1Ev>
LoadCell LoadCellInstance;
 80101c0:	4812      	ldr	r0, [pc, #72]	@ (801020c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80101c2:	f7fd f8a1 	bl	800d308 <_ZN8LoadCellC1Ev>
Communication CommunicationInstance;
 80101c6:	4812      	ldr	r0, [pc, #72]	@ (8010210 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80101c8:	f7f9 ff66 	bl	800a098 <_ZN13CommunicationC1Ev>
FlashManager FlashManagerInstance;
 80101cc:	4811      	ldr	r0, [pc, #68]	@ (8010214 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80101ce:	f7fb fc55 	bl	800ba7c <_ZN12FlashManagerC1Ev>
SystemConfigStruct SystemConfig;
 80101d2:	4811      	ldr	r0, [pc, #68]	@ (8010218 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80101d4:	f7fd fef4 	bl	800dfc0 <_ZN18SystemConfigStructC1Ev>
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d110      	bne.n	8010200 <_Z41__static_initialization_and_destruction_0ii+0x60>
 80101de:	683b      	ldr	r3, [r7, #0]
 80101e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80101e4:	4293      	cmp	r3, r2
 80101e6:	d10b      	bne.n	8010200 <_Z41__static_initialization_and_destruction_0ii+0x60>
FlashManager FlashManagerInstance;
 80101e8:	480a      	ldr	r0, [pc, #40]	@ (8010214 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80101ea:	f7fb fc97 	bl	800bb1c <_ZN12FlashManagerD1Ev>
Communication CommunicationInstance;
 80101ee:	4808      	ldr	r0, [pc, #32]	@ (8010210 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80101f0:	f7f9 ff6a 	bl	800a0c8 <_ZN13CommunicationD1Ev>
LoadCell LoadCellInstance;
 80101f4:	4805      	ldr	r0, [pc, #20]	@ (801020c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80101f6:	f7fd f897 	bl	800d328 <_ZN8LoadCellD1Ev>
Emg EmgInstance;
 80101fa:	4803      	ldr	r0, [pc, #12]	@ (8010208 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80101fc:	f7fb f856 	bl	800b2ac <_ZN3EmgD1Ev>
}
 8010200:	bf00      	nop
 8010202:	3708      	adds	r7, #8
 8010204:	46bd      	mov	sp, r7
 8010206:	bd80      	pop	{r7, pc}
 8010208:	20005000 	.word	0x20005000
 801020c:	20007044 	.word	0x20007044
 8010210:	2000907c 	.word	0x2000907c
 8010214:	2000909c 	.word	0x2000909c
 8010218:	200092a8 	.word	0x200092a8

0801021c <_GLOBAL__sub_I_sendCounter>:
 801021c:	b580      	push	{r7, lr}
 801021e:	af00      	add	r7, sp, #0
 8010220:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8010224:	2001      	movs	r0, #1
 8010226:	f7ff ffbb 	bl	80101a0 <_Z41__static_initialization_and_destruction_0ii>
 801022a:	bd80      	pop	{r7, pc}

0801022c <_GLOBAL__sub_D_sendCounter>:
 801022c:	b580      	push	{r7, lr}
 801022e:	af00      	add	r7, sp, #0
 8010230:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8010234:	2000      	movs	r0, #0
 8010236:	f7ff ffb3 	bl	80101a0 <_Z41__static_initialization_and_destruction_0ii>
 801023a:	bd80      	pop	{r7, pc}

0801023c <_ZdlPvj>:
 801023c:	f000 b800 	b.w	8010240 <_ZdlPv>

08010240 <_ZdlPv>:
 8010240:	f000 b88e 	b.w	8010360 <free>

08010244 <ceilf>:
 8010244:	ee10 3a10 	vmov	r3, s0
 8010248:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801024c:	3a7f      	subs	r2, #127	@ 0x7f
 801024e:	2a16      	cmp	r2, #22
 8010250:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010254:	dc2a      	bgt.n	80102ac <ceilf+0x68>
 8010256:	2a00      	cmp	r2, #0
 8010258:	da11      	bge.n	801027e <ceilf+0x3a>
 801025a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80102c0 <ceilf+0x7c>
 801025e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010262:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801026a:	dd05      	ble.n	8010278 <ceilf+0x34>
 801026c:	2b00      	cmp	r3, #0
 801026e:	db23      	blt.n	80102b8 <ceilf+0x74>
 8010270:	2900      	cmp	r1, #0
 8010272:	bf18      	it	ne
 8010274:	f04f 537e 	movne.w	r3, #1065353216	@ 0x3f800000
 8010278:	ee00 3a10 	vmov	s0, r3
 801027c:	4770      	bx	lr
 801027e:	4911      	ldr	r1, [pc, #68]	@ (80102c4 <ceilf+0x80>)
 8010280:	4111      	asrs	r1, r2
 8010282:	420b      	tst	r3, r1
 8010284:	d0fa      	beq.n	801027c <ceilf+0x38>
 8010286:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80102c0 <ceilf+0x7c>
 801028a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801028e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010296:	ddef      	ble.n	8010278 <ceilf+0x34>
 8010298:	2b00      	cmp	r3, #0
 801029a:	bfc2      	ittt	gt
 801029c:	f44f 0000 	movgt.w	r0, #8388608	@ 0x800000
 80102a0:	fa40 f202 	asrgt.w	r2, r0, r2
 80102a4:	189b      	addgt	r3, r3, r2
 80102a6:	ea23 0301 	bic.w	r3, r3, r1
 80102aa:	e7e5      	b.n	8010278 <ceilf+0x34>
 80102ac:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80102b0:	d3e4      	bcc.n	801027c <ceilf+0x38>
 80102b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80102b6:	4770      	bx	lr
 80102b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80102bc:	e7dc      	b.n	8010278 <ceilf+0x34>
 80102be:	bf00      	nop
 80102c0:	7149f2ca 	.word	0x7149f2ca
 80102c4:	007fffff 	.word	0x007fffff

080102c8 <floorf>:
 80102c8:	ee10 3a10 	vmov	r3, s0
 80102cc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80102d0:	3a7f      	subs	r2, #127	@ 0x7f
 80102d2:	2a16      	cmp	r2, #22
 80102d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80102d8:	dc2b      	bgt.n	8010332 <floorf+0x6a>
 80102da:	2a00      	cmp	r2, #0
 80102dc:	da12      	bge.n	8010304 <floorf+0x3c>
 80102de:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010344 <floorf+0x7c>
 80102e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80102e6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80102ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ee:	dd06      	ble.n	80102fe <floorf+0x36>
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	da24      	bge.n	801033e <floorf+0x76>
 80102f4:	2900      	cmp	r1, #0
 80102f6:	4b14      	ldr	r3, [pc, #80]	@ (8010348 <floorf+0x80>)
 80102f8:	bf08      	it	eq
 80102fa:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80102fe:	ee00 3a10 	vmov	s0, r3
 8010302:	4770      	bx	lr
 8010304:	4911      	ldr	r1, [pc, #68]	@ (801034c <floorf+0x84>)
 8010306:	4111      	asrs	r1, r2
 8010308:	420b      	tst	r3, r1
 801030a:	d0fa      	beq.n	8010302 <floorf+0x3a>
 801030c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8010344 <floorf+0x7c>
 8010310:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010314:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801031c:	ddef      	ble.n	80102fe <floorf+0x36>
 801031e:	2b00      	cmp	r3, #0
 8010320:	bfbe      	ittt	lt
 8010322:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8010326:	fa40 f202 	asrlt.w	r2, r0, r2
 801032a:	189b      	addlt	r3, r3, r2
 801032c:	ea23 0301 	bic.w	r3, r3, r1
 8010330:	e7e5      	b.n	80102fe <floorf+0x36>
 8010332:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010336:	d3e4      	bcc.n	8010302 <floorf+0x3a>
 8010338:	ee30 0a00 	vadd.f32	s0, s0, s0
 801033c:	4770      	bx	lr
 801033e:	2300      	movs	r3, #0
 8010340:	e7dd      	b.n	80102fe <floorf+0x36>
 8010342:	bf00      	nop
 8010344:	7149f2ca 	.word	0x7149f2ca
 8010348:	bf800000 	.word	0xbf800000
 801034c:	007fffff 	.word	0x007fffff

08010350 <malloc>:
 8010350:	4b02      	ldr	r3, [pc, #8]	@ (801035c <malloc+0xc>)
 8010352:	4601      	mov	r1, r0
 8010354:	6818      	ldr	r0, [r3, #0]
 8010356:	f000 b82d 	b.w	80103b4 <_malloc_r>
 801035a:	bf00      	nop
 801035c:	2000005c 	.word	0x2000005c

08010360 <free>:
 8010360:	4b02      	ldr	r3, [pc, #8]	@ (801036c <free+0xc>)
 8010362:	4601      	mov	r1, r0
 8010364:	6818      	ldr	r0, [r3, #0]
 8010366:	f000 baad 	b.w	80108c4 <_free_r>
 801036a:	bf00      	nop
 801036c:	2000005c 	.word	0x2000005c

08010370 <sbrk_aligned>:
 8010370:	b570      	push	{r4, r5, r6, lr}
 8010372:	4e0f      	ldr	r6, [pc, #60]	@ (80103b0 <sbrk_aligned+0x40>)
 8010374:	460c      	mov	r4, r1
 8010376:	6831      	ldr	r1, [r6, #0]
 8010378:	4605      	mov	r5, r0
 801037a:	b911      	cbnz	r1, 8010382 <sbrk_aligned+0x12>
 801037c:	f000 fa26 	bl	80107cc <_sbrk_r>
 8010380:	6030      	str	r0, [r6, #0]
 8010382:	4621      	mov	r1, r4
 8010384:	4628      	mov	r0, r5
 8010386:	f000 fa21 	bl	80107cc <_sbrk_r>
 801038a:	1c43      	adds	r3, r0, #1
 801038c:	d103      	bne.n	8010396 <sbrk_aligned+0x26>
 801038e:	f04f 34ff 	mov.w	r4, #4294967295
 8010392:	4620      	mov	r0, r4
 8010394:	bd70      	pop	{r4, r5, r6, pc}
 8010396:	1cc4      	adds	r4, r0, #3
 8010398:	f024 0403 	bic.w	r4, r4, #3
 801039c:	42a0      	cmp	r0, r4
 801039e:	d0f8      	beq.n	8010392 <sbrk_aligned+0x22>
 80103a0:	1a21      	subs	r1, r4, r0
 80103a2:	4628      	mov	r0, r5
 80103a4:	f000 fa12 	bl	80107cc <_sbrk_r>
 80103a8:	3001      	adds	r0, #1
 80103aa:	d1f2      	bne.n	8010392 <sbrk_aligned+0x22>
 80103ac:	e7ef      	b.n	801038e <sbrk_aligned+0x1e>
 80103ae:	bf00      	nop
 80103b0:	200093b8 	.word	0x200093b8

080103b4 <_malloc_r>:
 80103b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103b8:	1ccd      	adds	r5, r1, #3
 80103ba:	f025 0503 	bic.w	r5, r5, #3
 80103be:	3508      	adds	r5, #8
 80103c0:	2d0c      	cmp	r5, #12
 80103c2:	bf38      	it	cc
 80103c4:	250c      	movcc	r5, #12
 80103c6:	2d00      	cmp	r5, #0
 80103c8:	4606      	mov	r6, r0
 80103ca:	db01      	blt.n	80103d0 <_malloc_r+0x1c>
 80103cc:	42a9      	cmp	r1, r5
 80103ce:	d904      	bls.n	80103da <_malloc_r+0x26>
 80103d0:	230c      	movs	r3, #12
 80103d2:	6033      	str	r3, [r6, #0]
 80103d4:	2000      	movs	r0, #0
 80103d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80103da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80104b0 <_malloc_r+0xfc>
 80103de:	f000 f869 	bl	80104b4 <__malloc_lock>
 80103e2:	f8d8 3000 	ldr.w	r3, [r8]
 80103e6:	461c      	mov	r4, r3
 80103e8:	bb44      	cbnz	r4, 801043c <_malloc_r+0x88>
 80103ea:	4629      	mov	r1, r5
 80103ec:	4630      	mov	r0, r6
 80103ee:	f7ff ffbf 	bl	8010370 <sbrk_aligned>
 80103f2:	1c43      	adds	r3, r0, #1
 80103f4:	4604      	mov	r4, r0
 80103f6:	d158      	bne.n	80104aa <_malloc_r+0xf6>
 80103f8:	f8d8 4000 	ldr.w	r4, [r8]
 80103fc:	4627      	mov	r7, r4
 80103fe:	2f00      	cmp	r7, #0
 8010400:	d143      	bne.n	801048a <_malloc_r+0xd6>
 8010402:	2c00      	cmp	r4, #0
 8010404:	d04b      	beq.n	801049e <_malloc_r+0xea>
 8010406:	6823      	ldr	r3, [r4, #0]
 8010408:	4639      	mov	r1, r7
 801040a:	4630      	mov	r0, r6
 801040c:	eb04 0903 	add.w	r9, r4, r3
 8010410:	f000 f9dc 	bl	80107cc <_sbrk_r>
 8010414:	4581      	cmp	r9, r0
 8010416:	d142      	bne.n	801049e <_malloc_r+0xea>
 8010418:	6821      	ldr	r1, [r4, #0]
 801041a:	1a6d      	subs	r5, r5, r1
 801041c:	4629      	mov	r1, r5
 801041e:	4630      	mov	r0, r6
 8010420:	f7ff ffa6 	bl	8010370 <sbrk_aligned>
 8010424:	3001      	adds	r0, #1
 8010426:	d03a      	beq.n	801049e <_malloc_r+0xea>
 8010428:	6823      	ldr	r3, [r4, #0]
 801042a:	442b      	add	r3, r5
 801042c:	6023      	str	r3, [r4, #0]
 801042e:	f8d8 3000 	ldr.w	r3, [r8]
 8010432:	685a      	ldr	r2, [r3, #4]
 8010434:	bb62      	cbnz	r2, 8010490 <_malloc_r+0xdc>
 8010436:	f8c8 7000 	str.w	r7, [r8]
 801043a:	e00f      	b.n	801045c <_malloc_r+0xa8>
 801043c:	6822      	ldr	r2, [r4, #0]
 801043e:	1b52      	subs	r2, r2, r5
 8010440:	d420      	bmi.n	8010484 <_malloc_r+0xd0>
 8010442:	2a0b      	cmp	r2, #11
 8010444:	d917      	bls.n	8010476 <_malloc_r+0xc2>
 8010446:	1961      	adds	r1, r4, r5
 8010448:	42a3      	cmp	r3, r4
 801044a:	6025      	str	r5, [r4, #0]
 801044c:	bf18      	it	ne
 801044e:	6059      	strne	r1, [r3, #4]
 8010450:	6863      	ldr	r3, [r4, #4]
 8010452:	bf08      	it	eq
 8010454:	f8c8 1000 	streq.w	r1, [r8]
 8010458:	5162      	str	r2, [r4, r5]
 801045a:	604b      	str	r3, [r1, #4]
 801045c:	4630      	mov	r0, r6
 801045e:	f000 f82f 	bl	80104c0 <__malloc_unlock>
 8010462:	f104 000b 	add.w	r0, r4, #11
 8010466:	1d23      	adds	r3, r4, #4
 8010468:	f020 0007 	bic.w	r0, r0, #7
 801046c:	1ac2      	subs	r2, r0, r3
 801046e:	bf1c      	itt	ne
 8010470:	1a1b      	subne	r3, r3, r0
 8010472:	50a3      	strne	r3, [r4, r2]
 8010474:	e7af      	b.n	80103d6 <_malloc_r+0x22>
 8010476:	6862      	ldr	r2, [r4, #4]
 8010478:	42a3      	cmp	r3, r4
 801047a:	bf0c      	ite	eq
 801047c:	f8c8 2000 	streq.w	r2, [r8]
 8010480:	605a      	strne	r2, [r3, #4]
 8010482:	e7eb      	b.n	801045c <_malloc_r+0xa8>
 8010484:	4623      	mov	r3, r4
 8010486:	6864      	ldr	r4, [r4, #4]
 8010488:	e7ae      	b.n	80103e8 <_malloc_r+0x34>
 801048a:	463c      	mov	r4, r7
 801048c:	687f      	ldr	r7, [r7, #4]
 801048e:	e7b6      	b.n	80103fe <_malloc_r+0x4a>
 8010490:	461a      	mov	r2, r3
 8010492:	685b      	ldr	r3, [r3, #4]
 8010494:	42a3      	cmp	r3, r4
 8010496:	d1fb      	bne.n	8010490 <_malloc_r+0xdc>
 8010498:	2300      	movs	r3, #0
 801049a:	6053      	str	r3, [r2, #4]
 801049c:	e7de      	b.n	801045c <_malloc_r+0xa8>
 801049e:	230c      	movs	r3, #12
 80104a0:	6033      	str	r3, [r6, #0]
 80104a2:	4630      	mov	r0, r6
 80104a4:	f000 f80c 	bl	80104c0 <__malloc_unlock>
 80104a8:	e794      	b.n	80103d4 <_malloc_r+0x20>
 80104aa:	6005      	str	r5, [r0, #0]
 80104ac:	e7d6      	b.n	801045c <_malloc_r+0xa8>
 80104ae:	bf00      	nop
 80104b0:	200093bc 	.word	0x200093bc

080104b4 <__malloc_lock>:
 80104b4:	4801      	ldr	r0, [pc, #4]	@ (80104bc <__malloc_lock+0x8>)
 80104b6:	f000 b9d6 	b.w	8010866 <__retarget_lock_acquire_recursive>
 80104ba:	bf00      	nop
 80104bc:	20009500 	.word	0x20009500

080104c0 <__malloc_unlock>:
 80104c0:	4801      	ldr	r0, [pc, #4]	@ (80104c8 <__malloc_unlock+0x8>)
 80104c2:	f000 b9d1 	b.w	8010868 <__retarget_lock_release_recursive>
 80104c6:	bf00      	nop
 80104c8:	20009500 	.word	0x20009500

080104cc <rand>:
 80104cc:	4b16      	ldr	r3, [pc, #88]	@ (8010528 <rand+0x5c>)
 80104ce:	b510      	push	{r4, lr}
 80104d0:	681c      	ldr	r4, [r3, #0]
 80104d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80104d4:	b9b3      	cbnz	r3, 8010504 <rand+0x38>
 80104d6:	2018      	movs	r0, #24
 80104d8:	f7ff ff3a 	bl	8010350 <malloc>
 80104dc:	4602      	mov	r2, r0
 80104de:	6320      	str	r0, [r4, #48]	@ 0x30
 80104e0:	b920      	cbnz	r0, 80104ec <rand+0x20>
 80104e2:	4b12      	ldr	r3, [pc, #72]	@ (801052c <rand+0x60>)
 80104e4:	4812      	ldr	r0, [pc, #72]	@ (8010530 <rand+0x64>)
 80104e6:	2152      	movs	r1, #82	@ 0x52
 80104e8:	f000 f9ce 	bl	8010888 <__assert_func>
 80104ec:	4911      	ldr	r1, [pc, #68]	@ (8010534 <rand+0x68>)
 80104ee:	4b12      	ldr	r3, [pc, #72]	@ (8010538 <rand+0x6c>)
 80104f0:	e9c0 1300 	strd	r1, r3, [r0]
 80104f4:	4b11      	ldr	r3, [pc, #68]	@ (801053c <rand+0x70>)
 80104f6:	6083      	str	r3, [r0, #8]
 80104f8:	230b      	movs	r3, #11
 80104fa:	8183      	strh	r3, [r0, #12]
 80104fc:	2100      	movs	r1, #0
 80104fe:	2001      	movs	r0, #1
 8010500:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8010504:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010506:	480e      	ldr	r0, [pc, #56]	@ (8010540 <rand+0x74>)
 8010508:	690b      	ldr	r3, [r1, #16]
 801050a:	694c      	ldr	r4, [r1, #20]
 801050c:	4a0d      	ldr	r2, [pc, #52]	@ (8010544 <rand+0x78>)
 801050e:	4358      	muls	r0, r3
 8010510:	fb02 0004 	mla	r0, r2, r4, r0
 8010514:	fba3 3202 	umull	r3, r2, r3, r2
 8010518:	3301      	adds	r3, #1
 801051a:	eb40 0002 	adc.w	r0, r0, r2
 801051e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8010522:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8010526:	bd10      	pop	{r4, pc}
 8010528:	2000005c 	.word	0x2000005c
 801052c:	08011510 	.word	0x08011510
 8010530:	08011527 	.word	0x08011527
 8010534:	abcd330e 	.word	0xabcd330e
 8010538:	e66d1234 	.word	0xe66d1234
 801053c:	0005deec 	.word	0x0005deec
 8010540:	5851f42d 	.word	0x5851f42d
 8010544:	4c957f2d 	.word	0x4c957f2d

08010548 <std>:
 8010548:	2300      	movs	r3, #0
 801054a:	b510      	push	{r4, lr}
 801054c:	4604      	mov	r4, r0
 801054e:	e9c0 3300 	strd	r3, r3, [r0]
 8010552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010556:	6083      	str	r3, [r0, #8]
 8010558:	8181      	strh	r1, [r0, #12]
 801055a:	6643      	str	r3, [r0, #100]	@ 0x64
 801055c:	81c2      	strh	r2, [r0, #14]
 801055e:	6183      	str	r3, [r0, #24]
 8010560:	4619      	mov	r1, r3
 8010562:	2208      	movs	r2, #8
 8010564:	305c      	adds	r0, #92	@ 0x5c
 8010566:	f000 f8f4 	bl	8010752 <memset>
 801056a:	4b0d      	ldr	r3, [pc, #52]	@ (80105a0 <std+0x58>)
 801056c:	6263      	str	r3, [r4, #36]	@ 0x24
 801056e:	4b0d      	ldr	r3, [pc, #52]	@ (80105a4 <std+0x5c>)
 8010570:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010572:	4b0d      	ldr	r3, [pc, #52]	@ (80105a8 <std+0x60>)
 8010574:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010576:	4b0d      	ldr	r3, [pc, #52]	@ (80105ac <std+0x64>)
 8010578:	6323      	str	r3, [r4, #48]	@ 0x30
 801057a:	4b0d      	ldr	r3, [pc, #52]	@ (80105b0 <std+0x68>)
 801057c:	6224      	str	r4, [r4, #32]
 801057e:	429c      	cmp	r4, r3
 8010580:	d006      	beq.n	8010590 <std+0x48>
 8010582:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010586:	4294      	cmp	r4, r2
 8010588:	d002      	beq.n	8010590 <std+0x48>
 801058a:	33d0      	adds	r3, #208	@ 0xd0
 801058c:	429c      	cmp	r4, r3
 801058e:	d105      	bne.n	801059c <std+0x54>
 8010590:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010598:	f000 b964 	b.w	8010864 <__retarget_lock_init_recursive>
 801059c:	bd10      	pop	{r4, pc}
 801059e:	bf00      	nop
 80105a0:	080106cd 	.word	0x080106cd
 80105a4:	080106ef 	.word	0x080106ef
 80105a8:	08010727 	.word	0x08010727
 80105ac:	0801074b 	.word	0x0801074b
 80105b0:	200093c0 	.word	0x200093c0

080105b4 <stdio_exit_handler>:
 80105b4:	4a02      	ldr	r2, [pc, #8]	@ (80105c0 <stdio_exit_handler+0xc>)
 80105b6:	4903      	ldr	r1, [pc, #12]	@ (80105c4 <stdio_exit_handler+0x10>)
 80105b8:	4803      	ldr	r0, [pc, #12]	@ (80105c8 <stdio_exit_handler+0x14>)
 80105ba:	f000 b869 	b.w	8010690 <_fwalk_sglue>
 80105be:	bf00      	nop
 80105c0:	20000050 	.word	0x20000050
 80105c4:	08010a61 	.word	0x08010a61
 80105c8:	20000060 	.word	0x20000060

080105cc <cleanup_stdio>:
 80105cc:	6841      	ldr	r1, [r0, #4]
 80105ce:	4b0c      	ldr	r3, [pc, #48]	@ (8010600 <cleanup_stdio+0x34>)
 80105d0:	4299      	cmp	r1, r3
 80105d2:	b510      	push	{r4, lr}
 80105d4:	4604      	mov	r4, r0
 80105d6:	d001      	beq.n	80105dc <cleanup_stdio+0x10>
 80105d8:	f000 fa42 	bl	8010a60 <_fflush_r>
 80105dc:	68a1      	ldr	r1, [r4, #8]
 80105de:	4b09      	ldr	r3, [pc, #36]	@ (8010604 <cleanup_stdio+0x38>)
 80105e0:	4299      	cmp	r1, r3
 80105e2:	d002      	beq.n	80105ea <cleanup_stdio+0x1e>
 80105e4:	4620      	mov	r0, r4
 80105e6:	f000 fa3b 	bl	8010a60 <_fflush_r>
 80105ea:	68e1      	ldr	r1, [r4, #12]
 80105ec:	4b06      	ldr	r3, [pc, #24]	@ (8010608 <cleanup_stdio+0x3c>)
 80105ee:	4299      	cmp	r1, r3
 80105f0:	d004      	beq.n	80105fc <cleanup_stdio+0x30>
 80105f2:	4620      	mov	r0, r4
 80105f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105f8:	f000 ba32 	b.w	8010a60 <_fflush_r>
 80105fc:	bd10      	pop	{r4, pc}
 80105fe:	bf00      	nop
 8010600:	200093c0 	.word	0x200093c0
 8010604:	20009428 	.word	0x20009428
 8010608:	20009490 	.word	0x20009490

0801060c <global_stdio_init.part.0>:
 801060c:	b510      	push	{r4, lr}
 801060e:	4b0b      	ldr	r3, [pc, #44]	@ (801063c <global_stdio_init.part.0+0x30>)
 8010610:	4c0b      	ldr	r4, [pc, #44]	@ (8010640 <global_stdio_init.part.0+0x34>)
 8010612:	4a0c      	ldr	r2, [pc, #48]	@ (8010644 <global_stdio_init.part.0+0x38>)
 8010614:	601a      	str	r2, [r3, #0]
 8010616:	4620      	mov	r0, r4
 8010618:	2200      	movs	r2, #0
 801061a:	2104      	movs	r1, #4
 801061c:	f7ff ff94 	bl	8010548 <std>
 8010620:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010624:	2201      	movs	r2, #1
 8010626:	2109      	movs	r1, #9
 8010628:	f7ff ff8e 	bl	8010548 <std>
 801062c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010630:	2202      	movs	r2, #2
 8010632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010636:	2112      	movs	r1, #18
 8010638:	f7ff bf86 	b.w	8010548 <std>
 801063c:	200094f8 	.word	0x200094f8
 8010640:	200093c0 	.word	0x200093c0
 8010644:	080105b5 	.word	0x080105b5

08010648 <__sfp_lock_acquire>:
 8010648:	4801      	ldr	r0, [pc, #4]	@ (8010650 <__sfp_lock_acquire+0x8>)
 801064a:	f000 b90c 	b.w	8010866 <__retarget_lock_acquire_recursive>
 801064e:	bf00      	nop
 8010650:	20009501 	.word	0x20009501

08010654 <__sfp_lock_release>:
 8010654:	4801      	ldr	r0, [pc, #4]	@ (801065c <__sfp_lock_release+0x8>)
 8010656:	f000 b907 	b.w	8010868 <__retarget_lock_release_recursive>
 801065a:	bf00      	nop
 801065c:	20009501 	.word	0x20009501

08010660 <__sinit>:
 8010660:	b510      	push	{r4, lr}
 8010662:	4604      	mov	r4, r0
 8010664:	f7ff fff0 	bl	8010648 <__sfp_lock_acquire>
 8010668:	6a23      	ldr	r3, [r4, #32]
 801066a:	b11b      	cbz	r3, 8010674 <__sinit+0x14>
 801066c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010670:	f7ff bff0 	b.w	8010654 <__sfp_lock_release>
 8010674:	4b04      	ldr	r3, [pc, #16]	@ (8010688 <__sinit+0x28>)
 8010676:	6223      	str	r3, [r4, #32]
 8010678:	4b04      	ldr	r3, [pc, #16]	@ (801068c <__sinit+0x2c>)
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d1f5      	bne.n	801066c <__sinit+0xc>
 8010680:	f7ff ffc4 	bl	801060c <global_stdio_init.part.0>
 8010684:	e7f2      	b.n	801066c <__sinit+0xc>
 8010686:	bf00      	nop
 8010688:	080105cd 	.word	0x080105cd
 801068c:	200094f8 	.word	0x200094f8

08010690 <_fwalk_sglue>:
 8010690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010694:	4607      	mov	r7, r0
 8010696:	4688      	mov	r8, r1
 8010698:	4614      	mov	r4, r2
 801069a:	2600      	movs	r6, #0
 801069c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80106a0:	f1b9 0901 	subs.w	r9, r9, #1
 80106a4:	d505      	bpl.n	80106b2 <_fwalk_sglue+0x22>
 80106a6:	6824      	ldr	r4, [r4, #0]
 80106a8:	2c00      	cmp	r4, #0
 80106aa:	d1f7      	bne.n	801069c <_fwalk_sglue+0xc>
 80106ac:	4630      	mov	r0, r6
 80106ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80106b2:	89ab      	ldrh	r3, [r5, #12]
 80106b4:	2b01      	cmp	r3, #1
 80106b6:	d907      	bls.n	80106c8 <_fwalk_sglue+0x38>
 80106b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80106bc:	3301      	adds	r3, #1
 80106be:	d003      	beq.n	80106c8 <_fwalk_sglue+0x38>
 80106c0:	4629      	mov	r1, r5
 80106c2:	4638      	mov	r0, r7
 80106c4:	47c0      	blx	r8
 80106c6:	4306      	orrs	r6, r0
 80106c8:	3568      	adds	r5, #104	@ 0x68
 80106ca:	e7e9      	b.n	80106a0 <_fwalk_sglue+0x10>

080106cc <__sread>:
 80106cc:	b510      	push	{r4, lr}
 80106ce:	460c      	mov	r4, r1
 80106d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106d4:	f000 f868 	bl	80107a8 <_read_r>
 80106d8:	2800      	cmp	r0, #0
 80106da:	bfab      	itete	ge
 80106dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80106de:	89a3      	ldrhlt	r3, [r4, #12]
 80106e0:	181b      	addge	r3, r3, r0
 80106e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80106e6:	bfac      	ite	ge
 80106e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80106ea:	81a3      	strhlt	r3, [r4, #12]
 80106ec:	bd10      	pop	{r4, pc}

080106ee <__swrite>:
 80106ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106f2:	461f      	mov	r7, r3
 80106f4:	898b      	ldrh	r3, [r1, #12]
 80106f6:	05db      	lsls	r3, r3, #23
 80106f8:	4605      	mov	r5, r0
 80106fa:	460c      	mov	r4, r1
 80106fc:	4616      	mov	r6, r2
 80106fe:	d505      	bpl.n	801070c <__swrite+0x1e>
 8010700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010704:	2302      	movs	r3, #2
 8010706:	2200      	movs	r2, #0
 8010708:	f000 f83c 	bl	8010784 <_lseek_r>
 801070c:	89a3      	ldrh	r3, [r4, #12]
 801070e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010712:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010716:	81a3      	strh	r3, [r4, #12]
 8010718:	4632      	mov	r2, r6
 801071a:	463b      	mov	r3, r7
 801071c:	4628      	mov	r0, r5
 801071e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010722:	f000 b863 	b.w	80107ec <_write_r>

08010726 <__sseek>:
 8010726:	b510      	push	{r4, lr}
 8010728:	460c      	mov	r4, r1
 801072a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801072e:	f000 f829 	bl	8010784 <_lseek_r>
 8010732:	1c43      	adds	r3, r0, #1
 8010734:	89a3      	ldrh	r3, [r4, #12]
 8010736:	bf15      	itete	ne
 8010738:	6560      	strne	r0, [r4, #84]	@ 0x54
 801073a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801073e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010742:	81a3      	strheq	r3, [r4, #12]
 8010744:	bf18      	it	ne
 8010746:	81a3      	strhne	r3, [r4, #12]
 8010748:	bd10      	pop	{r4, pc}

0801074a <__sclose>:
 801074a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801074e:	f000 b809 	b.w	8010764 <_close_r>

08010752 <memset>:
 8010752:	4402      	add	r2, r0
 8010754:	4603      	mov	r3, r0
 8010756:	4293      	cmp	r3, r2
 8010758:	d100      	bne.n	801075c <memset+0xa>
 801075a:	4770      	bx	lr
 801075c:	f803 1b01 	strb.w	r1, [r3], #1
 8010760:	e7f9      	b.n	8010756 <memset+0x4>
	...

08010764 <_close_r>:
 8010764:	b538      	push	{r3, r4, r5, lr}
 8010766:	4d06      	ldr	r5, [pc, #24]	@ (8010780 <_close_r+0x1c>)
 8010768:	2300      	movs	r3, #0
 801076a:	4604      	mov	r4, r0
 801076c:	4608      	mov	r0, r1
 801076e:	602b      	str	r3, [r5, #0]
 8010770:	f7f1 f972 	bl	8001a58 <_close>
 8010774:	1c43      	adds	r3, r0, #1
 8010776:	d102      	bne.n	801077e <_close_r+0x1a>
 8010778:	682b      	ldr	r3, [r5, #0]
 801077a:	b103      	cbz	r3, 801077e <_close_r+0x1a>
 801077c:	6023      	str	r3, [r4, #0]
 801077e:	bd38      	pop	{r3, r4, r5, pc}
 8010780:	200094fc 	.word	0x200094fc

08010784 <_lseek_r>:
 8010784:	b538      	push	{r3, r4, r5, lr}
 8010786:	4d07      	ldr	r5, [pc, #28]	@ (80107a4 <_lseek_r+0x20>)
 8010788:	4604      	mov	r4, r0
 801078a:	4608      	mov	r0, r1
 801078c:	4611      	mov	r1, r2
 801078e:	2200      	movs	r2, #0
 8010790:	602a      	str	r2, [r5, #0]
 8010792:	461a      	mov	r2, r3
 8010794:	f7f1 f987 	bl	8001aa6 <_lseek>
 8010798:	1c43      	adds	r3, r0, #1
 801079a:	d102      	bne.n	80107a2 <_lseek_r+0x1e>
 801079c:	682b      	ldr	r3, [r5, #0]
 801079e:	b103      	cbz	r3, 80107a2 <_lseek_r+0x1e>
 80107a0:	6023      	str	r3, [r4, #0]
 80107a2:	bd38      	pop	{r3, r4, r5, pc}
 80107a4:	200094fc 	.word	0x200094fc

080107a8 <_read_r>:
 80107a8:	b538      	push	{r3, r4, r5, lr}
 80107aa:	4d07      	ldr	r5, [pc, #28]	@ (80107c8 <_read_r+0x20>)
 80107ac:	4604      	mov	r4, r0
 80107ae:	4608      	mov	r0, r1
 80107b0:	4611      	mov	r1, r2
 80107b2:	2200      	movs	r2, #0
 80107b4:	602a      	str	r2, [r5, #0]
 80107b6:	461a      	mov	r2, r3
 80107b8:	f7f1 f915 	bl	80019e6 <_read>
 80107bc:	1c43      	adds	r3, r0, #1
 80107be:	d102      	bne.n	80107c6 <_read_r+0x1e>
 80107c0:	682b      	ldr	r3, [r5, #0]
 80107c2:	b103      	cbz	r3, 80107c6 <_read_r+0x1e>
 80107c4:	6023      	str	r3, [r4, #0]
 80107c6:	bd38      	pop	{r3, r4, r5, pc}
 80107c8:	200094fc 	.word	0x200094fc

080107cc <_sbrk_r>:
 80107cc:	b538      	push	{r3, r4, r5, lr}
 80107ce:	4d06      	ldr	r5, [pc, #24]	@ (80107e8 <_sbrk_r+0x1c>)
 80107d0:	2300      	movs	r3, #0
 80107d2:	4604      	mov	r4, r0
 80107d4:	4608      	mov	r0, r1
 80107d6:	602b      	str	r3, [r5, #0]
 80107d8:	f7f1 f972 	bl	8001ac0 <_sbrk>
 80107dc:	1c43      	adds	r3, r0, #1
 80107de:	d102      	bne.n	80107e6 <_sbrk_r+0x1a>
 80107e0:	682b      	ldr	r3, [r5, #0]
 80107e2:	b103      	cbz	r3, 80107e6 <_sbrk_r+0x1a>
 80107e4:	6023      	str	r3, [r4, #0]
 80107e6:	bd38      	pop	{r3, r4, r5, pc}
 80107e8:	200094fc 	.word	0x200094fc

080107ec <_write_r>:
 80107ec:	b538      	push	{r3, r4, r5, lr}
 80107ee:	4d07      	ldr	r5, [pc, #28]	@ (801080c <_write_r+0x20>)
 80107f0:	4604      	mov	r4, r0
 80107f2:	4608      	mov	r0, r1
 80107f4:	4611      	mov	r1, r2
 80107f6:	2200      	movs	r2, #0
 80107f8:	602a      	str	r2, [r5, #0]
 80107fa:	461a      	mov	r2, r3
 80107fc:	f7f1 f910 	bl	8001a20 <_write>
 8010800:	1c43      	adds	r3, r0, #1
 8010802:	d102      	bne.n	801080a <_write_r+0x1e>
 8010804:	682b      	ldr	r3, [r5, #0]
 8010806:	b103      	cbz	r3, 801080a <_write_r+0x1e>
 8010808:	6023      	str	r3, [r4, #0]
 801080a:	bd38      	pop	{r3, r4, r5, pc}
 801080c:	200094fc 	.word	0x200094fc

08010810 <__errno>:
 8010810:	4b01      	ldr	r3, [pc, #4]	@ (8010818 <__errno+0x8>)
 8010812:	6818      	ldr	r0, [r3, #0]
 8010814:	4770      	bx	lr
 8010816:	bf00      	nop
 8010818:	2000005c 	.word	0x2000005c

0801081c <__libc_init_array>:
 801081c:	b570      	push	{r4, r5, r6, lr}
 801081e:	4d0d      	ldr	r5, [pc, #52]	@ (8010854 <__libc_init_array+0x38>)
 8010820:	4c0d      	ldr	r4, [pc, #52]	@ (8010858 <__libc_init_array+0x3c>)
 8010822:	1b64      	subs	r4, r4, r5
 8010824:	10a4      	asrs	r4, r4, #2
 8010826:	2600      	movs	r6, #0
 8010828:	42a6      	cmp	r6, r4
 801082a:	d109      	bne.n	8010840 <__libc_init_array+0x24>
 801082c:	4d0b      	ldr	r5, [pc, #44]	@ (801085c <__libc_init_array+0x40>)
 801082e:	4c0c      	ldr	r4, [pc, #48]	@ (8010860 <__libc_init_array+0x44>)
 8010830:	f000 fd82 	bl	8011338 <_init>
 8010834:	1b64      	subs	r4, r4, r5
 8010836:	10a4      	asrs	r4, r4, #2
 8010838:	2600      	movs	r6, #0
 801083a:	42a6      	cmp	r6, r4
 801083c:	d105      	bne.n	801084a <__libc_init_array+0x2e>
 801083e:	bd70      	pop	{r4, r5, r6, pc}
 8010840:	f855 3b04 	ldr.w	r3, [r5], #4
 8010844:	4798      	blx	r3
 8010846:	3601      	adds	r6, #1
 8010848:	e7ee      	b.n	8010828 <__libc_init_array+0xc>
 801084a:	f855 3b04 	ldr.w	r3, [r5], #4
 801084e:	4798      	blx	r3
 8010850:	3601      	adds	r6, #1
 8010852:	e7f2      	b.n	801083a <__libc_init_array+0x1e>
 8010854:	080115f8 	.word	0x080115f8
 8010858:	080115f8 	.word	0x080115f8
 801085c:	080115f8 	.word	0x080115f8
 8010860:	08011604 	.word	0x08011604

08010864 <__retarget_lock_init_recursive>:
 8010864:	4770      	bx	lr

08010866 <__retarget_lock_acquire_recursive>:
 8010866:	4770      	bx	lr

08010868 <__retarget_lock_release_recursive>:
 8010868:	4770      	bx	lr

0801086a <memcpy>:
 801086a:	440a      	add	r2, r1
 801086c:	4291      	cmp	r1, r2
 801086e:	f100 33ff 	add.w	r3, r0, #4294967295
 8010872:	d100      	bne.n	8010876 <memcpy+0xc>
 8010874:	4770      	bx	lr
 8010876:	b510      	push	{r4, lr}
 8010878:	f811 4b01 	ldrb.w	r4, [r1], #1
 801087c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010880:	4291      	cmp	r1, r2
 8010882:	d1f9      	bne.n	8010878 <memcpy+0xe>
 8010884:	bd10      	pop	{r4, pc}
	...

08010888 <__assert_func>:
 8010888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801088a:	4614      	mov	r4, r2
 801088c:	461a      	mov	r2, r3
 801088e:	4b09      	ldr	r3, [pc, #36]	@ (80108b4 <__assert_func+0x2c>)
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	4605      	mov	r5, r0
 8010894:	68d8      	ldr	r0, [r3, #12]
 8010896:	b954      	cbnz	r4, 80108ae <__assert_func+0x26>
 8010898:	4b07      	ldr	r3, [pc, #28]	@ (80108b8 <__assert_func+0x30>)
 801089a:	461c      	mov	r4, r3
 801089c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80108a0:	9100      	str	r1, [sp, #0]
 80108a2:	462b      	mov	r3, r5
 80108a4:	4905      	ldr	r1, [pc, #20]	@ (80108bc <__assert_func+0x34>)
 80108a6:	f000 f903 	bl	8010ab0 <fiprintf>
 80108aa:	f000 f913 	bl	8010ad4 <abort>
 80108ae:	4b04      	ldr	r3, [pc, #16]	@ (80108c0 <__assert_func+0x38>)
 80108b0:	e7f4      	b.n	801089c <__assert_func+0x14>
 80108b2:	bf00      	nop
 80108b4:	2000005c 	.word	0x2000005c
 80108b8:	080115ba 	.word	0x080115ba
 80108bc:	0801158c 	.word	0x0801158c
 80108c0:	0801157f 	.word	0x0801157f

080108c4 <_free_r>:
 80108c4:	b538      	push	{r3, r4, r5, lr}
 80108c6:	4605      	mov	r5, r0
 80108c8:	2900      	cmp	r1, #0
 80108ca:	d041      	beq.n	8010950 <_free_r+0x8c>
 80108cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80108d0:	1f0c      	subs	r4, r1, #4
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	bfb8      	it	lt
 80108d6:	18e4      	addlt	r4, r4, r3
 80108d8:	f7ff fdec 	bl	80104b4 <__malloc_lock>
 80108dc:	4a1d      	ldr	r2, [pc, #116]	@ (8010954 <_free_r+0x90>)
 80108de:	6813      	ldr	r3, [r2, #0]
 80108e0:	b933      	cbnz	r3, 80108f0 <_free_r+0x2c>
 80108e2:	6063      	str	r3, [r4, #4]
 80108e4:	6014      	str	r4, [r2, #0]
 80108e6:	4628      	mov	r0, r5
 80108e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80108ec:	f7ff bde8 	b.w	80104c0 <__malloc_unlock>
 80108f0:	42a3      	cmp	r3, r4
 80108f2:	d908      	bls.n	8010906 <_free_r+0x42>
 80108f4:	6820      	ldr	r0, [r4, #0]
 80108f6:	1821      	adds	r1, r4, r0
 80108f8:	428b      	cmp	r3, r1
 80108fa:	bf01      	itttt	eq
 80108fc:	6819      	ldreq	r1, [r3, #0]
 80108fe:	685b      	ldreq	r3, [r3, #4]
 8010900:	1809      	addeq	r1, r1, r0
 8010902:	6021      	streq	r1, [r4, #0]
 8010904:	e7ed      	b.n	80108e2 <_free_r+0x1e>
 8010906:	461a      	mov	r2, r3
 8010908:	685b      	ldr	r3, [r3, #4]
 801090a:	b10b      	cbz	r3, 8010910 <_free_r+0x4c>
 801090c:	42a3      	cmp	r3, r4
 801090e:	d9fa      	bls.n	8010906 <_free_r+0x42>
 8010910:	6811      	ldr	r1, [r2, #0]
 8010912:	1850      	adds	r0, r2, r1
 8010914:	42a0      	cmp	r0, r4
 8010916:	d10b      	bne.n	8010930 <_free_r+0x6c>
 8010918:	6820      	ldr	r0, [r4, #0]
 801091a:	4401      	add	r1, r0
 801091c:	1850      	adds	r0, r2, r1
 801091e:	4283      	cmp	r3, r0
 8010920:	6011      	str	r1, [r2, #0]
 8010922:	d1e0      	bne.n	80108e6 <_free_r+0x22>
 8010924:	6818      	ldr	r0, [r3, #0]
 8010926:	685b      	ldr	r3, [r3, #4]
 8010928:	6053      	str	r3, [r2, #4]
 801092a:	4408      	add	r0, r1
 801092c:	6010      	str	r0, [r2, #0]
 801092e:	e7da      	b.n	80108e6 <_free_r+0x22>
 8010930:	d902      	bls.n	8010938 <_free_r+0x74>
 8010932:	230c      	movs	r3, #12
 8010934:	602b      	str	r3, [r5, #0]
 8010936:	e7d6      	b.n	80108e6 <_free_r+0x22>
 8010938:	6820      	ldr	r0, [r4, #0]
 801093a:	1821      	adds	r1, r4, r0
 801093c:	428b      	cmp	r3, r1
 801093e:	bf04      	itt	eq
 8010940:	6819      	ldreq	r1, [r3, #0]
 8010942:	685b      	ldreq	r3, [r3, #4]
 8010944:	6063      	str	r3, [r4, #4]
 8010946:	bf04      	itt	eq
 8010948:	1809      	addeq	r1, r1, r0
 801094a:	6021      	streq	r1, [r4, #0]
 801094c:	6054      	str	r4, [r2, #4]
 801094e:	e7ca      	b.n	80108e6 <_free_r+0x22>
 8010950:	bd38      	pop	{r3, r4, r5, pc}
 8010952:	bf00      	nop
 8010954:	200093bc 	.word	0x200093bc

08010958 <__sflush_r>:
 8010958:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801095c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010960:	0716      	lsls	r6, r2, #28
 8010962:	4605      	mov	r5, r0
 8010964:	460c      	mov	r4, r1
 8010966:	d454      	bmi.n	8010a12 <__sflush_r+0xba>
 8010968:	684b      	ldr	r3, [r1, #4]
 801096a:	2b00      	cmp	r3, #0
 801096c:	dc02      	bgt.n	8010974 <__sflush_r+0x1c>
 801096e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010970:	2b00      	cmp	r3, #0
 8010972:	dd48      	ble.n	8010a06 <__sflush_r+0xae>
 8010974:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010976:	2e00      	cmp	r6, #0
 8010978:	d045      	beq.n	8010a06 <__sflush_r+0xae>
 801097a:	2300      	movs	r3, #0
 801097c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010980:	682f      	ldr	r7, [r5, #0]
 8010982:	6a21      	ldr	r1, [r4, #32]
 8010984:	602b      	str	r3, [r5, #0]
 8010986:	d030      	beq.n	80109ea <__sflush_r+0x92>
 8010988:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801098a:	89a3      	ldrh	r3, [r4, #12]
 801098c:	0759      	lsls	r1, r3, #29
 801098e:	d505      	bpl.n	801099c <__sflush_r+0x44>
 8010990:	6863      	ldr	r3, [r4, #4]
 8010992:	1ad2      	subs	r2, r2, r3
 8010994:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010996:	b10b      	cbz	r3, 801099c <__sflush_r+0x44>
 8010998:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801099a:	1ad2      	subs	r2, r2, r3
 801099c:	2300      	movs	r3, #0
 801099e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80109a0:	6a21      	ldr	r1, [r4, #32]
 80109a2:	4628      	mov	r0, r5
 80109a4:	47b0      	blx	r6
 80109a6:	1c43      	adds	r3, r0, #1
 80109a8:	89a3      	ldrh	r3, [r4, #12]
 80109aa:	d106      	bne.n	80109ba <__sflush_r+0x62>
 80109ac:	6829      	ldr	r1, [r5, #0]
 80109ae:	291d      	cmp	r1, #29
 80109b0:	d82b      	bhi.n	8010a0a <__sflush_r+0xb2>
 80109b2:	4a2a      	ldr	r2, [pc, #168]	@ (8010a5c <__sflush_r+0x104>)
 80109b4:	410a      	asrs	r2, r1
 80109b6:	07d6      	lsls	r6, r2, #31
 80109b8:	d427      	bmi.n	8010a0a <__sflush_r+0xb2>
 80109ba:	2200      	movs	r2, #0
 80109bc:	6062      	str	r2, [r4, #4]
 80109be:	04d9      	lsls	r1, r3, #19
 80109c0:	6922      	ldr	r2, [r4, #16]
 80109c2:	6022      	str	r2, [r4, #0]
 80109c4:	d504      	bpl.n	80109d0 <__sflush_r+0x78>
 80109c6:	1c42      	adds	r2, r0, #1
 80109c8:	d101      	bne.n	80109ce <__sflush_r+0x76>
 80109ca:	682b      	ldr	r3, [r5, #0]
 80109cc:	b903      	cbnz	r3, 80109d0 <__sflush_r+0x78>
 80109ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80109d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80109d2:	602f      	str	r7, [r5, #0]
 80109d4:	b1b9      	cbz	r1, 8010a06 <__sflush_r+0xae>
 80109d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80109da:	4299      	cmp	r1, r3
 80109dc:	d002      	beq.n	80109e4 <__sflush_r+0x8c>
 80109de:	4628      	mov	r0, r5
 80109e0:	f7ff ff70 	bl	80108c4 <_free_r>
 80109e4:	2300      	movs	r3, #0
 80109e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80109e8:	e00d      	b.n	8010a06 <__sflush_r+0xae>
 80109ea:	2301      	movs	r3, #1
 80109ec:	4628      	mov	r0, r5
 80109ee:	47b0      	blx	r6
 80109f0:	4602      	mov	r2, r0
 80109f2:	1c50      	adds	r0, r2, #1
 80109f4:	d1c9      	bne.n	801098a <__sflush_r+0x32>
 80109f6:	682b      	ldr	r3, [r5, #0]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d0c6      	beq.n	801098a <__sflush_r+0x32>
 80109fc:	2b1d      	cmp	r3, #29
 80109fe:	d001      	beq.n	8010a04 <__sflush_r+0xac>
 8010a00:	2b16      	cmp	r3, #22
 8010a02:	d11e      	bne.n	8010a42 <__sflush_r+0xea>
 8010a04:	602f      	str	r7, [r5, #0]
 8010a06:	2000      	movs	r0, #0
 8010a08:	e022      	b.n	8010a50 <__sflush_r+0xf8>
 8010a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a0e:	b21b      	sxth	r3, r3
 8010a10:	e01b      	b.n	8010a4a <__sflush_r+0xf2>
 8010a12:	690f      	ldr	r7, [r1, #16]
 8010a14:	2f00      	cmp	r7, #0
 8010a16:	d0f6      	beq.n	8010a06 <__sflush_r+0xae>
 8010a18:	0793      	lsls	r3, r2, #30
 8010a1a:	680e      	ldr	r6, [r1, #0]
 8010a1c:	bf08      	it	eq
 8010a1e:	694b      	ldreq	r3, [r1, #20]
 8010a20:	600f      	str	r7, [r1, #0]
 8010a22:	bf18      	it	ne
 8010a24:	2300      	movne	r3, #0
 8010a26:	eba6 0807 	sub.w	r8, r6, r7
 8010a2a:	608b      	str	r3, [r1, #8]
 8010a2c:	f1b8 0f00 	cmp.w	r8, #0
 8010a30:	dde9      	ble.n	8010a06 <__sflush_r+0xae>
 8010a32:	6a21      	ldr	r1, [r4, #32]
 8010a34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010a36:	4643      	mov	r3, r8
 8010a38:	463a      	mov	r2, r7
 8010a3a:	4628      	mov	r0, r5
 8010a3c:	47b0      	blx	r6
 8010a3e:	2800      	cmp	r0, #0
 8010a40:	dc08      	bgt.n	8010a54 <__sflush_r+0xfc>
 8010a42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a4a:	81a3      	strh	r3, [r4, #12]
 8010a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a54:	4407      	add	r7, r0
 8010a56:	eba8 0800 	sub.w	r8, r8, r0
 8010a5a:	e7e7      	b.n	8010a2c <__sflush_r+0xd4>
 8010a5c:	dfbffffe 	.word	0xdfbffffe

08010a60 <_fflush_r>:
 8010a60:	b538      	push	{r3, r4, r5, lr}
 8010a62:	690b      	ldr	r3, [r1, #16]
 8010a64:	4605      	mov	r5, r0
 8010a66:	460c      	mov	r4, r1
 8010a68:	b913      	cbnz	r3, 8010a70 <_fflush_r+0x10>
 8010a6a:	2500      	movs	r5, #0
 8010a6c:	4628      	mov	r0, r5
 8010a6e:	bd38      	pop	{r3, r4, r5, pc}
 8010a70:	b118      	cbz	r0, 8010a7a <_fflush_r+0x1a>
 8010a72:	6a03      	ldr	r3, [r0, #32]
 8010a74:	b90b      	cbnz	r3, 8010a7a <_fflush_r+0x1a>
 8010a76:	f7ff fdf3 	bl	8010660 <__sinit>
 8010a7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d0f3      	beq.n	8010a6a <_fflush_r+0xa>
 8010a82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010a84:	07d0      	lsls	r0, r2, #31
 8010a86:	d404      	bmi.n	8010a92 <_fflush_r+0x32>
 8010a88:	0599      	lsls	r1, r3, #22
 8010a8a:	d402      	bmi.n	8010a92 <_fflush_r+0x32>
 8010a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a8e:	f7ff feea 	bl	8010866 <__retarget_lock_acquire_recursive>
 8010a92:	4628      	mov	r0, r5
 8010a94:	4621      	mov	r1, r4
 8010a96:	f7ff ff5f 	bl	8010958 <__sflush_r>
 8010a9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a9c:	07da      	lsls	r2, r3, #31
 8010a9e:	4605      	mov	r5, r0
 8010aa0:	d4e4      	bmi.n	8010a6c <_fflush_r+0xc>
 8010aa2:	89a3      	ldrh	r3, [r4, #12]
 8010aa4:	059b      	lsls	r3, r3, #22
 8010aa6:	d4e1      	bmi.n	8010a6c <_fflush_r+0xc>
 8010aa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010aaa:	f7ff fedd 	bl	8010868 <__retarget_lock_release_recursive>
 8010aae:	e7dd      	b.n	8010a6c <_fflush_r+0xc>

08010ab0 <fiprintf>:
 8010ab0:	b40e      	push	{r1, r2, r3}
 8010ab2:	b503      	push	{r0, r1, lr}
 8010ab4:	4601      	mov	r1, r0
 8010ab6:	ab03      	add	r3, sp, #12
 8010ab8:	4805      	ldr	r0, [pc, #20]	@ (8010ad0 <fiprintf+0x20>)
 8010aba:	f853 2b04 	ldr.w	r2, [r3], #4
 8010abe:	6800      	ldr	r0, [r0, #0]
 8010ac0:	9301      	str	r3, [sp, #4]
 8010ac2:	f000 f837 	bl	8010b34 <_vfiprintf_r>
 8010ac6:	b002      	add	sp, #8
 8010ac8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010acc:	b003      	add	sp, #12
 8010ace:	4770      	bx	lr
 8010ad0:	2000005c 	.word	0x2000005c

08010ad4 <abort>:
 8010ad4:	b508      	push	{r3, lr}
 8010ad6:	2006      	movs	r0, #6
 8010ad8:	f000 fb8e 	bl	80111f8 <raise>
 8010adc:	2001      	movs	r0, #1
 8010ade:	f7f0 ff77 	bl	80019d0 <_exit>

08010ae2 <__sfputc_r>:
 8010ae2:	6893      	ldr	r3, [r2, #8]
 8010ae4:	3b01      	subs	r3, #1
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	b410      	push	{r4}
 8010aea:	6093      	str	r3, [r2, #8]
 8010aec:	da08      	bge.n	8010b00 <__sfputc_r+0x1e>
 8010aee:	6994      	ldr	r4, [r2, #24]
 8010af0:	42a3      	cmp	r3, r4
 8010af2:	db01      	blt.n	8010af8 <__sfputc_r+0x16>
 8010af4:	290a      	cmp	r1, #10
 8010af6:	d103      	bne.n	8010b00 <__sfputc_r+0x1e>
 8010af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010afc:	f000 bac0 	b.w	8011080 <__swbuf_r>
 8010b00:	6813      	ldr	r3, [r2, #0]
 8010b02:	1c58      	adds	r0, r3, #1
 8010b04:	6010      	str	r0, [r2, #0]
 8010b06:	7019      	strb	r1, [r3, #0]
 8010b08:	4608      	mov	r0, r1
 8010b0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b0e:	4770      	bx	lr

08010b10 <__sfputs_r>:
 8010b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b12:	4606      	mov	r6, r0
 8010b14:	460f      	mov	r7, r1
 8010b16:	4614      	mov	r4, r2
 8010b18:	18d5      	adds	r5, r2, r3
 8010b1a:	42ac      	cmp	r4, r5
 8010b1c:	d101      	bne.n	8010b22 <__sfputs_r+0x12>
 8010b1e:	2000      	movs	r0, #0
 8010b20:	e007      	b.n	8010b32 <__sfputs_r+0x22>
 8010b22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b26:	463a      	mov	r2, r7
 8010b28:	4630      	mov	r0, r6
 8010b2a:	f7ff ffda 	bl	8010ae2 <__sfputc_r>
 8010b2e:	1c43      	adds	r3, r0, #1
 8010b30:	d1f3      	bne.n	8010b1a <__sfputs_r+0xa>
 8010b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010b34 <_vfiprintf_r>:
 8010b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b38:	460d      	mov	r5, r1
 8010b3a:	b09d      	sub	sp, #116	@ 0x74
 8010b3c:	4614      	mov	r4, r2
 8010b3e:	4698      	mov	r8, r3
 8010b40:	4606      	mov	r6, r0
 8010b42:	b118      	cbz	r0, 8010b4c <_vfiprintf_r+0x18>
 8010b44:	6a03      	ldr	r3, [r0, #32]
 8010b46:	b90b      	cbnz	r3, 8010b4c <_vfiprintf_r+0x18>
 8010b48:	f7ff fd8a 	bl	8010660 <__sinit>
 8010b4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b4e:	07d9      	lsls	r1, r3, #31
 8010b50:	d405      	bmi.n	8010b5e <_vfiprintf_r+0x2a>
 8010b52:	89ab      	ldrh	r3, [r5, #12]
 8010b54:	059a      	lsls	r2, r3, #22
 8010b56:	d402      	bmi.n	8010b5e <_vfiprintf_r+0x2a>
 8010b58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b5a:	f7ff fe84 	bl	8010866 <__retarget_lock_acquire_recursive>
 8010b5e:	89ab      	ldrh	r3, [r5, #12]
 8010b60:	071b      	lsls	r3, r3, #28
 8010b62:	d501      	bpl.n	8010b68 <_vfiprintf_r+0x34>
 8010b64:	692b      	ldr	r3, [r5, #16]
 8010b66:	b99b      	cbnz	r3, 8010b90 <_vfiprintf_r+0x5c>
 8010b68:	4629      	mov	r1, r5
 8010b6a:	4630      	mov	r0, r6
 8010b6c:	f000 fac6 	bl	80110fc <__swsetup_r>
 8010b70:	b170      	cbz	r0, 8010b90 <_vfiprintf_r+0x5c>
 8010b72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b74:	07dc      	lsls	r4, r3, #31
 8010b76:	d504      	bpl.n	8010b82 <_vfiprintf_r+0x4e>
 8010b78:	f04f 30ff 	mov.w	r0, #4294967295
 8010b7c:	b01d      	add	sp, #116	@ 0x74
 8010b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b82:	89ab      	ldrh	r3, [r5, #12]
 8010b84:	0598      	lsls	r0, r3, #22
 8010b86:	d4f7      	bmi.n	8010b78 <_vfiprintf_r+0x44>
 8010b88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b8a:	f7ff fe6d 	bl	8010868 <__retarget_lock_release_recursive>
 8010b8e:	e7f3      	b.n	8010b78 <_vfiprintf_r+0x44>
 8010b90:	2300      	movs	r3, #0
 8010b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b94:	2320      	movs	r3, #32
 8010b96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b9e:	2330      	movs	r3, #48	@ 0x30
 8010ba0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010d50 <_vfiprintf_r+0x21c>
 8010ba4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010ba8:	f04f 0901 	mov.w	r9, #1
 8010bac:	4623      	mov	r3, r4
 8010bae:	469a      	mov	sl, r3
 8010bb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010bb4:	b10a      	cbz	r2, 8010bba <_vfiprintf_r+0x86>
 8010bb6:	2a25      	cmp	r2, #37	@ 0x25
 8010bb8:	d1f9      	bne.n	8010bae <_vfiprintf_r+0x7a>
 8010bba:	ebba 0b04 	subs.w	fp, sl, r4
 8010bbe:	d00b      	beq.n	8010bd8 <_vfiprintf_r+0xa4>
 8010bc0:	465b      	mov	r3, fp
 8010bc2:	4622      	mov	r2, r4
 8010bc4:	4629      	mov	r1, r5
 8010bc6:	4630      	mov	r0, r6
 8010bc8:	f7ff ffa2 	bl	8010b10 <__sfputs_r>
 8010bcc:	3001      	adds	r0, #1
 8010bce:	f000 80a7 	beq.w	8010d20 <_vfiprintf_r+0x1ec>
 8010bd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010bd4:	445a      	add	r2, fp
 8010bd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8010bd8:	f89a 3000 	ldrb.w	r3, [sl]
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	f000 809f 	beq.w	8010d20 <_vfiprintf_r+0x1ec>
 8010be2:	2300      	movs	r3, #0
 8010be4:	f04f 32ff 	mov.w	r2, #4294967295
 8010be8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bec:	f10a 0a01 	add.w	sl, sl, #1
 8010bf0:	9304      	str	r3, [sp, #16]
 8010bf2:	9307      	str	r3, [sp, #28]
 8010bf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010bf8:	931a      	str	r3, [sp, #104]	@ 0x68
 8010bfa:	4654      	mov	r4, sl
 8010bfc:	2205      	movs	r2, #5
 8010bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c02:	4853      	ldr	r0, [pc, #332]	@ (8010d50 <_vfiprintf_r+0x21c>)
 8010c04:	f7ef fae4 	bl	80001d0 <memchr>
 8010c08:	9a04      	ldr	r2, [sp, #16]
 8010c0a:	b9d8      	cbnz	r0, 8010c44 <_vfiprintf_r+0x110>
 8010c0c:	06d1      	lsls	r1, r2, #27
 8010c0e:	bf44      	itt	mi
 8010c10:	2320      	movmi	r3, #32
 8010c12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c16:	0713      	lsls	r3, r2, #28
 8010c18:	bf44      	itt	mi
 8010c1a:	232b      	movmi	r3, #43	@ 0x2b
 8010c1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c20:	f89a 3000 	ldrb.w	r3, [sl]
 8010c24:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c26:	d015      	beq.n	8010c54 <_vfiprintf_r+0x120>
 8010c28:	9a07      	ldr	r2, [sp, #28]
 8010c2a:	4654      	mov	r4, sl
 8010c2c:	2000      	movs	r0, #0
 8010c2e:	f04f 0c0a 	mov.w	ip, #10
 8010c32:	4621      	mov	r1, r4
 8010c34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c38:	3b30      	subs	r3, #48	@ 0x30
 8010c3a:	2b09      	cmp	r3, #9
 8010c3c:	d94b      	bls.n	8010cd6 <_vfiprintf_r+0x1a2>
 8010c3e:	b1b0      	cbz	r0, 8010c6e <_vfiprintf_r+0x13a>
 8010c40:	9207      	str	r2, [sp, #28]
 8010c42:	e014      	b.n	8010c6e <_vfiprintf_r+0x13a>
 8010c44:	eba0 0308 	sub.w	r3, r0, r8
 8010c48:	fa09 f303 	lsl.w	r3, r9, r3
 8010c4c:	4313      	orrs	r3, r2
 8010c4e:	9304      	str	r3, [sp, #16]
 8010c50:	46a2      	mov	sl, r4
 8010c52:	e7d2      	b.n	8010bfa <_vfiprintf_r+0xc6>
 8010c54:	9b03      	ldr	r3, [sp, #12]
 8010c56:	1d19      	adds	r1, r3, #4
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	9103      	str	r1, [sp, #12]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	bfbb      	ittet	lt
 8010c60:	425b      	neglt	r3, r3
 8010c62:	f042 0202 	orrlt.w	r2, r2, #2
 8010c66:	9307      	strge	r3, [sp, #28]
 8010c68:	9307      	strlt	r3, [sp, #28]
 8010c6a:	bfb8      	it	lt
 8010c6c:	9204      	strlt	r2, [sp, #16]
 8010c6e:	7823      	ldrb	r3, [r4, #0]
 8010c70:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c72:	d10a      	bne.n	8010c8a <_vfiprintf_r+0x156>
 8010c74:	7863      	ldrb	r3, [r4, #1]
 8010c76:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c78:	d132      	bne.n	8010ce0 <_vfiprintf_r+0x1ac>
 8010c7a:	9b03      	ldr	r3, [sp, #12]
 8010c7c:	1d1a      	adds	r2, r3, #4
 8010c7e:	681b      	ldr	r3, [r3, #0]
 8010c80:	9203      	str	r2, [sp, #12]
 8010c82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c86:	3402      	adds	r4, #2
 8010c88:	9305      	str	r3, [sp, #20]
 8010c8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010d60 <_vfiprintf_r+0x22c>
 8010c8e:	7821      	ldrb	r1, [r4, #0]
 8010c90:	2203      	movs	r2, #3
 8010c92:	4650      	mov	r0, sl
 8010c94:	f7ef fa9c 	bl	80001d0 <memchr>
 8010c98:	b138      	cbz	r0, 8010caa <_vfiprintf_r+0x176>
 8010c9a:	9b04      	ldr	r3, [sp, #16]
 8010c9c:	eba0 000a 	sub.w	r0, r0, sl
 8010ca0:	2240      	movs	r2, #64	@ 0x40
 8010ca2:	4082      	lsls	r2, r0
 8010ca4:	4313      	orrs	r3, r2
 8010ca6:	3401      	adds	r4, #1
 8010ca8:	9304      	str	r3, [sp, #16]
 8010caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cae:	4829      	ldr	r0, [pc, #164]	@ (8010d54 <_vfiprintf_r+0x220>)
 8010cb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010cb4:	2206      	movs	r2, #6
 8010cb6:	f7ef fa8b 	bl	80001d0 <memchr>
 8010cba:	2800      	cmp	r0, #0
 8010cbc:	d03f      	beq.n	8010d3e <_vfiprintf_r+0x20a>
 8010cbe:	4b26      	ldr	r3, [pc, #152]	@ (8010d58 <_vfiprintf_r+0x224>)
 8010cc0:	bb1b      	cbnz	r3, 8010d0a <_vfiprintf_r+0x1d6>
 8010cc2:	9b03      	ldr	r3, [sp, #12]
 8010cc4:	3307      	adds	r3, #7
 8010cc6:	f023 0307 	bic.w	r3, r3, #7
 8010cca:	3308      	adds	r3, #8
 8010ccc:	9303      	str	r3, [sp, #12]
 8010cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cd0:	443b      	add	r3, r7
 8010cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cd4:	e76a      	b.n	8010bac <_vfiprintf_r+0x78>
 8010cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cda:	460c      	mov	r4, r1
 8010cdc:	2001      	movs	r0, #1
 8010cde:	e7a8      	b.n	8010c32 <_vfiprintf_r+0xfe>
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	3401      	adds	r4, #1
 8010ce4:	9305      	str	r3, [sp, #20]
 8010ce6:	4619      	mov	r1, r3
 8010ce8:	f04f 0c0a 	mov.w	ip, #10
 8010cec:	4620      	mov	r0, r4
 8010cee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010cf2:	3a30      	subs	r2, #48	@ 0x30
 8010cf4:	2a09      	cmp	r2, #9
 8010cf6:	d903      	bls.n	8010d00 <_vfiprintf_r+0x1cc>
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d0c6      	beq.n	8010c8a <_vfiprintf_r+0x156>
 8010cfc:	9105      	str	r1, [sp, #20]
 8010cfe:	e7c4      	b.n	8010c8a <_vfiprintf_r+0x156>
 8010d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d04:	4604      	mov	r4, r0
 8010d06:	2301      	movs	r3, #1
 8010d08:	e7f0      	b.n	8010cec <_vfiprintf_r+0x1b8>
 8010d0a:	ab03      	add	r3, sp, #12
 8010d0c:	9300      	str	r3, [sp, #0]
 8010d0e:	462a      	mov	r2, r5
 8010d10:	4b12      	ldr	r3, [pc, #72]	@ (8010d5c <_vfiprintf_r+0x228>)
 8010d12:	a904      	add	r1, sp, #16
 8010d14:	4630      	mov	r0, r6
 8010d16:	f3af 8000 	nop.w
 8010d1a:	4607      	mov	r7, r0
 8010d1c:	1c78      	adds	r0, r7, #1
 8010d1e:	d1d6      	bne.n	8010cce <_vfiprintf_r+0x19a>
 8010d20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010d22:	07d9      	lsls	r1, r3, #31
 8010d24:	d405      	bmi.n	8010d32 <_vfiprintf_r+0x1fe>
 8010d26:	89ab      	ldrh	r3, [r5, #12]
 8010d28:	059a      	lsls	r2, r3, #22
 8010d2a:	d402      	bmi.n	8010d32 <_vfiprintf_r+0x1fe>
 8010d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010d2e:	f7ff fd9b 	bl	8010868 <__retarget_lock_release_recursive>
 8010d32:	89ab      	ldrh	r3, [r5, #12]
 8010d34:	065b      	lsls	r3, r3, #25
 8010d36:	f53f af1f 	bmi.w	8010b78 <_vfiprintf_r+0x44>
 8010d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010d3c:	e71e      	b.n	8010b7c <_vfiprintf_r+0x48>
 8010d3e:	ab03      	add	r3, sp, #12
 8010d40:	9300      	str	r3, [sp, #0]
 8010d42:	462a      	mov	r2, r5
 8010d44:	4b05      	ldr	r3, [pc, #20]	@ (8010d5c <_vfiprintf_r+0x228>)
 8010d46:	a904      	add	r1, sp, #16
 8010d48:	4630      	mov	r0, r6
 8010d4a:	f000 f879 	bl	8010e40 <_printf_i>
 8010d4e:	e7e4      	b.n	8010d1a <_vfiprintf_r+0x1e6>
 8010d50:	080115bb 	.word	0x080115bb
 8010d54:	080115c5 	.word	0x080115c5
 8010d58:	00000000 	.word	0x00000000
 8010d5c:	08010b11 	.word	0x08010b11
 8010d60:	080115c1 	.word	0x080115c1

08010d64 <_printf_common>:
 8010d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d68:	4616      	mov	r6, r2
 8010d6a:	4698      	mov	r8, r3
 8010d6c:	688a      	ldr	r2, [r1, #8]
 8010d6e:	690b      	ldr	r3, [r1, #16]
 8010d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010d74:	4293      	cmp	r3, r2
 8010d76:	bfb8      	it	lt
 8010d78:	4613      	movlt	r3, r2
 8010d7a:	6033      	str	r3, [r6, #0]
 8010d7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010d80:	4607      	mov	r7, r0
 8010d82:	460c      	mov	r4, r1
 8010d84:	b10a      	cbz	r2, 8010d8a <_printf_common+0x26>
 8010d86:	3301      	adds	r3, #1
 8010d88:	6033      	str	r3, [r6, #0]
 8010d8a:	6823      	ldr	r3, [r4, #0]
 8010d8c:	0699      	lsls	r1, r3, #26
 8010d8e:	bf42      	ittt	mi
 8010d90:	6833      	ldrmi	r3, [r6, #0]
 8010d92:	3302      	addmi	r3, #2
 8010d94:	6033      	strmi	r3, [r6, #0]
 8010d96:	6825      	ldr	r5, [r4, #0]
 8010d98:	f015 0506 	ands.w	r5, r5, #6
 8010d9c:	d106      	bne.n	8010dac <_printf_common+0x48>
 8010d9e:	f104 0a19 	add.w	sl, r4, #25
 8010da2:	68e3      	ldr	r3, [r4, #12]
 8010da4:	6832      	ldr	r2, [r6, #0]
 8010da6:	1a9b      	subs	r3, r3, r2
 8010da8:	42ab      	cmp	r3, r5
 8010daa:	dc26      	bgt.n	8010dfa <_printf_common+0x96>
 8010dac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010db0:	6822      	ldr	r2, [r4, #0]
 8010db2:	3b00      	subs	r3, #0
 8010db4:	bf18      	it	ne
 8010db6:	2301      	movne	r3, #1
 8010db8:	0692      	lsls	r2, r2, #26
 8010dba:	d42b      	bmi.n	8010e14 <_printf_common+0xb0>
 8010dbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010dc0:	4641      	mov	r1, r8
 8010dc2:	4638      	mov	r0, r7
 8010dc4:	47c8      	blx	r9
 8010dc6:	3001      	adds	r0, #1
 8010dc8:	d01e      	beq.n	8010e08 <_printf_common+0xa4>
 8010dca:	6823      	ldr	r3, [r4, #0]
 8010dcc:	6922      	ldr	r2, [r4, #16]
 8010dce:	f003 0306 	and.w	r3, r3, #6
 8010dd2:	2b04      	cmp	r3, #4
 8010dd4:	bf02      	ittt	eq
 8010dd6:	68e5      	ldreq	r5, [r4, #12]
 8010dd8:	6833      	ldreq	r3, [r6, #0]
 8010dda:	1aed      	subeq	r5, r5, r3
 8010ddc:	68a3      	ldr	r3, [r4, #8]
 8010dde:	bf0c      	ite	eq
 8010de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010de4:	2500      	movne	r5, #0
 8010de6:	4293      	cmp	r3, r2
 8010de8:	bfc4      	itt	gt
 8010dea:	1a9b      	subgt	r3, r3, r2
 8010dec:	18ed      	addgt	r5, r5, r3
 8010dee:	2600      	movs	r6, #0
 8010df0:	341a      	adds	r4, #26
 8010df2:	42b5      	cmp	r5, r6
 8010df4:	d11a      	bne.n	8010e2c <_printf_common+0xc8>
 8010df6:	2000      	movs	r0, #0
 8010df8:	e008      	b.n	8010e0c <_printf_common+0xa8>
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	4652      	mov	r2, sl
 8010dfe:	4641      	mov	r1, r8
 8010e00:	4638      	mov	r0, r7
 8010e02:	47c8      	blx	r9
 8010e04:	3001      	adds	r0, #1
 8010e06:	d103      	bne.n	8010e10 <_printf_common+0xac>
 8010e08:	f04f 30ff 	mov.w	r0, #4294967295
 8010e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e10:	3501      	adds	r5, #1
 8010e12:	e7c6      	b.n	8010da2 <_printf_common+0x3e>
 8010e14:	18e1      	adds	r1, r4, r3
 8010e16:	1c5a      	adds	r2, r3, #1
 8010e18:	2030      	movs	r0, #48	@ 0x30
 8010e1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010e1e:	4422      	add	r2, r4
 8010e20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010e24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010e28:	3302      	adds	r3, #2
 8010e2a:	e7c7      	b.n	8010dbc <_printf_common+0x58>
 8010e2c:	2301      	movs	r3, #1
 8010e2e:	4622      	mov	r2, r4
 8010e30:	4641      	mov	r1, r8
 8010e32:	4638      	mov	r0, r7
 8010e34:	47c8      	blx	r9
 8010e36:	3001      	adds	r0, #1
 8010e38:	d0e6      	beq.n	8010e08 <_printf_common+0xa4>
 8010e3a:	3601      	adds	r6, #1
 8010e3c:	e7d9      	b.n	8010df2 <_printf_common+0x8e>
	...

08010e40 <_printf_i>:
 8010e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010e44:	7e0f      	ldrb	r7, [r1, #24]
 8010e46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010e48:	2f78      	cmp	r7, #120	@ 0x78
 8010e4a:	4691      	mov	r9, r2
 8010e4c:	4680      	mov	r8, r0
 8010e4e:	460c      	mov	r4, r1
 8010e50:	469a      	mov	sl, r3
 8010e52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010e56:	d807      	bhi.n	8010e68 <_printf_i+0x28>
 8010e58:	2f62      	cmp	r7, #98	@ 0x62
 8010e5a:	d80a      	bhi.n	8010e72 <_printf_i+0x32>
 8010e5c:	2f00      	cmp	r7, #0
 8010e5e:	f000 80d2 	beq.w	8011006 <_printf_i+0x1c6>
 8010e62:	2f58      	cmp	r7, #88	@ 0x58
 8010e64:	f000 80b9 	beq.w	8010fda <_printf_i+0x19a>
 8010e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010e6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010e70:	e03a      	b.n	8010ee8 <_printf_i+0xa8>
 8010e72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010e76:	2b15      	cmp	r3, #21
 8010e78:	d8f6      	bhi.n	8010e68 <_printf_i+0x28>
 8010e7a:	a101      	add	r1, pc, #4	@ (adr r1, 8010e80 <_printf_i+0x40>)
 8010e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010e80:	08010ed9 	.word	0x08010ed9
 8010e84:	08010eed 	.word	0x08010eed
 8010e88:	08010e69 	.word	0x08010e69
 8010e8c:	08010e69 	.word	0x08010e69
 8010e90:	08010e69 	.word	0x08010e69
 8010e94:	08010e69 	.word	0x08010e69
 8010e98:	08010eed 	.word	0x08010eed
 8010e9c:	08010e69 	.word	0x08010e69
 8010ea0:	08010e69 	.word	0x08010e69
 8010ea4:	08010e69 	.word	0x08010e69
 8010ea8:	08010e69 	.word	0x08010e69
 8010eac:	08010fed 	.word	0x08010fed
 8010eb0:	08010f17 	.word	0x08010f17
 8010eb4:	08010fa7 	.word	0x08010fa7
 8010eb8:	08010e69 	.word	0x08010e69
 8010ebc:	08010e69 	.word	0x08010e69
 8010ec0:	0801100f 	.word	0x0801100f
 8010ec4:	08010e69 	.word	0x08010e69
 8010ec8:	08010f17 	.word	0x08010f17
 8010ecc:	08010e69 	.word	0x08010e69
 8010ed0:	08010e69 	.word	0x08010e69
 8010ed4:	08010faf 	.word	0x08010faf
 8010ed8:	6833      	ldr	r3, [r6, #0]
 8010eda:	1d1a      	adds	r2, r3, #4
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	6032      	str	r2, [r6, #0]
 8010ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010ee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010ee8:	2301      	movs	r3, #1
 8010eea:	e09d      	b.n	8011028 <_printf_i+0x1e8>
 8010eec:	6833      	ldr	r3, [r6, #0]
 8010eee:	6820      	ldr	r0, [r4, #0]
 8010ef0:	1d19      	adds	r1, r3, #4
 8010ef2:	6031      	str	r1, [r6, #0]
 8010ef4:	0606      	lsls	r6, r0, #24
 8010ef6:	d501      	bpl.n	8010efc <_printf_i+0xbc>
 8010ef8:	681d      	ldr	r5, [r3, #0]
 8010efa:	e003      	b.n	8010f04 <_printf_i+0xc4>
 8010efc:	0645      	lsls	r5, r0, #25
 8010efe:	d5fb      	bpl.n	8010ef8 <_printf_i+0xb8>
 8010f00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010f04:	2d00      	cmp	r5, #0
 8010f06:	da03      	bge.n	8010f10 <_printf_i+0xd0>
 8010f08:	232d      	movs	r3, #45	@ 0x2d
 8010f0a:	426d      	negs	r5, r5
 8010f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f10:	4859      	ldr	r0, [pc, #356]	@ (8011078 <_printf_i+0x238>)
 8010f12:	230a      	movs	r3, #10
 8010f14:	e011      	b.n	8010f3a <_printf_i+0xfa>
 8010f16:	6821      	ldr	r1, [r4, #0]
 8010f18:	6833      	ldr	r3, [r6, #0]
 8010f1a:	0608      	lsls	r0, r1, #24
 8010f1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010f20:	d402      	bmi.n	8010f28 <_printf_i+0xe8>
 8010f22:	0649      	lsls	r1, r1, #25
 8010f24:	bf48      	it	mi
 8010f26:	b2ad      	uxthmi	r5, r5
 8010f28:	2f6f      	cmp	r7, #111	@ 0x6f
 8010f2a:	4853      	ldr	r0, [pc, #332]	@ (8011078 <_printf_i+0x238>)
 8010f2c:	6033      	str	r3, [r6, #0]
 8010f2e:	bf14      	ite	ne
 8010f30:	230a      	movne	r3, #10
 8010f32:	2308      	moveq	r3, #8
 8010f34:	2100      	movs	r1, #0
 8010f36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010f3a:	6866      	ldr	r6, [r4, #4]
 8010f3c:	60a6      	str	r6, [r4, #8]
 8010f3e:	2e00      	cmp	r6, #0
 8010f40:	bfa2      	ittt	ge
 8010f42:	6821      	ldrge	r1, [r4, #0]
 8010f44:	f021 0104 	bicge.w	r1, r1, #4
 8010f48:	6021      	strge	r1, [r4, #0]
 8010f4a:	b90d      	cbnz	r5, 8010f50 <_printf_i+0x110>
 8010f4c:	2e00      	cmp	r6, #0
 8010f4e:	d04b      	beq.n	8010fe8 <_printf_i+0x1a8>
 8010f50:	4616      	mov	r6, r2
 8010f52:	fbb5 f1f3 	udiv	r1, r5, r3
 8010f56:	fb03 5711 	mls	r7, r3, r1, r5
 8010f5a:	5dc7      	ldrb	r7, [r0, r7]
 8010f5c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010f60:	462f      	mov	r7, r5
 8010f62:	42bb      	cmp	r3, r7
 8010f64:	460d      	mov	r5, r1
 8010f66:	d9f4      	bls.n	8010f52 <_printf_i+0x112>
 8010f68:	2b08      	cmp	r3, #8
 8010f6a:	d10b      	bne.n	8010f84 <_printf_i+0x144>
 8010f6c:	6823      	ldr	r3, [r4, #0]
 8010f6e:	07df      	lsls	r7, r3, #31
 8010f70:	d508      	bpl.n	8010f84 <_printf_i+0x144>
 8010f72:	6923      	ldr	r3, [r4, #16]
 8010f74:	6861      	ldr	r1, [r4, #4]
 8010f76:	4299      	cmp	r1, r3
 8010f78:	bfde      	ittt	le
 8010f7a:	2330      	movle	r3, #48	@ 0x30
 8010f7c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010f80:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010f84:	1b92      	subs	r2, r2, r6
 8010f86:	6122      	str	r2, [r4, #16]
 8010f88:	f8cd a000 	str.w	sl, [sp]
 8010f8c:	464b      	mov	r3, r9
 8010f8e:	aa03      	add	r2, sp, #12
 8010f90:	4621      	mov	r1, r4
 8010f92:	4640      	mov	r0, r8
 8010f94:	f7ff fee6 	bl	8010d64 <_printf_common>
 8010f98:	3001      	adds	r0, #1
 8010f9a:	d14a      	bne.n	8011032 <_printf_i+0x1f2>
 8010f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8010fa0:	b004      	add	sp, #16
 8010fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fa6:	6823      	ldr	r3, [r4, #0]
 8010fa8:	f043 0320 	orr.w	r3, r3, #32
 8010fac:	6023      	str	r3, [r4, #0]
 8010fae:	4833      	ldr	r0, [pc, #204]	@ (801107c <_printf_i+0x23c>)
 8010fb0:	2778      	movs	r7, #120	@ 0x78
 8010fb2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010fb6:	6823      	ldr	r3, [r4, #0]
 8010fb8:	6831      	ldr	r1, [r6, #0]
 8010fba:	061f      	lsls	r7, r3, #24
 8010fbc:	f851 5b04 	ldr.w	r5, [r1], #4
 8010fc0:	d402      	bmi.n	8010fc8 <_printf_i+0x188>
 8010fc2:	065f      	lsls	r7, r3, #25
 8010fc4:	bf48      	it	mi
 8010fc6:	b2ad      	uxthmi	r5, r5
 8010fc8:	6031      	str	r1, [r6, #0]
 8010fca:	07d9      	lsls	r1, r3, #31
 8010fcc:	bf44      	itt	mi
 8010fce:	f043 0320 	orrmi.w	r3, r3, #32
 8010fd2:	6023      	strmi	r3, [r4, #0]
 8010fd4:	b11d      	cbz	r5, 8010fde <_printf_i+0x19e>
 8010fd6:	2310      	movs	r3, #16
 8010fd8:	e7ac      	b.n	8010f34 <_printf_i+0xf4>
 8010fda:	4827      	ldr	r0, [pc, #156]	@ (8011078 <_printf_i+0x238>)
 8010fdc:	e7e9      	b.n	8010fb2 <_printf_i+0x172>
 8010fde:	6823      	ldr	r3, [r4, #0]
 8010fe0:	f023 0320 	bic.w	r3, r3, #32
 8010fe4:	6023      	str	r3, [r4, #0]
 8010fe6:	e7f6      	b.n	8010fd6 <_printf_i+0x196>
 8010fe8:	4616      	mov	r6, r2
 8010fea:	e7bd      	b.n	8010f68 <_printf_i+0x128>
 8010fec:	6833      	ldr	r3, [r6, #0]
 8010fee:	6825      	ldr	r5, [r4, #0]
 8010ff0:	6961      	ldr	r1, [r4, #20]
 8010ff2:	1d18      	adds	r0, r3, #4
 8010ff4:	6030      	str	r0, [r6, #0]
 8010ff6:	062e      	lsls	r6, r5, #24
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	d501      	bpl.n	8011000 <_printf_i+0x1c0>
 8010ffc:	6019      	str	r1, [r3, #0]
 8010ffe:	e002      	b.n	8011006 <_printf_i+0x1c6>
 8011000:	0668      	lsls	r0, r5, #25
 8011002:	d5fb      	bpl.n	8010ffc <_printf_i+0x1bc>
 8011004:	8019      	strh	r1, [r3, #0]
 8011006:	2300      	movs	r3, #0
 8011008:	6123      	str	r3, [r4, #16]
 801100a:	4616      	mov	r6, r2
 801100c:	e7bc      	b.n	8010f88 <_printf_i+0x148>
 801100e:	6833      	ldr	r3, [r6, #0]
 8011010:	1d1a      	adds	r2, r3, #4
 8011012:	6032      	str	r2, [r6, #0]
 8011014:	681e      	ldr	r6, [r3, #0]
 8011016:	6862      	ldr	r2, [r4, #4]
 8011018:	2100      	movs	r1, #0
 801101a:	4630      	mov	r0, r6
 801101c:	f7ef f8d8 	bl	80001d0 <memchr>
 8011020:	b108      	cbz	r0, 8011026 <_printf_i+0x1e6>
 8011022:	1b80      	subs	r0, r0, r6
 8011024:	6060      	str	r0, [r4, #4]
 8011026:	6863      	ldr	r3, [r4, #4]
 8011028:	6123      	str	r3, [r4, #16]
 801102a:	2300      	movs	r3, #0
 801102c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011030:	e7aa      	b.n	8010f88 <_printf_i+0x148>
 8011032:	6923      	ldr	r3, [r4, #16]
 8011034:	4632      	mov	r2, r6
 8011036:	4649      	mov	r1, r9
 8011038:	4640      	mov	r0, r8
 801103a:	47d0      	blx	sl
 801103c:	3001      	adds	r0, #1
 801103e:	d0ad      	beq.n	8010f9c <_printf_i+0x15c>
 8011040:	6823      	ldr	r3, [r4, #0]
 8011042:	079b      	lsls	r3, r3, #30
 8011044:	d413      	bmi.n	801106e <_printf_i+0x22e>
 8011046:	68e0      	ldr	r0, [r4, #12]
 8011048:	9b03      	ldr	r3, [sp, #12]
 801104a:	4298      	cmp	r0, r3
 801104c:	bfb8      	it	lt
 801104e:	4618      	movlt	r0, r3
 8011050:	e7a6      	b.n	8010fa0 <_printf_i+0x160>
 8011052:	2301      	movs	r3, #1
 8011054:	4632      	mov	r2, r6
 8011056:	4649      	mov	r1, r9
 8011058:	4640      	mov	r0, r8
 801105a:	47d0      	blx	sl
 801105c:	3001      	adds	r0, #1
 801105e:	d09d      	beq.n	8010f9c <_printf_i+0x15c>
 8011060:	3501      	adds	r5, #1
 8011062:	68e3      	ldr	r3, [r4, #12]
 8011064:	9903      	ldr	r1, [sp, #12]
 8011066:	1a5b      	subs	r3, r3, r1
 8011068:	42ab      	cmp	r3, r5
 801106a:	dcf2      	bgt.n	8011052 <_printf_i+0x212>
 801106c:	e7eb      	b.n	8011046 <_printf_i+0x206>
 801106e:	2500      	movs	r5, #0
 8011070:	f104 0619 	add.w	r6, r4, #25
 8011074:	e7f5      	b.n	8011062 <_printf_i+0x222>
 8011076:	bf00      	nop
 8011078:	080115cc 	.word	0x080115cc
 801107c:	080115dd 	.word	0x080115dd

08011080 <__swbuf_r>:
 8011080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011082:	460e      	mov	r6, r1
 8011084:	4614      	mov	r4, r2
 8011086:	4605      	mov	r5, r0
 8011088:	b118      	cbz	r0, 8011092 <__swbuf_r+0x12>
 801108a:	6a03      	ldr	r3, [r0, #32]
 801108c:	b90b      	cbnz	r3, 8011092 <__swbuf_r+0x12>
 801108e:	f7ff fae7 	bl	8010660 <__sinit>
 8011092:	69a3      	ldr	r3, [r4, #24]
 8011094:	60a3      	str	r3, [r4, #8]
 8011096:	89a3      	ldrh	r3, [r4, #12]
 8011098:	071a      	lsls	r2, r3, #28
 801109a:	d501      	bpl.n	80110a0 <__swbuf_r+0x20>
 801109c:	6923      	ldr	r3, [r4, #16]
 801109e:	b943      	cbnz	r3, 80110b2 <__swbuf_r+0x32>
 80110a0:	4621      	mov	r1, r4
 80110a2:	4628      	mov	r0, r5
 80110a4:	f000 f82a 	bl	80110fc <__swsetup_r>
 80110a8:	b118      	cbz	r0, 80110b2 <__swbuf_r+0x32>
 80110aa:	f04f 37ff 	mov.w	r7, #4294967295
 80110ae:	4638      	mov	r0, r7
 80110b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80110b2:	6823      	ldr	r3, [r4, #0]
 80110b4:	6922      	ldr	r2, [r4, #16]
 80110b6:	1a98      	subs	r0, r3, r2
 80110b8:	6963      	ldr	r3, [r4, #20]
 80110ba:	b2f6      	uxtb	r6, r6
 80110bc:	4283      	cmp	r3, r0
 80110be:	4637      	mov	r7, r6
 80110c0:	dc05      	bgt.n	80110ce <__swbuf_r+0x4e>
 80110c2:	4621      	mov	r1, r4
 80110c4:	4628      	mov	r0, r5
 80110c6:	f7ff fccb 	bl	8010a60 <_fflush_r>
 80110ca:	2800      	cmp	r0, #0
 80110cc:	d1ed      	bne.n	80110aa <__swbuf_r+0x2a>
 80110ce:	68a3      	ldr	r3, [r4, #8]
 80110d0:	3b01      	subs	r3, #1
 80110d2:	60a3      	str	r3, [r4, #8]
 80110d4:	6823      	ldr	r3, [r4, #0]
 80110d6:	1c5a      	adds	r2, r3, #1
 80110d8:	6022      	str	r2, [r4, #0]
 80110da:	701e      	strb	r6, [r3, #0]
 80110dc:	6962      	ldr	r2, [r4, #20]
 80110de:	1c43      	adds	r3, r0, #1
 80110e0:	429a      	cmp	r2, r3
 80110e2:	d004      	beq.n	80110ee <__swbuf_r+0x6e>
 80110e4:	89a3      	ldrh	r3, [r4, #12]
 80110e6:	07db      	lsls	r3, r3, #31
 80110e8:	d5e1      	bpl.n	80110ae <__swbuf_r+0x2e>
 80110ea:	2e0a      	cmp	r6, #10
 80110ec:	d1df      	bne.n	80110ae <__swbuf_r+0x2e>
 80110ee:	4621      	mov	r1, r4
 80110f0:	4628      	mov	r0, r5
 80110f2:	f7ff fcb5 	bl	8010a60 <_fflush_r>
 80110f6:	2800      	cmp	r0, #0
 80110f8:	d0d9      	beq.n	80110ae <__swbuf_r+0x2e>
 80110fa:	e7d6      	b.n	80110aa <__swbuf_r+0x2a>

080110fc <__swsetup_r>:
 80110fc:	b538      	push	{r3, r4, r5, lr}
 80110fe:	4b29      	ldr	r3, [pc, #164]	@ (80111a4 <__swsetup_r+0xa8>)
 8011100:	4605      	mov	r5, r0
 8011102:	6818      	ldr	r0, [r3, #0]
 8011104:	460c      	mov	r4, r1
 8011106:	b118      	cbz	r0, 8011110 <__swsetup_r+0x14>
 8011108:	6a03      	ldr	r3, [r0, #32]
 801110a:	b90b      	cbnz	r3, 8011110 <__swsetup_r+0x14>
 801110c:	f7ff faa8 	bl	8010660 <__sinit>
 8011110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011114:	0719      	lsls	r1, r3, #28
 8011116:	d422      	bmi.n	801115e <__swsetup_r+0x62>
 8011118:	06da      	lsls	r2, r3, #27
 801111a:	d407      	bmi.n	801112c <__swsetup_r+0x30>
 801111c:	2209      	movs	r2, #9
 801111e:	602a      	str	r2, [r5, #0]
 8011120:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011124:	81a3      	strh	r3, [r4, #12]
 8011126:	f04f 30ff 	mov.w	r0, #4294967295
 801112a:	e033      	b.n	8011194 <__swsetup_r+0x98>
 801112c:	0758      	lsls	r0, r3, #29
 801112e:	d512      	bpl.n	8011156 <__swsetup_r+0x5a>
 8011130:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011132:	b141      	cbz	r1, 8011146 <__swsetup_r+0x4a>
 8011134:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011138:	4299      	cmp	r1, r3
 801113a:	d002      	beq.n	8011142 <__swsetup_r+0x46>
 801113c:	4628      	mov	r0, r5
 801113e:	f7ff fbc1 	bl	80108c4 <_free_r>
 8011142:	2300      	movs	r3, #0
 8011144:	6363      	str	r3, [r4, #52]	@ 0x34
 8011146:	89a3      	ldrh	r3, [r4, #12]
 8011148:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801114c:	81a3      	strh	r3, [r4, #12]
 801114e:	2300      	movs	r3, #0
 8011150:	6063      	str	r3, [r4, #4]
 8011152:	6923      	ldr	r3, [r4, #16]
 8011154:	6023      	str	r3, [r4, #0]
 8011156:	89a3      	ldrh	r3, [r4, #12]
 8011158:	f043 0308 	orr.w	r3, r3, #8
 801115c:	81a3      	strh	r3, [r4, #12]
 801115e:	6923      	ldr	r3, [r4, #16]
 8011160:	b94b      	cbnz	r3, 8011176 <__swsetup_r+0x7a>
 8011162:	89a3      	ldrh	r3, [r4, #12]
 8011164:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801116c:	d003      	beq.n	8011176 <__swsetup_r+0x7a>
 801116e:	4621      	mov	r1, r4
 8011170:	4628      	mov	r0, r5
 8011172:	f000 f883 	bl	801127c <__smakebuf_r>
 8011176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801117a:	f013 0201 	ands.w	r2, r3, #1
 801117e:	d00a      	beq.n	8011196 <__swsetup_r+0x9a>
 8011180:	2200      	movs	r2, #0
 8011182:	60a2      	str	r2, [r4, #8]
 8011184:	6962      	ldr	r2, [r4, #20]
 8011186:	4252      	negs	r2, r2
 8011188:	61a2      	str	r2, [r4, #24]
 801118a:	6922      	ldr	r2, [r4, #16]
 801118c:	b942      	cbnz	r2, 80111a0 <__swsetup_r+0xa4>
 801118e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011192:	d1c5      	bne.n	8011120 <__swsetup_r+0x24>
 8011194:	bd38      	pop	{r3, r4, r5, pc}
 8011196:	0799      	lsls	r1, r3, #30
 8011198:	bf58      	it	pl
 801119a:	6962      	ldrpl	r2, [r4, #20]
 801119c:	60a2      	str	r2, [r4, #8]
 801119e:	e7f4      	b.n	801118a <__swsetup_r+0x8e>
 80111a0:	2000      	movs	r0, #0
 80111a2:	e7f7      	b.n	8011194 <__swsetup_r+0x98>
 80111a4:	2000005c 	.word	0x2000005c

080111a8 <_raise_r>:
 80111a8:	291f      	cmp	r1, #31
 80111aa:	b538      	push	{r3, r4, r5, lr}
 80111ac:	4605      	mov	r5, r0
 80111ae:	460c      	mov	r4, r1
 80111b0:	d904      	bls.n	80111bc <_raise_r+0x14>
 80111b2:	2316      	movs	r3, #22
 80111b4:	6003      	str	r3, [r0, #0]
 80111b6:	f04f 30ff 	mov.w	r0, #4294967295
 80111ba:	bd38      	pop	{r3, r4, r5, pc}
 80111bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80111be:	b112      	cbz	r2, 80111c6 <_raise_r+0x1e>
 80111c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80111c4:	b94b      	cbnz	r3, 80111da <_raise_r+0x32>
 80111c6:	4628      	mov	r0, r5
 80111c8:	f000 f830 	bl	801122c <_getpid_r>
 80111cc:	4622      	mov	r2, r4
 80111ce:	4601      	mov	r1, r0
 80111d0:	4628      	mov	r0, r5
 80111d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111d6:	f000 b817 	b.w	8011208 <_kill_r>
 80111da:	2b01      	cmp	r3, #1
 80111dc:	d00a      	beq.n	80111f4 <_raise_r+0x4c>
 80111de:	1c59      	adds	r1, r3, #1
 80111e0:	d103      	bne.n	80111ea <_raise_r+0x42>
 80111e2:	2316      	movs	r3, #22
 80111e4:	6003      	str	r3, [r0, #0]
 80111e6:	2001      	movs	r0, #1
 80111e8:	e7e7      	b.n	80111ba <_raise_r+0x12>
 80111ea:	2100      	movs	r1, #0
 80111ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80111f0:	4620      	mov	r0, r4
 80111f2:	4798      	blx	r3
 80111f4:	2000      	movs	r0, #0
 80111f6:	e7e0      	b.n	80111ba <_raise_r+0x12>

080111f8 <raise>:
 80111f8:	4b02      	ldr	r3, [pc, #8]	@ (8011204 <raise+0xc>)
 80111fa:	4601      	mov	r1, r0
 80111fc:	6818      	ldr	r0, [r3, #0]
 80111fe:	f7ff bfd3 	b.w	80111a8 <_raise_r>
 8011202:	bf00      	nop
 8011204:	2000005c 	.word	0x2000005c

08011208 <_kill_r>:
 8011208:	b538      	push	{r3, r4, r5, lr}
 801120a:	4d07      	ldr	r5, [pc, #28]	@ (8011228 <_kill_r+0x20>)
 801120c:	2300      	movs	r3, #0
 801120e:	4604      	mov	r4, r0
 8011210:	4608      	mov	r0, r1
 8011212:	4611      	mov	r1, r2
 8011214:	602b      	str	r3, [r5, #0]
 8011216:	f7f0 fbcb 	bl	80019b0 <_kill>
 801121a:	1c43      	adds	r3, r0, #1
 801121c:	d102      	bne.n	8011224 <_kill_r+0x1c>
 801121e:	682b      	ldr	r3, [r5, #0]
 8011220:	b103      	cbz	r3, 8011224 <_kill_r+0x1c>
 8011222:	6023      	str	r3, [r4, #0]
 8011224:	bd38      	pop	{r3, r4, r5, pc}
 8011226:	bf00      	nop
 8011228:	200094fc 	.word	0x200094fc

0801122c <_getpid_r>:
 801122c:	f7f0 bbb8 	b.w	80019a0 <_getpid>

08011230 <__swhatbuf_r>:
 8011230:	b570      	push	{r4, r5, r6, lr}
 8011232:	460c      	mov	r4, r1
 8011234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011238:	2900      	cmp	r1, #0
 801123a:	b096      	sub	sp, #88	@ 0x58
 801123c:	4615      	mov	r5, r2
 801123e:	461e      	mov	r6, r3
 8011240:	da0d      	bge.n	801125e <__swhatbuf_r+0x2e>
 8011242:	89a3      	ldrh	r3, [r4, #12]
 8011244:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011248:	f04f 0100 	mov.w	r1, #0
 801124c:	bf14      	ite	ne
 801124e:	2340      	movne	r3, #64	@ 0x40
 8011250:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011254:	2000      	movs	r0, #0
 8011256:	6031      	str	r1, [r6, #0]
 8011258:	602b      	str	r3, [r5, #0]
 801125a:	b016      	add	sp, #88	@ 0x58
 801125c:	bd70      	pop	{r4, r5, r6, pc}
 801125e:	466a      	mov	r2, sp
 8011260:	f000 f848 	bl	80112f4 <_fstat_r>
 8011264:	2800      	cmp	r0, #0
 8011266:	dbec      	blt.n	8011242 <__swhatbuf_r+0x12>
 8011268:	9901      	ldr	r1, [sp, #4]
 801126a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801126e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011272:	4259      	negs	r1, r3
 8011274:	4159      	adcs	r1, r3
 8011276:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801127a:	e7eb      	b.n	8011254 <__swhatbuf_r+0x24>

0801127c <__smakebuf_r>:
 801127c:	898b      	ldrh	r3, [r1, #12]
 801127e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011280:	079d      	lsls	r5, r3, #30
 8011282:	4606      	mov	r6, r0
 8011284:	460c      	mov	r4, r1
 8011286:	d507      	bpl.n	8011298 <__smakebuf_r+0x1c>
 8011288:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801128c:	6023      	str	r3, [r4, #0]
 801128e:	6123      	str	r3, [r4, #16]
 8011290:	2301      	movs	r3, #1
 8011292:	6163      	str	r3, [r4, #20]
 8011294:	b003      	add	sp, #12
 8011296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011298:	ab01      	add	r3, sp, #4
 801129a:	466a      	mov	r2, sp
 801129c:	f7ff ffc8 	bl	8011230 <__swhatbuf_r>
 80112a0:	9f00      	ldr	r7, [sp, #0]
 80112a2:	4605      	mov	r5, r0
 80112a4:	4639      	mov	r1, r7
 80112a6:	4630      	mov	r0, r6
 80112a8:	f7ff f884 	bl	80103b4 <_malloc_r>
 80112ac:	b948      	cbnz	r0, 80112c2 <__smakebuf_r+0x46>
 80112ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112b2:	059a      	lsls	r2, r3, #22
 80112b4:	d4ee      	bmi.n	8011294 <__smakebuf_r+0x18>
 80112b6:	f023 0303 	bic.w	r3, r3, #3
 80112ba:	f043 0302 	orr.w	r3, r3, #2
 80112be:	81a3      	strh	r3, [r4, #12]
 80112c0:	e7e2      	b.n	8011288 <__smakebuf_r+0xc>
 80112c2:	89a3      	ldrh	r3, [r4, #12]
 80112c4:	6020      	str	r0, [r4, #0]
 80112c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112ca:	81a3      	strh	r3, [r4, #12]
 80112cc:	9b01      	ldr	r3, [sp, #4]
 80112ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80112d2:	b15b      	cbz	r3, 80112ec <__smakebuf_r+0x70>
 80112d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80112d8:	4630      	mov	r0, r6
 80112da:	f000 f81d 	bl	8011318 <_isatty_r>
 80112de:	b128      	cbz	r0, 80112ec <__smakebuf_r+0x70>
 80112e0:	89a3      	ldrh	r3, [r4, #12]
 80112e2:	f023 0303 	bic.w	r3, r3, #3
 80112e6:	f043 0301 	orr.w	r3, r3, #1
 80112ea:	81a3      	strh	r3, [r4, #12]
 80112ec:	89a3      	ldrh	r3, [r4, #12]
 80112ee:	431d      	orrs	r5, r3
 80112f0:	81a5      	strh	r5, [r4, #12]
 80112f2:	e7cf      	b.n	8011294 <__smakebuf_r+0x18>

080112f4 <_fstat_r>:
 80112f4:	b538      	push	{r3, r4, r5, lr}
 80112f6:	4d07      	ldr	r5, [pc, #28]	@ (8011314 <_fstat_r+0x20>)
 80112f8:	2300      	movs	r3, #0
 80112fa:	4604      	mov	r4, r0
 80112fc:	4608      	mov	r0, r1
 80112fe:	4611      	mov	r1, r2
 8011300:	602b      	str	r3, [r5, #0]
 8011302:	f7f0 fbb5 	bl	8001a70 <_fstat>
 8011306:	1c43      	adds	r3, r0, #1
 8011308:	d102      	bne.n	8011310 <_fstat_r+0x1c>
 801130a:	682b      	ldr	r3, [r5, #0]
 801130c:	b103      	cbz	r3, 8011310 <_fstat_r+0x1c>
 801130e:	6023      	str	r3, [r4, #0]
 8011310:	bd38      	pop	{r3, r4, r5, pc}
 8011312:	bf00      	nop
 8011314:	200094fc 	.word	0x200094fc

08011318 <_isatty_r>:
 8011318:	b538      	push	{r3, r4, r5, lr}
 801131a:	4d06      	ldr	r5, [pc, #24]	@ (8011334 <_isatty_r+0x1c>)
 801131c:	2300      	movs	r3, #0
 801131e:	4604      	mov	r4, r0
 8011320:	4608      	mov	r0, r1
 8011322:	602b      	str	r3, [r5, #0]
 8011324:	f7f0 fbb4 	bl	8001a90 <_isatty>
 8011328:	1c43      	adds	r3, r0, #1
 801132a:	d102      	bne.n	8011332 <_isatty_r+0x1a>
 801132c:	682b      	ldr	r3, [r5, #0]
 801132e:	b103      	cbz	r3, 8011332 <_isatty_r+0x1a>
 8011330:	6023      	str	r3, [r4, #0]
 8011332:	bd38      	pop	{r3, r4, r5, pc}
 8011334:	200094fc 	.word	0x200094fc

08011338 <_init>:
 8011338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801133a:	bf00      	nop
 801133c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801133e:	bc08      	pop	{r3}
 8011340:	469e      	mov	lr, r3
 8011342:	4770      	bx	lr

08011344 <_fini>:
 8011344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011346:	bf00      	nop
 8011348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801134a:	bc08      	pop	{r3}
 801134c:	469e      	mov	lr, r3
 801134e:	4770      	bx	lr
