
object0.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 85 fc  	addi	a0, a0, -56

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 06 fc  	addi	a2, a2, -64
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <conv>:
800000b8: 13 01 c1 03  	addi	sp, sp, 60
800000bc: 13 02 82 00  	addi	tp, tp, 8
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 22 11 fc  	sw	ra, -60(sp)
800000cc: 83 22 45 03  	lw	t0, 52(a0)
800000d0: 23 28 51 fc  	sw	t0, -48(sp)
800000d4: 83 22 05 03  	lw	t0, 48(a0)
800000d8: 23 26 51 fc  	sw	t0, -52(sp)
800000dc: 83 22 c5 02  	lw	t0, 44(a0)
800000e0: 23 28 51 fe  	sw	t0, -16(sp)
800000e4: 83 22 85 02  	lw	t0, 40(a0)
800000e8: 23 2e 51 fe  	sw	t0, -4(sp)
800000ec: 83 22 45 02  	lw	t0, 36(a0)
800000f0: 23 2a 51 fe  	sw	t0, -12(sp)
800000f4: 83 22 05 02  	lw	t0, 32(a0)
800000f8: 23 22 51 fe  	sw	t0, -28(sp)
800000fc: 83 22 c5 01  	lw	t0, 28(a0)
80000100: 23 20 51 fe  	sw	t0, -32(sp)
80000104: 83 22 85 01  	lw	t0, 24(a0)
80000108: 23 2e 51 fc  	sw	t0, -36(sp)
8000010c: 83 22 45 01  	lw	t0, 20(a0)
80000110: 23 2c 51 fc  	sw	t0, -40(sp)
80000114: 83 22 05 01  	lw	t0, 16(a0)
80000118: 23 24 51 fe  	sw	t0, -24(sp)
8000011c: 83 22 c5 00  	lw	t0, 12(a0)
80000120: 23 2c 51 fe  	sw	t0, -8(sp)
80000124: 83 22 45 00  	lw	t0, 4(a0)
80000128: 23 24 51 fc  	sw	t0, -56(sp)
8000012c: 83 22 05 00  	lw	t0, 0(a0)
80000130: 23 2a 51 fc  	sw	t0, -44(sp)
80000134: 83 22 85 00  	lw	t0, 8(a0)
80000138: 23 26 51 fe  	sw	t0, -20(sp)
8000013c: 57 40 00 5e  	vmv.v.x	v0, zero
80000140: ef 00 00 21  	jal	0x80000350 <_Z13get_global_idj>
80000144: 0b 20 80 00  	regext	zero, zero, 8
80000148: 2b 2c 00 fe  	vsw.v	v0, -8(v0)
8000014c: 93 02 10 00  	li	t0, 1
80000150: 57 c0 02 5e  	vmv.v.x	v0, t0
80000154: ef 00 c0 1f  	jal	0x80000350 <_Z13get_global_idj>
80000158: 0b 20 80 00  	regext	zero, zero, 8
8000015c: 2b 2e 00 fe  	vsw.v	v0, -4(v0)
80000160: 93 02 20 00  	li	t0, 2
80000164: 57 c0 02 5e  	vmv.v.x	v0, t0
80000168: ef 00 80 1e  	jal	0x80000350 <_Z13get_global_idj>
8000016c: 83 27 81 fe  	lw	a5, -24(sp)
80000170: 0b 20 80 00  	regext	zero, zero, 8
80000174: 2b 29 80 7f  	vlw.v	v18, -8(v0)
80000178: d7 30 21 97  	vsll.vi	v1, v18, 2
8000017c: 83 22 c1 fe  	lw	t0, -20(sp)
80000180: d7 c0 12 02  	vadd.vx	v1, v1, t0
80000184: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000188: 63 48 f0 00  	bgtz	a5, 0x80000198 <.LBB0_2>
8000018c: 0b 20 80 00  	regext	zero, zero, 8
80000190: ab 29 c0 7f  	vlw.v	v19, -4(v0)
80000194: 6f 00 80 08  	j	0x8000021c <.LBB0_6>

80000198 <.LBB0_2>:
80000198: 03 23 c1 fc  	lw	t1, -52(sp)
8000019c: 83 25 41 fe  	lw	a1, -28(sp)
800001a0: 03 26 01 fe  	lw	a2, -32(sp)
800001a4: b3 82 c5 02  	mul	t0, a1, a2
800001a8: 0b 20 80 00  	regext	zero, zero, 8
800001ac: ab 29 c0 7f  	vlw.v	v19, -4(v0)
800001b0: 57 61 33 97  	vmul.vx	v2, v19, t1
800001b4: 03 23 01 fd  	lw	t1, -48(sp)
800001b8: d7 61 03 96  	vmul.vx	v3, v0, t1
800001bc: 57 e2 22 97  	vmul.vx	v4, v18, t0
800001c0: 57 e2 47 96  	vmul.vx	v4, v4, a5
800001c4: 57 32 41 96  	vsll.vi	v4, v4, 2
800001c8: 03 23 81 fc  	lw	t1, -56(sp)
800001cc: 57 42 43 02  	vadd.vx	v4, v4, t1
800001d0: 93 92 22 00  	slli	t0, t0, 2
800001d4: 93 93 25 00  	slli	t2, a1, 2
800001d8: 83 26 c1 fd  	lw	a3, -36(sp)
800001dc: d7 42 20 02  	vadd.vx	v5, v2, zero
800001e0: d7 e2 36 a6  	vmadd.vx	v5, a3, v3
800001e4: 03 27 81 fd  	lw	a4, -40(sp)
800001e8: b3 84 e6 02  	mul	s1, a3, a4
800001ec: d7 32 51 96  	vsll.vi	v5, v5, 2
800001f0: 03 23 41 fd  	lw	t1, -44(sp)
800001f4: d7 42 53 02  	vadd.vx	v5, v5, t1
800001f8: 93 94 24 00  	slli	s1, s1, 2
800001fc: 13 95 26 00  	slli	a0, a3, 2
80000200: 57 43 00 5e  	vmv.v.x	v6, zero

80000204 <.LBB0_3>:
80000204: 63 44 c0 00  	bgtz	a2, 0x8000020c <.LBB0_5>
80000208: 6f 00 80 0a  	j	0x800002b0 <.LBB0_12>

8000020c <.LBB0_5>:
8000020c: d7 43 00 5e  	vmv.v.x	v7, zero
80000210: 57 44 50 02  	vadd.vx	v8, v5, zero
80000214: d7 44 40 02  	vadd.vx	v9, v4, zero
80000218: 6f 00 80 07  	j	0x80000290 <.LBB0_9>

8000021c <.LBB0_6>:
8000021c: 5b 20 00 00  	join	zero, zero, 0
80000220: d7 41 00 5e  	vmv.v.x	v3, zero
80000224: b7 32 00 80  	lui	t0, 524291
80000228: 83 a2 82 00  	lw	t0, 8(t0)
8000022c: 03 23 01 ff  	lw	t1, -16(sp)
80000230: 33 33 60 00  	snez	t1, t1
80000234: 57 c1 02 5e  	vmv.v.x	v2, t0
80000238: 57 12 11 6e  	vmflt.vv	v4, v1, v2
8000023c: d7 42 03 5e  	vmv.v.x	v5, t1
80000240: 57 02 52 26  	vand.vv	v4, v5, v4

80000244 <.Lpcrel_hi0>:
80000244: 17 03 00 00  	auipc	t1, 0
80000248: 5b 30 03 01  	setrpc	zero, t1, 16
8000024c: 5b 94 41 00  	vbne	v4, v3, 0x80000254 <.LBB0_8>
80000250: 57 41 10 02  	vadd.vx	v2, v1, zero

80000254 <.LBB0_8>:
80000254: 5b 20 00 00  	join	zero, zero, 0
80000258: 83 22 41 ff  	lw	t0, -12(sp)
8000025c: 57 e9 32 a7  	vmadd.vx	v18, t0, v19
80000260: 83 22 c1 ff  	lw	t0, -4(sp)
80000264: 57 e9 02 a6  	vmadd.vx	v18, t0, v0
80000268: 57 30 21 97  	vsll.vi	v0, v18, 2
8000026c: 83 22 81 ff  	lw	t0, -8(sp)
80000270: 57 c0 02 02  	vadd.vx	v0, v0, t0
80000274: 7b 60 20 00  	vsw12.v	v2, 0(v0)
80000278: 83 20 41 fc  	lw	ra, -60(sp)
8000027c: 13 01 41 fc  	addi	sp, sp, -60
80000280: 13 02 82 ff  	addi	tp, tp, -8
80000284: 0b 20 10 00  	regext	zero, zero, 1
80000288: 57 40 02 5e  	vmv.v.x	v0, tp
8000028c: 67 80 00 00  	ret

80000290 <.LBB0_9>:
80000290: 63 44 b0 00  	bgtz	a1, 0x80000298 <.LBB0_11>
80000294: 6f 00 00 04  	j	0x800002d4 <.LBB0_13>

80000298 <.LBB0_11>:
80000298: 57 05 71 02  	vadd.vv	v10, v7, v2
8000029c: d7 c5 05 5e  	vmv.v.x	v11, a1
800002a0: 57 46 80 02  	vadd.vx	v12, v8, zero
800002a4: d7 46 30 02  	vadd.vx	v13, v3, zero
800002a8: 57 47 90 02  	vadd.vx	v14, v9, zero
800002ac: 6f 00 c0 04  	j	0x800002f8 <.LBB0_14>

800002b0 <.LBB0_12>:
800002b0: 5b 20 00 00  	join	zero, zero, 0
800002b4: 57 b3 60 02  	vadd.vi	v6, v6, 1
800002b8: 57 c2 42 02  	vadd.vx	v4, v4, t0
800002bc: d7 c3 07 5e  	vmv.v.x	v7, a5
800002c0: d7 c2 54 02  	vadd.vx	v5, v5, s1

800002c4 <.Lpcrel_hi1>:
800002c4: 17 03 00 00  	auipc	t1, 0
800002c8: 5b 30 83 f5  	setrpc	zero, t1, -168
800002cc: db 88 63 f4  	vbeq	v6, v7, 0x8000021c <.LBB0_6>
800002d0: 6f f0 5f f3  	j	0x80000204 <.LBB0_3>

800002d4 <.LBB0_13>:
800002d4: 5b 20 00 00  	join	zero, zero, 0
800002d8: d7 b3 70 02  	vadd.vi	v7, v7, 1
800002dc: d7 c4 93 02  	vadd.vx	v9, v9, t2
800002e0: 57 45 06 5e  	vmv.v.x	v10, a2
800002e4: 57 44 85 02  	vadd.vx	v8, v8, a0

800002e8 <.Lpcrel_hi2>:
800002e8: 17 03 00 00  	auipc	t1, 0
800002ec: 5b 30 83 fc  	setrpc	zero, t1, -56
800002f0: db 00 75 fc  	vbeq	v7, v10, 0x800002b0 <.LBB0_12>
800002f4: 6f f0 df f9  	j	0x80000290 <.LBB0_9>

800002f8 <.LBB0_14>:
800002f8: d7 47 00 5e  	vmv.v.x	v15, zero
800002fc: 57 48 a7 6e  	vmslt.vx	v16, v10, a4
80000300: d7 c8 d6 6e  	vmslt.vx	v17, v13, a3
80000304: 57 88 08 27  	vand.vv	v16, v16, v17

80000308 <.Lpcrel_hi3>:
80000308: 17 03 00 00  	auipc	t1, 0
8000030c: 5b 30 03 02  	setrpc	zero, t1, 32
80000310: 5b 94 07 01  	vbne	v16, v15, 0x80000318 <.LBB0_16>
80000314: 6f 00 40 01  	j	0x80000328 <.LBB0_17>

80000318 <.LBB0_16>:
80000318: fb 27 06 00  	vlw12.v	v15, 0(v12)
8000031c: 7b 28 07 00  	vlw12.v	v16, 0(v14)
80000320: d7 17 18 a2  	vfmadd.vv	v15, v16, v1
80000324: d7 40 f0 02  	vadd.vx	v1, v15, zero

80000328 <.LBB0_17>:
80000328: 5b 20 00 00  	join	zero, zero, 0
8000032c: d7 47 00 5e  	vmv.v.x	v15, zero
80000330: 57 37 e2 02  	vadd.vi	v14, v14, 4
80000334: 8b 95 15 00  	vsub12.vi	v11, v11, 1
80000338: d7 b6 d0 02  	vadd.vi	v13, v13, 1
8000033c: 57 36 c2 02  	vadd.vi	v12, v12, 4

80000340 <.Lpcrel_hi4>:
80000340: 17 03 00 00  	auipc	t1, 0
80000344: 5b 30 43 f9  	setrpc	zero, t1, -108
80000348: db 86 b7 f8  	vbeq	v11, v15, 0x800002d4 <.LBB0_13>
8000034c: 6f f0 df fa  	j	0x800002f8 <.LBB0_14>

80000350 <_Z13get_global_idj>:
80000350: 13 01 41 00  	addi	sp, sp, 4
80000354: 23 2e 11 fe  	sw	ra, -4(sp)
80000358: d7 40 00 02  	vadd.vx	v1, v0, zero
8000035c: 93 02 20 00  	li	t0, 2
80000360: 57 c0 02 5e  	vmv.v.x	v0, t0

80000364 <.Lpcrel_hi0>:
80000364: 17 03 00 00  	auipc	t1, 0
80000368: 5b 30 43 05  	setrpc	zero, t1, 84
8000036c: 5b 04 10 04  	vbeq	v1, v0, 0x800003b4 <.LBB0_5>
80000370: 6f 00 40 00  	j	0x80000374 <.LBB0_1>

80000374 <.LBB0_1>:
80000374: 93 02 10 00  	li	t0, 1
80000378: 57 c0 02 5e  	vmv.v.x	v0, t0

8000037c <.Lpcrel_hi1>:
8000037c: 17 03 00 00  	auipc	t1, 0
80000380: 5b 30 c3 03  	setrpc	zero, t1, 60
80000384: 5b 04 10 02  	vbeq	v1, v0, 0x800003ac <.LBB0_4>
80000388: 6f 00 40 00  	j	0x8000038c <.LBB0_2>

8000038c <.LBB0_2>:
8000038c: 57 41 00 5e  	vmv.v.x	v2, zero
80000390: 57 40 00 5e  	vmv.v.x	v0, zero

80000394 <.Lpcrel_hi2>:
80000394: 17 03 00 00  	auipc	t1, 0
80000398: 5b 30 43 02  	setrpc	zero, t1, 36
8000039c: 5b 1e 11 00  	vbne	v1, v2, 0x800003b8 <.LBB0_6>
800003a0: 6f 00 40 00  	j	0x800003a4 <.LBB0_3>

800003a4 <.LBB0_3>:
800003a4: ef 00 00 10  	jal	0x800004a4 <__builtin_riscv_global_id_x>
800003a8: 6f 00 00 01  	j	0x800003b8 <.LBB0_6>

800003ac <.LBB0_4>:
800003ac: ef 00 c0 12  	jal	0x800004d8 <__builtin_riscv_global_id_y>
800003b0: 6f 00 80 00  	j	0x800003b8 <.LBB0_6>

800003b4 <.LBB0_5>:
800003b4: ef 00 40 15  	jal	0x80000508 <__builtin_riscv_global_id_z>

800003b8 <.LBB0_6>:
800003b8: 5b 20 00 00  	join	zero, zero, 0
800003bc: 83 20 c1 ff  	lw	ra, -4(sp)
800003c0: 13 01 c1 ff  	addi	sp, sp, -4
800003c4: 67 80 00 00  	ret

800003c8 <__builtin_riscv_workitem_id_x>:
800003c8: 13 01 41 00  	addi	sp, sp, 4
800003cc: 23 2e 11 fe  	sw	ra, -4(sp)
800003d0: 73 25 30 80  	csrr	a0, 2051
800003d4: 83 22 85 00  	lw	t0, 8(a0)
800003d8: 73 23 00 80  	csrr	t1, 2048
800003dc: 57 a1 08 52  	vid.v	v2
800003e0: 57 40 23 02  	vadd.vx	v0, v2, t1
800003e4: 03 2e 85 01  	lw	t3, 24(a0)
800003e8: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800003ec: 83 20 c1 ff  	lw	ra, -4(sp)
800003f0: 13 01 c1 ff  	addi	sp, sp, -4
800003f4: 67 80 00 00  	ret

800003f8 <__builtin_riscv_workitem_id_y>:
800003f8: 13 01 41 00  	addi	sp, sp, 4
800003fc: 23 2e 11 fe  	sw	ra, -4(sp)
80000400: 73 25 30 80  	csrr	a0, 2051
80000404: 83 22 85 00  	lw	t0, 8(a0)
80000408: 73 23 00 80  	csrr	t1, 2048
8000040c: 57 a1 08 52  	vid.v	v2
80000410: 57 40 23 02  	vadd.vx	v0, v2, t1
80000414: 03 2e 85 01  	lw	t3, 24(a0)
80000418: 83 2e c5 01  	lw	t4, 28(a0)
8000041c: 33 8f ce 03  	mul	t5, t4, t3
80000420: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000424: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000428: d7 c0 0e 5e  	vmv.v.x	v1, t4

8000042c <.hi2>:
8000042c: 17 03 00 00  	auipc	t1, 0
80000430: 5b 30 43 01  	setrpc	zero, t1, 20
80000434: 5b c6 00 00  	vblt	v0, v1, 0x80000440 <.end2>
80000438: 13 0f f0 ff  	li	t5, -1
8000043c: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000440 <.end2>:
80000440: 5b 20 00 00  	join	zero, zero, 0
80000444: 83 20 c1 ff  	lw	ra, -4(sp)
80000448: 13 01 c1 ff  	addi	sp, sp, -4
8000044c: 67 80 00 00  	ret

80000450 <__builtin_riscv_workitem_id_z>:
80000450: 13 01 41 00  	addi	sp, sp, 4
80000454: 23 2e 11 fe  	sw	ra, -4(sp)
80000458: 73 25 30 80  	csrr	a0, 2051
8000045c: 73 23 00 80  	csrr	t1, 2048
80000460: 57 a1 08 52  	vid.v	v2
80000464: 57 40 23 02  	vadd.vx	v0, v2, t1
80000468: 03 2e 85 01  	lw	t3, 24(a0)
8000046c: 83 2e c5 01  	lw	t4, 28(a0)
80000470: 03 2f 05 02  	lw	t5, 32(a0)
80000474: b3 8e ce 03  	mul	t4, t4, t3
80000478: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
8000047c: d7 40 0f 5e  	vmv.v.x	v1, t5

80000480 <.hi3>:
80000480: 17 03 00 00  	auipc	t1, 0
80000484: 5b 30 43 01  	setrpc	zero, t1, 20
80000488: 5b c6 00 00  	vblt	v0, v1, 0x80000494 <.end3>
8000048c: 13 0f f0 ff  	li	t5, -1
80000490: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000494 <.end3>:
80000494: 5b 20 00 00  	join	zero, zero, 0
80000498: 83 20 c1 ff  	lw	ra, -4(sp)
8000049c: 13 01 c1 ff  	addi	sp, sp, -4
800004a0: 67 80 00 00  	ret

800004a4 <__builtin_riscv_global_id_x>:
800004a4: 13 01 41 00  	addi	sp, sp, 4
800004a8: 23 2e 11 fe  	sw	ra, -4(sp)
800004ac: ef f0 df f1  	jal	0x800003c8 <__builtin_riscv_workitem_id_x>
800004b0: 73 25 30 80  	csrr	a0, 2051
800004b4: 73 23 80 80  	csrr	t1, 2056
800004b8: 03 2e 85 01  	lw	t3, 24(a0)
800004bc: 83 2e 45 02  	lw	t4, 36(a0)
800004c0: b3 0f c3 03  	mul	t6, t1, t3
800004c4: b3 8f df 01  	add	t6, t6, t4
800004c8: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800004cc: 83 20 c1 ff  	lw	ra, -4(sp)
800004d0: 13 01 c1 ff  	addi	sp, sp, -4
800004d4: 67 80 00 00  	ret

800004d8 <__builtin_riscv_global_id_y>:
800004d8: 13 01 41 00  	addi	sp, sp, 4
800004dc: 23 2e 11 fe  	sw	ra, -4(sp)
800004e0: ef f0 9f f1  	jal	0x800003f8 <__builtin_riscv_workitem_id_y>
800004e4: 73 23 90 80  	csrr	t1, 2057
800004e8: 83 23 c5 01  	lw	t2, 28(a0)
800004ec: 83 2e 85 02  	lw	t4, 40(a0)
800004f0: 33 0e 73 02  	mul	t3, t1, t2
800004f4: 33 0e de 01  	add	t3, t3, t4
800004f8: 57 40 0e 02  	vadd.vx	v0, v0, t3
800004fc: 83 20 c1 ff  	lw	ra, -4(sp)
80000500: 13 01 c1 ff  	addi	sp, sp, -4
80000504: 67 80 00 00  	ret

80000508 <__builtin_riscv_global_id_z>:
80000508: 13 01 41 00  	addi	sp, sp, 4
8000050c: 23 2e 11 fe  	sw	ra, -4(sp)
80000510: ef f0 1f f4  	jal	0x80000450 <__builtin_riscv_workitem_id_z>
80000514: 73 25 30 80  	csrr	a0, 2051
80000518: 73 23 a0 80  	csrr	t1, 2058
8000051c: 83 23 05 02  	lw	t2, 32(a0)
80000520: 03 2e c5 02  	lw	t3, 44(a0)
80000524: b3 83 63 02  	mul	t2, t2, t1
80000528: b3 83 c3 01  	add	t2, t2, t3
8000052c: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000530: 83 20 c1 ff  	lw	ra, -4(sp)
80000534: 13 01 c1 ff  	addi	sp, sp, -4
80000538: 67 80 00 00  	ret
