<h2 id="Ncore3.6FSYS_SCB:Week#44:10/30/23to11/03/23-BlockingProgress:"><strong>Blocking Progress:</strong></h2><ol start="1"><li><p>N/A</p></li></ol><h2 id="Ncore3.6FSYS_SCB:Week#44:10/30/23to11/03/23-Highlights:"><strong>Highlights:</strong></h2><ol start="1"><li><p>NCore3.6 release tasks for FSYS team</p></li><li><p>Memory consistency &amp; coherency checker updates.</p></li></ol><h2 id="Ncore3.6FSYS_SCB:Week#44:10/30/23to11/03/23-Activities:"><strong>Activities:</strong></h2><ol start="1"><li><p><strong>Ncore3.6 Features:</strong></p><ol start="1"><li><p><strong>FSYS_SCB JIRAs from regression</strong>:</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13105" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13105?src=confmacro" class="jira-issue-key">CONC-13105</a>
                            </span>
  - Can’t reproduce</p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13135" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13135?src=confmacro" class="jira-issue-key">CONC-13135</a>
                            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13134" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13134?src=confmacro" class="jira-issue-key">CONC-13134</a>
                            </span>
 </p></li></ol></li></ol></li><li><p><strong>FSYS team release tasks</strong></p><ol start="1"><li><p>Increase coverage for cg_connectivity coverbins</p><ol start="1"><li><p>Found certain missing bins were related to register access from AIUs with FunitId other than 0.</p></li><li><p>Added a test and that’s been failing randomly, have filed a Jira on Cyrille for more information: 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13173" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13173?src=confmacro" class="jira-issue-key">CONC-13173</a>
                            </span>
 </p></li><li><p>Other missing bins are related to DVE and AIU communication. Further analysis shows the bins are hittable. Have asked Urvish and Abdelaziz to look at their stimulus in DVM and SysEvent tests.</p></li></ol></li></ol></li><li><p><strong>FSYS_SCB tasks</strong>:</p><ol start="1"><li><p>Coherency checker: (Owner: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> )</p><ol start="1"><li><p>Bring up on IOAIU subsystem under process.</p></li><li><p>Will start running a jenkins CHI subsys regression with coherency check enabled. </p></li></ol></li><li><p>Memory consistency checker:</p><ol start="1"><li><p>No progress this week.</p></li></ol></li></ol></li><li><p><strong>RAL integration in unit benches</strong> (Owner <a class="confluence-userlink user-mention" data-account-id="712020:448139c3-8043-4d3d-a326-3700345810b2" href="https://arterisip.atlassian.net/wiki/people/712020:448139c3-8043-4d3d-a326-3700345810b2?ref=confluence" target="_blank" data-linked-resource-id="265191487" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Vyshak Suresh</a> )</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12514" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12514?src=confmacro" class="jira-issue-key">CONC-12514</a>
                            </span>
  </p><ol start="1"><li><p>Had to create a register map package &amp; compliment it with a pkg.json file, importing the new unit regsiter map package in multiple DV packages. </p></li><li><p>The RAL model is compile clean, Vyshak is in process of writing a register through sequence and reading it from scoreboard to conclude this task for DVE.</p></li><li><p>After this, Vyshak will upgrade the rest of the NCore unit benches to support RAL models.</p></li></ol></li></ol></li></ol>