Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Alex/Documents/GitHub/Divisor-VHDL/Divisor/tb_divider_isim_beh.exe -prj C:/Users/Alex/Documents/GitHub/Divisor-VHDL/Divisor/tb_divider_beh.prj work.tb_divider 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alex/Documents/GitHub/Divisor-VHDL/Divisor/uc.vhd" into library work
Parsing VHDL file "C:/Users/Alex/Documents/GitHub/Divisor-VHDL/Divisor/cd.vhd" into library work
Parsing VHDL file "C:/Users/Alex/Documents/GitHub/Divisor-VHDL/Divisor/divider.vhd" into library work
Parsing VHDL file "C:/Users/Alex/Documents/GitHub/Divisor-VHDL/Divisor/test_divider.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity cd [cd_default]
Compiling architecture rtl of entity uc [uc_default]
Compiling architecture struct of entity divider [divider_default]
Compiling architecture beh of entity tb_divider
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/Alex/Documents/GitHub/Divisor-VHDL/Divisor/tb_divider_isim_beh.exe
Fuse Memory Usage: 34728 KB
Fuse CPU Usage: 468 ms
