INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/ex2/fulladder/fulladder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/ex2/fulladder/fulladder.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/ex2/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_tb
