<profile>

<section name = "Vivado HLS Report for 'pyrconstuct_top_Loop_3_proc'" level="0">
<item name = "Date">Mon Feb 08 23:46:31 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">PyramidCon_x</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 6.80, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1527, 1527, 1527, 1527, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1525, 1525, 7, 1, 1, 1520, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 178</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">1, -, 10, 2</column>
<column name="Multiplexer">-, -, -, 99</column>
<column name="Register">-, -, 180, 10</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="pyrconstuct_top_mul_mul_9ns_24s_32_3_U7">pyrconstuct_top_mul_mul_9ns_24s_32_3, i0 * i1</column>
<column name="pyrconstuct_top_mul_mul_9ns_24s_32_3_U8">pyrconstuct_top_mul_mul_9ns_24s_32_3, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="consFilters_V_U">pyrconstuct_top_Loop_3_proc_consFilters_V, 1, 0, 0, 1520, 9, 1, 13680</column>
<column name="limits_U">pyrconstuct_top_Loop_3_proc_limits, 0, 10, 2, 12, 10, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="coefIdx_fu_161_p2">+, 0, 0, 11, 11, 1</column>
<column name="i_fu_203_p2">+, 0, 0, 32, 32, 1</column>
<column name="l_fu_219_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp_5_fu_191_p2">+, 0, 0, 16, 32, 10</column>
<column name="idx_1_fu_197_p2">-, 0, 0, 16, 32, 32</column>
<column name="i_1_fu_225_p3">Select, 0, 0, 32, 1, 1</column>
<column name="idx_2_fu_242_p3">Select, 0, 0, 32, 1, 32</column>
<column name="exitcond_i1_fu_155_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="tmp_1_fu_209_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_6_fu_236_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="ap_sig_bdd_163">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_98">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it6">1, 2, 1, 2</column>
<column name="coefIdx_0_i_reg_144">11, 2, 11, 22</column>
<column name="idx_phi_fu_136_p4">32, 2, 32, 64</column>
<column name="idx_reg_132">32, 2, 32, 64</column>
<column name="l_0_i_phi_fu_124_p4">11, 2, 11, 22</column>
<column name="l_0_i_reg_120">11, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="coefIdx_0_i_reg_144">11, 0, 11, 0</column>
<column name="consFilters_V_load_reg_328">9, 0, 9, 0</column>
<column name="exitcond_i1_reg_299">1, 0, 1, 0</column>
<column name="i_1_reg_338">32, 0, 32, 0</column>
<column name="idx_1_reg_323">32, 0, 32, 0</column>
<column name="idx_2_reg_343">32, 0, 32, 0</column>
<column name="idx_reg_132">32, 0, 32, 0</column>
<column name="l_0_i_reg_120">11, 0, 11, 0</column>
<column name="tmp_4_reg_318">9, 0, 9, 0</column>
<column name="consFilters_V_load_reg_328">0, 9, 9, 0</column>
<column name="exitcond_i1_reg_299">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_3_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_3_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_3_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pyrconstuct_top_Loop_3_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pyrconstuct_top_Loop_3_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pyrconstuct_top_Loop_3_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pyrconstuct_top_Loop_3_proc, return value</column>
<column name="imgOutTmpBlockRam_M_real_V_address0">out, 9, ap_memory, imgOutTmpBlockRam_M_real_V, array</column>
<column name="imgOutTmpBlockRam_M_real_V_ce0">out, 1, ap_memory, imgOutTmpBlockRam_M_real_V, array</column>
<column name="imgOutTmpBlockRam_M_real_V_q0">in, 24, ap_memory, imgOutTmpBlockRam_M_real_V, array</column>
<column name="imgOutTmpBlockRam_M_imag_V_address0">out, 9, ap_memory, imgOutTmpBlockRam_M_imag_V, array</column>
<column name="imgOutTmpBlockRam_M_imag_V_ce0">out, 1, ap_memory, imgOutTmpBlockRam_M_imag_V, array</column>
<column name="imgOutTmpBlockRam_M_imag_V_q0">in, 24, ap_memory, imgOutTmpBlockRam_M_imag_V, array</column>
<column name="fftPyrOut_M_real_V_din">out, 24, ap_fifo, fftPyrOut_M_real_V, pointer</column>
<column name="fftPyrOut_M_real_V_full_n">in, 1, ap_fifo, fftPyrOut_M_real_V, pointer</column>
<column name="fftPyrOut_M_real_V_write">out, 1, ap_fifo, fftPyrOut_M_real_V, pointer</column>
<column name="fftPyrOut_M_imag_V_din">out, 24, ap_fifo, fftPyrOut_M_imag_V, pointer</column>
<column name="fftPyrOut_M_imag_V_full_n">in, 1, ap_fifo, fftPyrOut_M_imag_V, pointer</column>
<column name="fftPyrOut_M_imag_V_write">out, 1, ap_fifo, fftPyrOut_M_imag_V, pointer</column>
</table>
</item>
</section>
</profile>
