// Seed: 729976421
program module_0 ();
  assign id_1 = id_1;
  assign id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input  uwire id_2
);
  initial id_0 = -1'h0 | 1;
  module_0 modCall_1 ();
  wor id_4;
  id_5(
      id_4, id_1, -1, -1, id_2.id_2, -1, -1, -1
  );
  always id_0 <= 1 - -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_6(
      .id_0(-1), .id_1({id_1 == (id_1)}), .id_2(id_2), .id_3(id_3)
  );
  assign module_0.id_2 = 0;
endmodule
