Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Feb  1 23:13:22 2023
| Host         : DESKTOP-R1IN7IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voltimetro_toplevel_timing_summary_routed.rpt -pb Voltimetro_toplevel_timing_summary_routed.pb -rpx Voltimetro_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : Voltimetro_toplevel
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: inst_voltimetro/VGA/ffd_sync/q_o_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: inst_voltimetro/VGA/ffd_sync2/q_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.058        0.000                      0                  203        0.176        0.000                      0                  203        3.000        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.058        0.000                      0                  203        0.176        0.000                      0                  203       19.500        0.000                       0                   115  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.058ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.061ns (23.008%)  route 3.550ns (76.992%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.667     3.225    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/ena2
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124     3.349 r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_i_1__5/O
                         net (fo=4, routed)           0.333     3.682    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/ena3
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.550    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/CLK
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg/C
                         clock pessimism              0.493    39.043    
                         clock uncertainty           -0.098    38.945    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.205    38.740    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 35.058    

Slack (MET) :             35.058ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd3__0/ffd1/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.061ns (23.008%)  route 3.550ns (76.992%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.667     3.225    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/ena2
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124     3.349 r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_i_1__5/O
                         net (fo=4, routed)           0.333     3.682    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd1/ena3
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd1/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.550    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd1/CLK
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd1/q_o_reg/C
                         clock pessimism              0.493    39.043    
                         clock uncertainty           -0.098    38.945    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.205    38.740    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd1/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 35.058    

Slack (MET) :             35.058ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd3__0/ffd2/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.061ns (23.008%)  route 3.550ns (76.992%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.667     3.225    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/ena2
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124     3.349 r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_i_1__5/O
                         net (fo=4, routed)           0.333     3.682    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd2/ena3
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd2/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.550    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd2/CLK
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd2/q_o_reg/C
                         clock pessimism              0.493    39.043    
                         clock uncertainty           -0.098    38.945    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.205    38.740    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd2/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 35.058    

Slack (MET) :             35.058ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd3__0/ffd3/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.061ns (23.008%)  route 3.550ns (76.992%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.667     3.225    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/ena2
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124     3.349 r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_i_1__5/O
                         net (fo=4, routed)           0.333     3.682    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd3/ena3
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd3/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.550    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd3/CLK
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd3/q_o_reg/C
                         clock pessimism              0.493    39.043    
                         clock uncertainty           -0.098    38.945    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.205    38.740    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd3/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 35.058    

Slack (MET) :             35.499ns  (required time - arrival time)
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cuenta_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.154ns (25.938%)  route 3.295ns (74.062%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.546    -0.921    clk25MHz
    SLICE_X56Y81         FDRE                                         r  cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  cuenta_reg[3]/Q
                         net (fo=3, routed)           1.018     0.615    cuenta_reg_n_0_[3]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.157     0.772 r  cuenta[31]_i_9/O
                         net (fo=1, routed)           0.449     1.221    cuenta[31]_i_9_n_0
    SLICE_X54Y83         LUT5 (Prop_lut5_I4_O)        0.355     1.576 r  cuenta[31]_i_4/O
                         net (fo=32, routed)          1.828     3.404    cuenta[31]_i_4_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124     3.528 r  cuenta[29]_i_1/O
                         net (fo=1, routed)           0.000     3.528    cuenta[29]
    SLICE_X54Y88         FDRE                                         r  cuenta_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.436    38.484    clk25MHz
    SLICE_X54Y88         FDRE                                         r  cuenta_reg[29]/C
                         clock pessimism              0.564    39.048    
                         clock uncertainty           -0.098    38.950    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.077    39.027    cuenta_reg[29]
  -------------------------------------------------------------------
                         required time                         39.027    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 35.499    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd2__0/ffd0/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.937ns (23.042%)  route 3.129ns (76.958%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.580     3.137    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd0/ena2
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd0/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.501    38.549    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd0/CLK
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd0/q_o_reg/C
                         clock pessimism              0.493    39.042    
                         clock uncertainty           -0.098    38.944    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.739    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd0/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd2__0/ffd1/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.937ns (23.042%)  route 3.129ns (76.958%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.580     3.137    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd1/ena2
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd1/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.501    38.549    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd1/CLK
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd1/q_o_reg/C
                         clock pessimism              0.493    39.042    
                         clock uncertainty           -0.098    38.944    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.739    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd1/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.937ns (23.042%)  route 3.129ns (76.958%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.580     3.137    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/ena2
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.501    38.549    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/CLK
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/q_o_reg/C
                         clock pessimism              0.493    39.042    
                         clock uncertainty           -0.098    38.944    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.739    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 inst_voltimetro/ffd_externo/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.937ns (23.042%)  route 3.129ns (76.958%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.538    -0.929    inst_voltimetro/ffd_externo/CLK
    SLICE_X40Y78         FDRE                                         r  inst_voltimetro/ffd_externo/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  inst_voltimetro/ffd_externo/q_o_reg/Q
                         net (fo=6, routed)           1.980     1.507    inst_voltimetro/contador_BCD_completo/bcd0/ffd3/enable_BCD
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.154     1.661 r  inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_i_1__7/O
                         net (fo=5, routed)           0.569     2.231    inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/ena1
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.327     2.558 r  inst_voltimetro/contador_BCD_completo/bcd1__0/ffd3/q_o_i_1__6/O
                         net (fo=5, routed)           0.580     3.137    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/ena2
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.501    38.549    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/CLK
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_reg/C
                         clock pessimism              0.493    39.042    
                         clock uncertainty           -0.098    38.944    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.739    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd3/q_o_reg
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.715ns  (required time - arrival time)
  Source:                 cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cuenta_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.154ns (27.236%)  route 3.083ns (72.764%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.546    -0.921    clk25MHz
    SLICE_X56Y81         FDRE                                         r  cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  cuenta_reg[3]/Q
                         net (fo=3, routed)           1.018     0.615    cuenta_reg_n_0_[3]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.157     0.772 r  cuenta[31]_i_9/O
                         net (fo=1, routed)           0.449     1.221    cuenta[31]_i_9_n_0
    SLICE_X54Y83         LUT5 (Prop_lut5_I4_O)        0.355     1.576 r  cuenta[31]_i_4/O
                         net (fo=32, routed)          1.616     3.192    cuenta[31]_i_4_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.124     3.316 r  cuenta[30]_i_1/O
                         net (fo=1, routed)           0.000     3.316    cuenta[30]
    SLICE_X54Y88         FDRE                                         r  cuenta_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         1.436    38.484    clk25MHz
    SLICE_X54Y88         FDRE                                         r  cuenta_reg[30]/C
                         clock pessimism              0.564    39.048    
                         clock uncertainty           -0.098    38.950    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.081    39.031    cuenta_reg[30]
  -------------------------------------------------------------------
                         required time                         39.031    
                         arrival time                          -3.316    
  -------------------------------------------------------------------
                         slack                                 35.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.561    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[0]/Q
                         net (fo=8, routed)           0.095    -0.325    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg_n_0_[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  inst_voltimetro/contador1_ventana/reg_contador/q_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    inst_voltimetro/contador1_ventana/reg_contador/d_in_aux[5]
    SLICE_X5Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.856    -0.799    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X5Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[5]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092    -0.456    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.212%)  route 0.128ns (40.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.561    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X5Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[6]/Q
                         net (fo=7, routed)           0.128    -0.292    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg_n_0_[6]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  inst_voltimetro/contador1_ventana/reg_contador/q_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_voltimetro/contador1_ventana/reg_contador/d_in_aux[10]
    SLICE_X6Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.856    -0.799    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X6Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[10]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.425    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pwm_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genUnos/pwm_accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.557    -0.590    clk25MHz
    SLICE_X57Y81         FDRE                                         r  pwm_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  pwm_in_reg[1]/Q
                         net (fo=7, routed)           0.136    -0.314    genUnos/Q[1]
    SLICE_X56Y81         LUT4 (Prop_lut4_I2_O)        0.048    -0.266 r  genUnos/pwm_accumulator[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    genUnos/pwm_accumulator[1]_i_1_n_0
    SLICE_X56Y81         FDRE                                         r  genUnos/pwm_accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.823    -0.831    genUnos/CLK
    SLICE_X56Y81         FDRE                                         r  genUnos/pwm_accumulator_reg[1]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.131    -0.446    genUnos/pwm_accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/registro_completo/reg_bcd2/q_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.587    -0.560    inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/CLK
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  inst_voltimetro/contador_BCD_completo/bcd2__0/ffd2/q_o_reg/Q
                         net (fo=4, routed)           0.132    -0.287    inst_voltimetro/registro_completo/reg_bcd2/q_o_reg[2]
    SLICE_X5Y89          FDRE                                         r  inst_voltimetro/registro_completo/reg_bcd2/q_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.858    -0.797    inst_voltimetro/registro_completo/reg_bcd2/CLK
    SLICE_X5Y89          FDRE                                         r  inst_voltimetro/registro_completo/reg_bcd2/q_out_reg[2]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.075    -0.469    inst_voltimetro/registro_completo/reg_bcd2/q_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.557    inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/CLK
    SLICE_X0Y92          FDRE                                         r  inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out_reg[0]/Q
                         net (fo=13, routed)          0.109    -0.307    inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/cuenta_pixelX[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.262    inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/d_in_aux[5]
    SLICE_X1Y92          FDRE                                         r  inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.860    -0.794    inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/CLK
    SLICE_X1Y92          FDRE                                         r  inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out_reg[5]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.091    -0.453    inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/reg_contador/q_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.076%)  route 0.121ns (38.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.561    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.299    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg_n_0_[1]
    SLICE_X5Y87          LUT5 (Prop_lut5_I2_O)        0.049    -0.250 r  inst_voltimetro/contador1_ventana/reg_contador/q_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    inst_voltimetro/contador1_ventana/reg_contador/d_in_aux[4]
    SLICE_X5Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.856    -0.799    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X5Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[4]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.107    -0.441    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.561    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.299    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg_n_0_[1]
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.045    -0.254 r  inst_voltimetro/contador1_ventana/reg_contador/q_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    inst_voltimetro/contador1_ventana/reg_contador/d_in_aux[3]
    SLICE_X5Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.856    -0.799    inst_voltimetro/contador1_ventana/reg_contador/CLK
    SLICE_X5Y87          FDRE                                         r  inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[3]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092    -0.456    inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/registro_completo/reg_bcd3/q_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.800%)  route 0.148ns (51.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.588    -0.559    inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/CLK
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg/Q
                         net (fo=5, routed)           0.148    -0.270    inst_voltimetro/registro_completo/reg_bcd3/q_o_reg[0]
    SLICE_X4Y89          FDRE                                         r  inst_voltimetro/registro_completo/reg_bcd3/q_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.858    -0.797    inst_voltimetro/registro_completo/reg_bcd3/CLK
    SLICE_X4Y89          FDRE                                         r  inst_voltimetro/registro_completo/reg_bcd3/q_out_reg[0]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.474    inst_voltimetro/registro_completo/reg_bcd3/q_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/ffd_aux/q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/VGA/ffd_sync/q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.491%)  route 0.126ns (43.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.591    -0.556    inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/ffd_aux/CLK
    SLICE_X2Y93          FDRE                                         r  inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/ffd_aux/q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  inst_voltimetro/VGA/generador_sync_horizontal/contador_ventana_pixelX/ffd_aux/q_o_reg/Q
                         net (fo=2, routed)           0.126    -0.266    inst_voltimetro/VGA/ffd_sync/pixelY_ena
    SLICE_X2Y91          FDRE                                         r  inst_voltimetro/VGA/ffd_sync/q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.860    -0.794    inst_voltimetro/VGA/ffd_sync/CLK
    SLICE_X2Y91          FDRE                                         r  inst_voltimetro/VGA/ffd_sync/q_o_reg/C
                         clock pessimism              0.253    -0.541    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.060    -0.481    inst_voltimetro/VGA/ffd_sync/q_o_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pwm_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            genUnos/pwm_accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.070%)  route 0.171ns (47.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.557    -0.590    clk25MHz
    SLICE_X57Y81         FDRE                                         r  pwm_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  pwm_in_reg[0]/Q
                         net (fo=9, routed)           0.171    -0.278    genUnos/Q[0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  genUnos/pwm_accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    genUnos/pwm_accumulator[2]_i_1_n_0
    SLICE_X56Y81         FDRE                                         r  genUnos/pwm_accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=113, routed)         0.823    -0.831    genUnos/CLK
    SLICE_X56Y81         FDRE                                         r  genUnos/pwm_accumulator_reg[2]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.121    -0.456    genUnos/pwm_accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk25MHz_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y82     cuenta_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y83     cuenta_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y83     cuenta_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y83     cuenta_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     cuenta_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y84     cuenta_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     cuenta_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     cuenta_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y87      inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y87      inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y87      inst_voltimetro/contador1_ventana/reg_contador/q_out_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y87      inst_voltimetro/contador_BCD_completo/bcd0/ffd0/q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y87      inst_voltimetro/contador_BCD_completo/bcd0/ffd1/q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y87      inst_voltimetro/contador_BCD_completo/bcd0/ffd2/q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y87      inst_voltimetro/contador_BCD_completo/bcd0/ffd3/q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y90      inst_voltimetro/contador_BCD_completo/bcd3__0/ffd0/q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y90      inst_voltimetro/contador_BCD_completo/bcd3__0/ffd1/q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y90      inst_voltimetro/contador_BCD_completo/bcd3__0/ffd2/q_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y82     cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y82     cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     cuenta_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk25MHz_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT



