ADVANCE_RING,FUNC_0
BEGIN_RING,FUNC_1
CP_PACKET0,FUNC_2
CP_PACKET0_TABLE,FUNC_3
EINVAL,VAR_0
OUT_RING,FUNC_4
OUT_RING_DRM_BUFFER,FUNC_5
OUT_RING_REG,FUNC_6
RADEON_SE_TCL_STATE_FLUSH,VAR_1
RADEON_SE_TCL_VECTOR_DATA_REG,VAR_2
RADEON_SE_TCL_VECTOR_INDX_REG,VAR_3
RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT,VAR_4
RING_LOCALS,VAR_5
drm_buffer_unprocessed,FUNC_7
radeon_emit_veclinear,FUNC_8
dev_priv,VAR_6
header,VAR_7
cmdbuf,VAR_8
sz,VAR_9
start,VAR_10
