[12/18 04:34:30      0s] 
[12/18 04:34:30      0s] Cadence Innovus(TM) Implementation System.
[12/18 04:34:30      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/18 04:34:30      0s] 
[12/18 04:34:30      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[12/18 04:34:30      0s] Options:	
[12/18 04:34:30      0s] Date:		Thu Dec 18 04:34:30 2025
[12/18 04:34:30      0s] Host:		ug253 (x86_64 w/Linux 6.1.0-37-amd64) (12cores*48cpus*Intel(R) Xeon(R) Silver 4310 CPU @ 2.10GHz 18432KB)
[12/18 04:34:30      0s] OS:		Unsupported OS as /etc does not have release info
[12/18 04:34:30      0s] 
[12/18 04:34:30      0s] License:
[12/18 04:34:30      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[12/18 04:34:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/18 04:34:42     10s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[12/18 04:34:42     10s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[12/18 04:34:42     10s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[12/18 04:34:42     10s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[12/18 04:34:42     10s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[12/18 04:34:42     10s] @(#)CDS: CPE v18.10-p005
[12/18 04:34:42     10s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[12/18 04:34:42     10s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[12/18 04:34:42     10s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/18 04:34:42     10s] @(#)CDS: RCDB 11.13
[12/18 04:34:42     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22508_ug253_sunlang_dTtPaD.

[12/18 04:34:42     10s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[12/18 04:34:43     11s] 
[12/18 04:34:43     11s] **INFO:  MMMC transition support version v31-84 
[12/18 04:34:43     11s] 
[12/18 04:34:43     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/18 04:34:43     11s] <CMD> suppressMessage ENCEXT-2799
[12/18 04:34:43     11s] <CMD> getVersion
[12/18 04:34:43     11s] [INFO] Loading fill procedures release ... 2017_02_14_15_15 for PVS build 15.23
[12/18 04:34:43     11s] <CMD> win
[12/18 04:34:57     13s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/18 04:34:57     13s] <CMD> set defHierChar /
[12/18 04:34:57     13s] Set Default Input Pin Transition as 0.1 ps.
[12/18 04:34:57     13s] <CMD> set delaycal_input_transition_delay 0.1ps
[12/18 04:34:57     13s] <CMD> set distributed_client_message_echo 1
[12/18 04:34:57     13s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/18 04:34:57     13s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/18 04:34:57     13s] <CMD> set floorplan_default_site core
[12/18 04:34:57     13s] <CMD> set fpIsMaxIoHeight 0
[12/18 04:34:57     13s] <CMD> set init_gnd_net VSS
[12/18 04:34:57     13s] <CMD> set init_lef_file /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
[12/18 04:34:57     13s] <CMD> set init_mmmc_file kf_top.view
[12/18 04:34:57     13s] <CMD> set init_oa_search_lib {}
[12/18 04:34:57     13s] <CMD> set init_original_verilog_files kf_top_syn.v
[12/18 04:34:57     13s] <CMD> set init_pwr_net VDD
[12/18 04:34:57     13s] <CMD> set init_verilog kf_top_syn.v
[12/18 04:34:57     13s] <CMD> set latch_time_borrow_mode max_borrow
[12/18 04:34:57     13s] <CMD> set pegDefaultResScaleFactor 1
[12/18 04:34:57     13s] <CMD> set pegDetailResScaleFactor 1
[12/18 04:34:57     13s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/18 04:34:57     13s] <CMD> set soft_stack_size_limit 128
[12/18 04:34:59     14s] <CMD> init_design
[12/18 04:34:59     14s] #% Begin Load MMMC data ... (date=12/18 04:34:59, mem=582.2M)
[12/18 04:34:59     14s] #% End Load MMMC data ... (date=12/18 04:34:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=582.5M, current mem=582.5M)
[12/18 04:34:59     14s] 
[12/18 04:34:59     14s] Loading LEF file /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/18 04:34:59     14s] Set DBUPerIGU to M2 pitch 400.
[12/18 04:34:59     14s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/18 04:34:59     14s] Type 'man IMPLF-200' for more detail.
[12/18 04:34:59     14s] 
[12/18 04:34:59     14s] viaInitial starts at Thu Dec 18 04:34:59 2025
viaInitial ends at Thu Dec 18 04:34:59 2025
Loading view definition file from kf_top.view
[12/18 04:34:59     14s] Reading worst timing library '/nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:34:59     14s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:02     17s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/18 04:35:03     17s] Read 816 cells in library 'tcbn65gpluswc' 
[12/18 04:35:03     17s] Reading best timing library '/nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /nfs/vrg/cmc/cmc/kits/tsmc_65nm_libs/OA_libs/tcbn65gplus/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/18 04:35:05     20s] Read 816 cells in library 'tcbn65gplusbc' 
[12/18 04:35:05     20s] *** End library_loading (cpu=0.10min, real=0.10min, mem=141.7M, fe_cpu=0.34min, fe_real=0.58min, fe_mem=756.1M) ***
[12/18 04:35:05     20s] #% Begin Load netlist data ... (date=12/18 04:35:05, mem=633.2M)
[12/18 04:35:05     20s] *** Begin netlist parsing (mem=756.1M) ***
[12/18 04:35:05     20s] Created 816 new cells from 2 timing libraries.
[12/18 04:35:05     20s] Reading netlist ...
[12/18 04:35:05     20s] Backslashed names will retain backslash and a trailing blank character.
[12/18 04:35:05     20s] Reading verilog netlist 'kf_top_syn.v'
[12/18 04:35:05     20s] 
[12/18 04:35:05     20s] *** Memory Usage v#1 (Current mem = 756.137M, initial mem = 258.629M) ***
[12/18 04:35:05     20s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=756.1M) ***
[12/18 04:35:05     20s] #% End Load netlist data ... (date=12/18 04:35:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=703.9M, current mem=703.9M)
[12/18 04:35:05     20s] Top level cell is kf_top.
[12/18 04:35:06     21s] Hooked 1632 DB cells to tlib cells.
[12/18 04:35:06     21s] Starting recursive module instantiation check.
[12/18 04:35:06     21s] No recursion found.
[12/18 04:35:06     21s] Building hierarchical netlist for Cell kf_top ...
[12/18 04:35:06     21s] *** Netlist is unique.
[12/18 04:35:06     21s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/18 04:35:06     21s] ** info: there are 1680 modules.
[12/18 04:35:06     21s] ** info: there are 18727 stdCell insts.
[12/18 04:35:06     21s] 
[12/18 04:35:06     21s] *** Memory Usage v#1 (Current mem = 835.551M, initial mem = 258.629M) ***
[12/18 04:35:06     21s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/18 04:35:06     21s] Type 'man IMPFP-3961' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/18 04:35:06     21s] Type 'man IMPFP-3961' for more detail.
[12/18 04:35:06     21s] Set Default Net Delay as 1000 ps.
[12/18 04:35:06     21s] Set Default Net Load as 0.5 pF. 
[12/18 04:35:06     21s] Set Default Input Pin Transition as 0.1 ps.
[12/18 04:35:06     21s] Extraction setup Started 
[12/18 04:35:06     21s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/18 04:35:06     21s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2773' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M9 and M10 is not defined in the capacitance table file. The via resistance of 0.041 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2773' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M9 and M10 is not defined in the capacitance table file. The via resistance of 0.041 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/18 04:35:06     21s] Type 'man IMPEXT-2776' for more detail.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.1399 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0218 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/18 04:35:06     21s] Summary of Active RC-Corners : 
[12/18 04:35:06     21s]  
[12/18 04:35:06     21s]  Analysis View: setup_view
[12/18 04:35:06     21s]     RC-Corner Name        : worst
[12/18 04:35:06     21s]     RC-Corner Index       : 0
[12/18 04:35:06     21s]     RC-Corner Temperature : 25 Celsius
[12/18 04:35:06     21s]     RC-Corner Cap Table   : ''
[12/18 04:35:06     21s]     RC-Corner PreRoute Res Factor         : 1
[12/18 04:35:06     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/18 04:35:06     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/18 04:35:06     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/18 04:35:06     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/18 04:35:06     21s]     RC-Corner PreRoute Clock Res Factor   : 1
[12/18 04:35:06     21s]     RC-Corner PreRoute Clock Cap Factor   : 1
[12/18 04:35:06     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[12/18 04:35:06     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[12/18 04:35:06     21s]  
[12/18 04:35:06     21s]  Analysis View: hold_view
[12/18 04:35:06     21s]     RC-Corner Name        : best
[12/18 04:35:06     21s]     RC-Corner Index       : 1
[12/18 04:35:06     21s]     RC-Corner Temperature : 25 Celsius
[12/18 04:35:06     21s]     RC-Corner Cap Table   : ''
[12/18 04:35:06     21s]     RC-Corner PreRoute Res Factor         : 1
[12/18 04:35:06     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/18 04:35:06     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/18 04:35:06     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/18 04:35:06     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/18 04:35:06     21s]     RC-Corner PreRoute Clock Res Factor   : 1
[12/18 04:35:06     21s]     RC-Corner PreRoute Clock Cap Factor   : 1
[12/18 04:35:06     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[12/18 04:35:06     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[12/18 04:35:06     21s] Updating RC grid for preRoute extraction ...
[12/18 04:35:06     21s] Initializing multi-corner resistance tables ...
[12/18 04:35:06     21s] *Info: initialize multi-corner CTS.
[12/18 04:35:06     21s] Reading timing constraints file 'kf_top_syn.sdc' ...
[12/18 04:35:06     21s] Current (total cpu=0:00:21.5, real=0:00:36.0, peak res=923.4M, current mem=923.4M)
[12/18 04:35:06     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File kf_top_syn.sdc, Line 8).
[12/18 04:35:06     21s] 
[12/18 04:35:06     21s] INFO (CTE): Reading of timing constraints file kf_top_syn.sdc completed, with 1 WARNING
[12/18 04:35:06     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=924.2M, current mem=924.2M)
[12/18 04:35:06     21s] Current (total cpu=0:00:21.6, real=0:00:36.0, peak res=924.2M, current mem=924.2M)
[12/18 04:35:06     21s] Creating Cell Server ...(0, 1, 1, 1)
[12/18 04:35:06     21s] Summary for sequential cells identification: 
[12/18 04:35:06     21s]   Identified SBFF number: 199
[12/18 04:35:06     21s]   Identified MBFF number: 0
[12/18 04:35:06     21s]   Identified SB Latch number: 0
[12/18 04:35:06     21s]   Identified MB Latch number: 0
[12/18 04:35:06     21s]   Not identified SBFF number: 0
[12/18 04:35:06     21s]   Not identified MBFF number: 0
[12/18 04:35:06     21s]   Not identified SB Latch number: 0
[12/18 04:35:06     21s]   Not identified MB Latch number: 0
[12/18 04:35:06     21s]   Number of sequential cells which are not FFs: 104
[12/18 04:35:06     21s] Total number of combinational cells: 502
[12/18 04:35:06     21s] Total number of sequential cells: 303
[12/18 04:35:06     21s] Total number of tristate cells: 11
[12/18 04:35:06     21s] Total number of level shifter cells: 0
[12/18 04:35:06     21s] Total number of power gating cells: 0
[12/18 04:35:06     21s] Total number of isolation cells: 0
[12/18 04:35:06     21s] Total number of power switch cells: 0
[12/18 04:35:06     21s] Total number of pulse generator cells: 0
[12/18 04:35:06     21s] Total number of always on buffers: 0
[12/18 04:35:06     21s] Total number of retention cells: 0
[12/18 04:35:06     21s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[12/18 04:35:06     21s] Total number of usable buffers: 18
[12/18 04:35:06     21s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[12/18 04:35:06     21s] Total number of unusable buffers: 9
[12/18 04:35:06     21s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/18 04:35:06     21s] Total number of usable inverters: 18
[12/18 04:35:06     21s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/18 04:35:06     21s] Total number of unusable inverters: 9
[12/18 04:35:06     21s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/18 04:35:06     21s] Total number of identified usable delay cells: 9
[12/18 04:35:06     21s] List of identified unusable delay cells:
[12/18 04:35:06     21s] Total number of identified unusable delay cells: 0
[12/18 04:35:06     21s] Creating Cell Server, finished. 
[12/18 04:35:06     21s] 
[12/18 04:35:06     21s] Deleting Cell Server ...
[12/18 04:35:06     21s] 
[12/18 04:35:06     21s] *** Summary of all messages that are not suppressed in this session:
[12/18 04:35:06     21s] Severity  ID               Count  Summary                                  
[12/18 04:35:06     21s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/18 04:35:06     21s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/18 04:35:06     21s] WARNING   IMPEXT-2766         20  The sheet resistance for layer %s is not...
[12/18 04:35:06     21s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[12/18 04:35:06     21s] WARNING   IMPEXT-2776         18  The via resistance between layers %s and...
[12/18 04:35:06     21s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/18 04:35:06     21s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[12/18 04:35:06     21s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/18 04:35:06     21s] *** Message Summary: 84 warning(s), 0 error(s)
[12/18 04:35:06     21s] 
[12/18 04:35:25     24s] <CMD> getIoFlowFlag
[12/18 04:35:38     27s] <CMD> setIoFlowFlag 0
[12/18 04:35:38     27s] <CMD> floorPlan -site core -r 1 0.7 0.0 0.0 0.0 0.0
[12/18 04:35:38     27s] <CMD> uiSetTool select
[12/18 04:35:38     27s] <CMD> getIoFlowFlag
[12/18 04:35:38     27s] <CMD> fit
[12/18 04:36:29     35s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:36:29     35s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:36:29     35s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 3 -spreadType side -pin {{DATA_IN[0]} {DATA_IN[1]} {DATA_IN[2]} {DATA_IN[3]} {DATA_IN[4]} {DATA_IN[5]} {DATA_IN[6]} {DATA_IN[7]} {DATA_IN[8]} {DATA_IN[9]} {DATA_IN[10]} {DATA_IN[11]} {DATA_IN[12]} {DATA_IN[13]} {DATA_IN[14]} {DATA_IN[15]} {DATA_IN[16]} {DATA_IN[17]} {DATA_IN[18]} {DATA_IN[19]} {DATA_IN[20]} {DATA_IN[21]} {DATA_IN[22]} {DATA_IN[23]} {DIR[0]} {DIR[1]} {DIR[2]} {DIR[3]} {DIR[4]}}
[12/18 04:36:30     36s] Successfully spread [29] pins.
[12/18 04:36:30     36s] editPin : finished (cpu = 0:00:00.9 real = 0:00:01.0, mem = 1064.5M).
[12/18 04:36:30     36s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:36:50     40s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:36:50     40s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:36:50     40s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 3 -spreadType side -pin {{DATA_OUT[0]} {DATA_OUT[1]} {DATA_OUT[2]} {DATA_OUT[3]} {DATA_OUT[4]} {DATA_OUT[5]} {DATA_OUT[6]} {DATA_OUT[7]} {DATA_OUT[8]} {DATA_OUT[9]} {DATA_OUT[10]} {DATA_OUT[11]} {DATA_OUT[12]} {DATA_OUT[13]} {DATA_OUT[14]} {DATA_OUT[15]} {DATA_OUT[16]} {DATA_OUT[17]} {DATA_OUT[18]} {DATA_OUT[19]} {DATA_OUT[20]} {DATA_OUT[21]} {DATA_OUT[22]} {DATA_OUT[23]} READY}
[12/18 04:36:50     40s] Successfully spread [25] pins.
[12/18 04:36:50     40s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.5M).
[12/18 04:36:50     40s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:37:10     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:37:10     43s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:37:10     43s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 3 -spreadType side -pin {{rom_waddr[0]} {rom_waddr[1]} {rom_waddr[2]} {rom_waddr[3]} {rom_waddr[4]} {rom_waddr[5]} {rom_waddr[6]} {rom_waddr[7]} {rom_wdata[0]} {rom_wdata[1]} {rom_wdata[2]} {rom_wdata[3]} {rom_wdata[4]} {rom_wdata[5]} {rom_wdata[6]} {rom_wdata[7]} {rom_wdata[8]} {rom_wdata[9]} {rom_wdata[10]} {rom_wdata[11]} {rom_wdata[12]} {rom_wdata[13]} {rom_wdata[14]} {rom_wdata[15]} rom_we}
[12/18 04:37:10     43s] Successfully spread [25] pins.
[12/18 04:37:10     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.5M).
[12/18 04:37:10     43s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:38:07     54s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:38:07     54s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:38:07     54s] <CMD> editPin -fixOverlap 1 -side Top -layer 3 -assign 0.0 0.0 -pin {WRITE START rst_n clk {loop_addr[0]} {loop_addr[1]} {loop_addr[2]} {loop_addr[3]} {loop_addr[4]} {loop_addr[5]} {loop_addr[6]} {loop_addr[7]}}
[12/18 04:38:07     54s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[12/18 04:38:07     54s] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[12/18 04:38:07     54s] **WARN: (IMPPTN-1520):	Pin 'WRITE' of partition 'kf_top' cannot be placed at the constrained location [0.00 0.00] due to a blocked pin slot close to the location. Placing the pin at location [0.70 320.40].
[12/18 04:38:07     54s] Type 'man IMPPTN-1520' for more detail.
[12/18 04:38:07     54s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.5M).
[12/18 04:38:07     54s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:38:17     55s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:38:17     55s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:38:17     55s] <CMD> editPin -fixOverlap 1 -side Top -layer 3 -assign 0.7 320.4 -pin {WRITE START rst_n clk {loop_addr[0]} {loop_addr[1]} {loop_addr[2]} {loop_addr[3]} {loop_addr[4]} {loop_addr[5]} {loop_addr[6]} {loop_addr[7]}}
[12/18 04:38:17     55s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[12/18 04:38:17     55s] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[12/18 04:38:17     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.5M).
[12/18 04:38:18     55s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:38:31     58s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:38:31     58s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:38:31     58s] <CMD> editPin -fixOverlap 1 -side Top -layer 3 -assign 0.0 0.0 -pin {clk {loop_addr[0]} {loop_addr[1]} {loop_addr[2]} {loop_addr[3]} {loop_addr[4]} {loop_addr[5]} {loop_addr[6]} {loop_addr[7]} START rst_n WRITE}
[12/18 04:38:31     58s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[12/18 04:38:31     58s] **WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
[12/18 04:38:31     58s] **WARN: (IMPPTN-1520):	Pin 'clk' of partition 'kf_top' cannot be placed at the constrained location [0.00 0.00] due to a blocked pin slot close to the location. Placing the pin at location [0.90 320.40].
[12/18 04:38:31     58s] Type 'man IMPPTN-1520' for more detail.
[12/18 04:38:31     58s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.5M).
[12/18 04:38:31     58s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:38:43     60s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:38:43     60s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:38:43     60s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 3 -spreadType side -pin {clk {loop_addr[0]} {loop_addr[1]} {loop_addr[2]} {loop_addr[3]} {loop_addr[4]} {loop_addr[5]} {loop_addr[6]} {loop_addr[7]} START rst_n WRITE}
[12/18 04:38:43     60s] Successfully spread [12] pins.
[12/18 04:38:43     60s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.5M).
[12/18 04:38:43     60s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:38:44     60s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:38:44     60s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:38:44     60s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 3 -spreadType side -pin {clk {loop_addr[0]} {loop_addr[1]} {loop_addr[2]} {loop_addr[3]} {loop_addr[4]} {loop_addr[5]} {loop_addr[6]} {loop_addr[7]} START rst_n WRITE}
[12/18 04:38:44     60s] Successfully spread [12] pins.
[12/18 04:38:44     60s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.5M).
[12/18 04:38:44     60s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingOffset 1.0
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingThreshold 1.0
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingLayers {}
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingOffset 1.0
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingThreshold 1.0
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/18 04:38:57     62s] <CMD> set sprCreateIeRingLayers {}
[12/18 04:38:58     62s] <CMD> set sprCreateIeStripeWidth 10.0
[12/18 04:38:58     62s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/18 04:38:58     62s] <CMD> set sprCreateIeStripeWidth 10.0
[12/18 04:38:58     62s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/18 04:38:58     63s] <CMD> set sprCreateIeRingOffset 1.0
[12/18 04:38:58     63s] <CMD> set sprCreateIeRingThreshold 1.0
[12/18 04:38:58     63s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/18 04:38:58     63s] <CMD> set sprCreateIeRingLayers {}
[12/18 04:38:58     63s] <CMD> set sprCreateIeStripeWidth 10.0
[12/18 04:38:58     63s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/18 04:39:23     67s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/18 04:39:23     67s] addStripe will allow jog to connect padcore ring and block ring.
[12/18 04:39:23     67s] 
[12/18 04:39:23     67s] Stripes will stop at the boundary of the specified area.
[12/18 04:39:23     67s] When breaking rings, the power planner will consider the existence of blocks.
[12/18 04:39:23     67s] Stripes will not extend to closest target.
[12/18 04:39:23     67s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/18 04:39:23     67s] Stripes will not be created over regions without power planning wires.
[12/18 04:39:23     67s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/18 04:39:23     67s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/18 04:39:23     67s] Offset for stripe breaking is set to 0.
[12/18 04:39:23     67s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 1 -spacing 1 -set_to_set_distance 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AP -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit AP -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/18 04:39:23     67s] 
[12/18 04:39:23     67s] Starting stripe generation ...
[12/18 04:39:23     67s] Non-Default Mode Option Settings :
[12/18 04:39:23     67s]   NONE
[12/18 04:39:23     67s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/18 04:39:23     67s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/18 04:39:23     67s] Stripe generation is complete.
[12/18 04:39:23     67s] vias are now being generated.
[12/18 04:39:23     67s] addStripe created 160 wires.
[12/18 04:39:23     67s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/18 04:39:23     67s] +--------+----------------+----------------+
[12/18 04:39:23     67s] |  Layer |     Created    |     Deleted    |
[12/18 04:39:23     67s] +--------+----------------+----------------+
[12/18 04:39:23     67s] |   M4   |       160      |       NA       |
[12/18 04:39:23     67s] +--------+----------------+----------------+
[12/18 04:39:27     68s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/18 04:39:27     68s] addStripe will allow jog to connect padcore ring and block ring.
[12/18 04:39:27     68s] 
[12/18 04:39:27     68s] Stripes will stop at the boundary of the specified area.
[12/18 04:39:27     68s] When breaking rings, the power planner will consider the existence of blocks.
[12/18 04:39:27     68s] Stripes will not extend to closest target.
[12/18 04:39:27     68s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/18 04:39:27     68s] Stripes will not be created over regions without power planning wires.
[12/18 04:39:27     68s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/18 04:39:27     68s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/18 04:39:27     68s] Offset for stripe breaking is set to 0.
[12/18 04:39:27     68s] <CMD> addStripe -nets {VDD VSS} -layer M5 -direction horizontal -width 1 -spacing 1 -set_to_set_distance 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AP -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit AP -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/18 04:39:27     68s] 
[12/18 04:39:27     68s] Starting stripe generation ...
[12/18 04:39:27     68s] Non-Default Mode Option Settings :
[12/18 04:39:27     68s]   -trim_antenna_max_distance  0.00
[12/18 04:39:27     68s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/18 04:39:27     68s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/18 04:39:27     68s] Stripe generation is complete.
[12/18 04:39:27     68s] vias are now being generated.
[12/18 04:39:28     68s] addStripe created 160 wires.
[12/18 04:39:28     68s] ViaGen created 12800 vias, deleted 0 via to avoid violation.
[12/18 04:39:28     68s] +--------+----------------+----------------+
[12/18 04:39:28     68s] |  Layer |     Created    |     Deleted    |
[12/18 04:39:28     68s] +--------+----------------+----------------+
[12/18 04:39:28     68s] |  VIA4  |      12800     |        0       |
[12/18 04:39:28     68s] |   M5   |       160      |       NA       |
[12/18 04:39:28     68s] +--------+----------------+----------------+
[12/18 04:39:35     69s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer AP -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/18 04:39:35     69s] addStripe will allow jog to connect padcore ring and block ring.
[12/18 04:39:35     69s] 
[12/18 04:39:35     69s] Stripes will stop at the boundary of the specified area.
[12/18 04:39:35     69s] When breaking rings, the power planner will consider the existence of blocks.
[12/18 04:39:35     69s] Stripes will not extend to closest target.
[12/18 04:39:35     69s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/18 04:39:35     69s] Stripes will not be created over regions without power planning wires.
[12/18 04:39:35     69s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/18 04:39:35     69s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/18 04:39:35     69s] Offset for stripe breaking is set to 0.
[12/18 04:39:35     69s] <CMD> addStripe -nets {VDD VSS} -layer M5 -direction horizontal -width 1 -spacing 1 -set_to_set_distance 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit AP -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit AP -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/18 04:39:35     69s] 
[12/18 04:39:35     70s] Starting stripe generation ...
[12/18 04:39:35     70s] Non-Default Mode Option Settings :
[12/18 04:39:35     70s]   -trim_antenna_max_distance  0.00
[12/18 04:39:35     70s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/18 04:39:35     70s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 0.50) (320.80, 0.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 4.50) (320.80, 4.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 8.50) (320.80, 8.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 12.50) (320.80, 12.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 16.50) (320.80, 16.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 20.50) (320.80, 20.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 24.50) (320.80, 24.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 28.50) (320.80, 28.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 32.50) (320.80, 32.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 36.50) (320.80, 36.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 40.50) (320.80, 40.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 44.50) (320.80, 44.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 48.50) (320.80, 48.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 52.50) (320.80, 52.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 56.50) (320.80, 56.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 60.50) (320.80, 60.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 64.50) (320.80, 64.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 68.50) (320.80, 68.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 72.50) (320.80, 72.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (0.00, 76.50) (320.80, 76.50) because same wire already exists.
[12/18 04:39:35     70s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[12/18 04:39:35     70s] To increase the message display limit, refer to the product command reference manual.
[12/18 04:39:35     70s] Stripe generation is complete.
[12/18 04:39:48     72s] <CMD> setPlaceMode -fp false
[12/18 04:39:48     72s] <CMD> place_design
[12/18 04:39:49     72s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 5005, percentage of missing scan cell = 0.00% (0 / 5005)
[12/18 04:39:49     72s] *** Starting placeDesign default flow ***
[12/18 04:39:49     72s] *** Start deleteBufferTree ***
[12/18 04:39:49     73s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:39:49     73s] Message <TA-112> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/18 04:39:50     73s] Info: Detect buffers to remove automatically.
[12/18 04:39:50     73s] Analyzing netlist ...
[12/18 04:39:50     73s] Updating netlist
[12/18 04:39:50     73s] AAE DB initialization (MEM=1142.52 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/18 04:39:50     73s] Start AAE Lib Loading. (MEM=1142.52)
[12/18 04:39:50     74s] End AAE Lib Loading. (MEM=1173.14 CPU=0:00:00.1 Real=0:00:00.0)
[12/18 04:39:50     74s] 
[12/18 04:39:50     74s] *summary: 71 instances (buffers/inverters) removed
[12/18 04:39:50     74s] *** Finish deleteBufferTree (0:00:01.6) ***
[12/18 04:39:50     74s] **INFO: Enable pre-place timing setting for timing analysis
[12/18 04:39:50     74s] Set Using Default Delay Limit as 101.
[12/18 04:39:50     74s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/18 04:39:50     74s] Set Default Net Delay as 0 ps.
[12/18 04:39:50     74s] Set Default Net Load as 0 pF. 
[12/18 04:39:50     74s] **INFO: Analyzing IO path groups for slack adjustment
[12/18 04:39:50     74s] **INFO: Disable pre-place timing setting for timing analysis
[12/18 04:39:50     74s] Set Using Default Delay Limit as 1000.
[12/18 04:39:50     74s] Set Default Net Delay as 1000 ps.
[12/18 04:39:50     74s] Set Default Net Load as 0.5 pF. 
[12/18 04:39:50     74s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/18 04:39:51     74s] Deleted 0 physical inst  (cell - / prefix -).
[12/18 04:39:51     74s] Extracting standard cell pins and blockage ...... 
[12/18 04:39:51     74s] Pin and blockage extraction finished
[12/18 04:39:51     74s] Extracting macro/IO cell pins and blockage ...... 
[12/18 04:39:51     74s] Pin and blockage extraction finished
[12/18 04:39:51     74s] *** Starting "NanoPlace(TM) placement v#1 (mem=1168.6M)" ...
[12/18 04:39:51     74s] Wait...
[12/18 04:40:00     83s] *** Build Buffered Sizing Timing Model
[12/18 04:40:00     83s] (cpu=0:00:09.2 mem=1277.4M) ***
[12/18 04:40:00     84s] *** Build Virtual Sizing Timing Model
[12/18 04:40:00     84s] (cpu=0:00:09.8 mem=1320.4M) ***
[12/18 04:40:00     84s] No user-set net weight.
[12/18 04:40:00     84s] no activity file in design. spp won't run.
[12/18 04:40:00     84s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/18 04:40:00     84s] Scan chains were not defined.
[12/18 04:40:00     84s] #std cell=18659 (0 fixed + 18659 movable) #block=0 (0 floating + 0 preplaced)
[12/18 04:40:00     84s] #ioInst=0 #net=19220 #term=77748 #term/net=4.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=85
[12/18 04:40:00     84s] stdCell: 18659 single + 0 double + 0 multi
[12/18 04:40:00     84s] Total standard cell length = 39.9016 (mm), area = 0.0718 (mm^2)
[12/18 04:40:00     84s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1332.4M
[12/18 04:40:00     84s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1332.4M
[12/18 04:40:00     84s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1332.4M
[12/18 04:40:00     84s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1332.4M
[12/18 04:40:00     84s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1333.4M
[12/18 04:40:00     84s] Core basic site is core
[12/18 04:40:00     84s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1333.4M
[12/18 04:40:00     84s] SiteArray: one-level site array dimensions = 178 x 1604
[12/18 04:40:00     84s] SiteArray: use 1,142,048 bytes
[12/18 04:40:00     84s] SiteArray: current memory after site array memory allocatiion 1335.4M
[12/18 04:40:00     84s] SiteArray: FP blocked sites are writable
[12/18 04:40:00     84s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.002, REAL:0.002, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.003, REAL:0.004, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1335.4M
[12/18 04:40:00     84s] Estimated cell power/ground rail width = 0.225 um
[12/18 04:40:00     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/18 04:40:00     84s] Mark StBox On SiteArr starts
[12/18 04:40:00     84s] Mark StBox On SiteArr ends
[12/18 04:40:00     84s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.015, REAL:0.016, MEM:1335.4M
[12/18 04:40:00     84s] spiAuditVddOnBottomForRows for llg="default" starts
[12/18 04:40:00     84s] spiAuditVddOnBottomForRows ends
[12/18 04:40:00     84s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.016, REAL:0.018, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.032, REAL:0.035, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.001, REAL:0.002, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.002, REAL:0.003, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.001, REAL:0.001, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.018, REAL:0.020, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.121, REAL:0.126, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.121, REAL:0.126, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF: Starting pre-place ADS at level 1, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1335.4M
[12/18 04:40:00     84s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.002, REAL:0.002, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.001, REAL:0.001, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1335.4M
[12/18 04:40:01     84s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.003, REAL:0.004, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.004, REAL:0.005, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.005, REAL:0.005, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.002, REAL:0.003, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] ADSU 0.699 -> 0.699
[12/18 04:40:01     84s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.027, REAL:0.029, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.002, MEM:1336.4M
[12/18 04:40:01     84s] Average module density = 0.699.
[12/18 04:40:01     84s] Density for the design = 0.699.
[12/18 04:40:01     84s]        = stdcell_area 199508 sites (71823 um^2) / alloc_area 285483 sites (102774 um^2).
[12/18 04:40:01     84s] Pin Density = 0.2723.
[12/18 04:40:01     84s]             = total # of pins 77748 / total area 285512.
[12/18 04:40:01     84s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.002, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.003, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.002, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.002, REAL:0.002, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.002, REAL:0.003, MEM:1336.4M
[12/18 04:40:01     84s] Initial padding reaches pin density 0.500 for top
[12/18 04:40:01     84s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.520
[12/18 04:40:01     84s] InitPadU 0.699 -> 0.824 for top
[12/18 04:40:01     84s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.005, REAL:0.002, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.007, REAL:0.003, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1336.4M
[12/18 04:40:01     84s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.004, REAL:0.002, MEM:1336.4M
[12/18 04:40:01     84s] === lastAutoLevel = 9 
[12/18 04:40:01     84s] 0 delay mode for cte enabled initNetWt.
[12/18 04:40:01     84s] no activity file in design. spp won't run.
[12/18 04:40:01     84s] [spp] 0
[12/18 04:40:01     84s] [adp] 0:1:0:1
[12/18 04:40:01     84s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:40:01     85s] 0 delay mode for cte disabled initNetWt.
[12/18 04:40:01     85s] Clock gating cells determined by native netlist tracing.
[12/18 04:40:01     85s] no activity file in design. spp won't run.
[12/18 04:40:01     85s] no activity file in design. spp won't run.
[12/18 04:40:01     85s] Effort level <high> specified for reg2reg path_group
[12/18 04:40:02     85s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:40:03     86s] Iteration  1: Total net bbox = 3.599e+04 (1.73e+04 1.87e+04)
[12/18 04:40:03     86s]               Est.  stn bbox = 4.851e+04 (2.14e+04 2.71e+04)
[12/18 04:40:03     86s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1389.5M
[12/18 04:40:03     86s] Iteration  2: Total net bbox = 3.599e+04 (1.73e+04 1.87e+04)
[12/18 04:40:03     86s]               Est.  stn bbox = 4.851e+04 (2.14e+04 2.71e+04)
[12/18 04:40:03     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1389.5M
[12/18 04:40:03     86s] exp_mt_sequential is set from setPlaceMode option to 1
[12/18 04:40:03     86s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/18 04:40:03     86s] place_exp_mt_interval set to default 32
[12/18 04:40:03     86s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/18 04:40:07     89s] Iteration  3: Total net bbox = 3.811e+04 (1.79e+04 2.02e+04)
[12/18 04:40:07     89s]               Est.  stn bbox = 5.859e+04 (2.48e+04 3.38e+04)
[12/18 04:40:07     89s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1407.7M
[12/18 04:40:07     89s] Total number of setup views is 1.
[12/18 04:40:07     89s] Total number of active setup views is 1.
[12/18 04:40:07     89s] Active setup views:
[12/18 04:40:07     89s]     setup_view
[12/18 04:40:10     93s] Iteration  4: Total net bbox = 1.285e+05 (7.68e+04 5.16e+04)
[12/18 04:40:10     93s]               Est.  stn bbox = 1.912e+05 (1.11e+05 7.98e+04)
[12/18 04:40:10     93s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1407.7M
[12/18 04:40:16     98s] Iteration  5: Total net bbox = 2.610e+05 (1.49e+05 1.12e+05)
[12/18 04:40:16     98s]               Est.  stn bbox = 3.875e+05 (2.20e+05 1.67e+05)
[12/18 04:40:16     98s]               cpu = 0:00:05.4 real = 0:00:06.0 mem = 1407.7M
[12/18 04:40:33    114s] Iteration  6: Total net bbox = 3.125e+05 (1.84e+05 1.29e+05)
[12/18 04:40:33    114s]               Est.  stn bbox = 4.534e+05 (2.66e+05 1.88e+05)
[12/18 04:40:33    114s]               cpu = 0:00:15.8 real = 0:00:17.0 mem = 1411.7M
[12/18 04:40:33    114s] Starting Early Global Route rough congestion estimation: mem = 1411.7M
[12/18 04:40:33    114s] (I)       Reading DB...
[12/18 04:40:33    114s] (I)       Read data from FE... (mem=1411.7M)
[12/18 04:40:33    114s] (I)       Read nodes and places... (mem=1411.7M)
[12/18 04:40:33    114s] (I)       Done Read nodes and places (cpu=0.016s, mem=1411.7M)
[12/18 04:40:33    114s] (I)       Read nets... (mem=1411.7M)
[12/18 04:40:33    114s] (I)       Done Read nets (cpu=0.049s, mem=1411.7M)
[12/18 04:40:33    114s] (I)       Done Read data from FE (cpu=0.066s, mem=1411.7M)
[12/18 04:40:33    114s] (I)       before initializing RouteDB syMemory usage = 1411.7 MB
[12/18 04:40:33    114s] (I)       congestionReportName   : 
[12/18 04:40:33    114s] (I)       layerRangeFor2DCongestion : 
[12/18 04:40:33    114s] (I)       buildTerm2TermWires    : 1
[12/18 04:40:33    114s] (I)       doTrackAssignment      : 1
[12/18 04:40:33    114s] (I)       dumpBookshelfFiles     : 0
[12/18 04:40:33    114s] (I)       numThreads             : 1
[12/18 04:40:33    114s] (I)       bufferingAwareRouting  : false
[12/18 04:40:33    114s] [NR-eGR] honorMsvRouteConstraint: false
[12/18 04:40:33    114s] (I)       honorPin               : false
[12/18 04:40:33    114s] (I)       honorPinGuide          : true
[12/18 04:40:33    114s] (I)       honorPartition         : false
[12/18 04:40:33    114s] (I)       honorPartitionAllowFeedthru: false
[12/18 04:40:33    114s] (I)       allowPartitionCrossover: false
[12/18 04:40:33    114s] (I)       honorSingleEntry       : true
[12/18 04:40:33    114s] (I)       honorSingleEntryStrong : true
[12/18 04:40:33    114s] (I)       handleViaSpacingRule   : false
[12/18 04:40:33    114s] (I)       handleEolSpacingRule   : false
[12/18 04:40:33    114s] (I)       PDConstraint           : none
[12/18 04:40:33    114s] (I)       expBetterNDRHandling   : false
[12/18 04:40:33    114s] [NR-eGR] honorClockSpecNDR      : 0
[12/18 04:40:33    114s] (I)       routingEffortLevel     : 3
[12/18 04:40:33    114s] (I)       effortLevel            : standard
[12/18 04:40:33    114s] [NR-eGR] minRouteLayer          : 2
[12/18 04:40:33    114s] [NR-eGR] maxRouteLayer          : 127
[12/18 04:40:33    114s] (I)       relaxedTopLayerCeiling : 127
[12/18 04:40:33    114s] (I)       relaxedBottomLayerFloor: 2
[12/18 04:40:33    114s] (I)       numRowsPerGCell        : 12
[12/18 04:40:33    114s] (I)       speedUpLargeDesign     : 0
[12/18 04:40:33    114s] (I)       multiThreadingTA       : 1
[12/18 04:40:33    114s] (I)       optimizationMode       : false
[12/18 04:40:33    114s] (I)       routeSecondPG          : false
[12/18 04:40:33    114s] (I)       scenicRatioForLayerRelax: 0.00
[12/18 04:40:33    114s] (I)       detourLimitForLayerRelax: 0.00
[12/18 04:40:33    114s] (I)       punchThroughDistance   : 500.00
[12/18 04:40:33    114s] (I)       scenicBound            : 1.15
[12/18 04:40:33    114s] (I)       maxScenicToAvoidBlk    : 100.00
[12/18 04:40:33    114s] (I)       source-to-sink ratio   : 0.00
[12/18 04:40:33    114s] (I)       targetCongestionRatioH : 1.00
[12/18 04:40:33    114s] (I)       targetCongestionRatioV : 1.00
[12/18 04:40:33    114s] (I)       layerCongestionRatio   : 0.70
[12/18 04:40:33    114s] (I)       m1CongestionRatio      : 0.10
[12/18 04:40:33    114s] (I)       m2m3CongestionRatio    : 0.70
[12/18 04:40:33    114s] (I)       localRouteEffort       : 1.00
[12/18 04:40:33    114s] (I)       numSitesBlockedByOneVia: 8.00
[12/18 04:40:33    114s] (I)       supplyScaleFactorH     : 1.00
[12/18 04:40:33    114s] (I)       supplyScaleFactorV     : 1.00
[12/18 04:40:33    114s] (I)       highlight3DOverflowFactor: 0.00
[12/18 04:40:33    114s] (I)       routeVias              : 
[12/18 04:40:33    114s] (I)       readTROption           : true
[12/18 04:40:33    114s] (I)       extraSpacingFactor     : 1.00
[12/18 04:40:33    114s] [NR-eGR] numTracksPerClockWire  : 0
[12/18 04:40:33    114s] (I)       routeSelectedNetsOnly  : false
[12/18 04:40:33    114s] (I)       clkNetUseMaxDemand     : false
[12/18 04:40:33    114s] (I)       extraDemandForClocks   : 0
[12/18 04:40:33    114s] (I)       steinerRemoveLayers    : false
[12/18 04:40:33    114s] (I)       demoteLayerScenicScale : 1.00
[12/18 04:40:33    114s] (I)       nonpreferLayerCostScale : 100.00
[12/18 04:40:33    114s] (I)       similarTopologyRoutingFast : false
[12/18 04:40:33    114s] (I)       spanningTreeRefinement : false
[12/18 04:40:33    114s] (I)       spanningTreeRefinementAlpha : -1.00
[12/18 04:40:33    114s] (I)       starting read tracks
[12/18 04:40:33    114s] (I)       build grid graph
[12/18 04:40:33    114s] (I)       build grid graph start
[12/18 04:40:33    114s] [NR-eGR] M1 has no routable track
[12/18 04:40:33    114s] [NR-eGR] M2 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] M3 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] M4 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] M5 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] M6 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] M7 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] M8 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] M9 has single uniform track structure
[12/18 04:40:33    114s] [NR-eGR] AP has single uniform track structure
[12/18 04:40:33    114s] (I)       build grid graph end
[12/18 04:40:33    114s] (I)       merge level 0
[12/18 04:40:33    114s] (I)       numViaLayers=10
[12/18 04:40:33    114s] (I)       Reading via VIA12_1cut_V for layer: 0 
[12/18 04:40:33    114s] (I)       Reading via VIA23_1cut for layer: 1 
[12/18 04:40:33    114s] (I)       Reading via VIA34_1cut for layer: 2 
[12/18 04:40:33    114s] (I)       Reading via VIA45_1cut for layer: 3 
[12/18 04:40:33    114s] (I)       Reading via VIA56_1cut for layer: 4 
[12/18 04:40:33    114s] (I)       Reading via VIA67_1cut for layer: 5 
[12/18 04:40:33    114s] (I)       Reading via VIA78_1cut for layer: 6 
[12/18 04:40:33    114s] (I)       Reading via VIA89_1cut for layer: 7 
[12/18 04:40:33    114s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:40:33    114s] (I)       end build via table
[12/18 04:40:33    114s] [NR-eGR] Read 25920 PG shapes in 0.004 seconds
[12/18 04:40:33    114s] 
[12/18 04:40:33    114s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=25920 numBumpBlks=0 numBoundaryFakeBlks=0
[12/18 04:40:33    114s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 04:40:33    114s] (I)       readDataFromPlaceDB
[12/18 04:40:33    114s] (I)       Read net information..
[12/18 04:40:33    114s] [NR-eGR] Read numTotalNets=19220  numIgnoredNets=0
[12/18 04:40:33    114s] (I)       Read testcase time = 0.008 seconds
[12/18 04:40:33    114s] 
[12/18 04:40:33    114s] (I)       read default dcut vias
[12/18 04:40:33    114s] (I)       Reading via VIA12_2cut_E for layer: 0 
[12/18 04:40:33    114s] (I)       Reading via VIA23_2cut_E for layer: 1 
[12/18 04:40:33    114s] (I)       Reading via VIA34_2cut_E for layer: 2 
[12/18 04:40:33    114s] (I)       Reading via VIA45_2cut_E for layer: 3 
[12/18 04:40:33    114s] (I)       Reading via VIA56_2cut_E for layer: 4 
[12/18 04:40:33    114s] (I)       Reading via VIA67_2cut_E for layer: 5 
[12/18 04:40:33    114s] (I)       Reading via VIA78_2cut_E for layer: 6 
[12/18 04:40:33    114s] (I)       Reading via VIA89_2cut_E for layer: 7 
[12/18 04:40:33    114s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:40:33    114s] (I)       early_global_route_priority property id does not exist.
[12/18 04:40:33    114s] (I)       build grid graph start
[12/18 04:40:33    114s] (I)       build grid graph end
[12/18 04:40:33    114s] (I)       Model blockage into capacity
[12/18 04:40:33    114s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[12/18 04:40:33    114s] (I)       Modeling time = 0.002 seconds
[12/18 04:40:33    114s] 
[12/18 04:40:33    114s] (I)       Number of ignored nets = 0
[12/18 04:40:33    114s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/18 04:40:33    114s] (I)       Number of clock nets = 0.  Ignored: No
[12/18 04:40:33    114s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/18 04:40:33    114s] (I)       Number of special nets = 0.  Ignored: Yes
[12/18 04:40:33    114s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/18 04:40:33    114s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/18 04:40:33    114s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/18 04:40:33    114s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/18 04:40:33    114s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 04:40:33    114s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1414.9 MB
[12/18 04:40:33    114s] (I)       Ndr track 0 does not exist
[12/18 04:40:33    114s] (I)       Layer1  viaCost=300.00
[12/18 04:40:33    114s] (I)       Layer2  viaCost=100.00
[12/18 04:40:33    114s] (I)       Layer3  viaCost=100.00
[12/18 04:40:33    114s] (I)       Layer4  viaCost=100.00
[12/18 04:40:33    114s] (I)       Layer5  viaCost=100.00
[12/18 04:40:33    114s] (I)       Layer6  viaCost=100.00
[12/18 04:40:33    114s] (I)       Layer7  viaCost=200.00
[12/18 04:40:33    114s] (I)       Layer8  viaCost=100.00
[12/18 04:40:33    114s] (I)       Layer9  viaCost=600.00
[12/18 04:40:33    114s] (I)       ---------------------Grid Graph Info--------------------
[12/18 04:40:33    114s] (I)       Routing area        : (0, 0) - (641600, 640800)
[12/18 04:40:33    114s] (I)       Core area           : (0, 0) - (641600, 640800)
[12/18 04:40:33    114s] (I)       Site width          :   400  (dbu)
[12/18 04:40:33    114s] (I)       Row height          :  3600  (dbu)
[12/18 04:40:33    114s] (I)       GCell width         : 43200  (dbu)
[12/18 04:40:33    114s] (I)       GCell height        : 43200  (dbu)
[12/18 04:40:33    114s] (I)       Grid                :    15    15    10
[12/18 04:40:33    114s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/18 04:40:33    114s] (I)       Vertical capacity   :     0 43200     0 43200     0 43200     0 43200     0 43200
[12/18 04:40:33    114s] (I)       Horizontal capacity :     0     0 43200     0 43200     0 43200     0 43200     0
[12/18 04:40:33    114s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/18 04:40:33    114s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/18 04:40:33    114s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/18 04:40:33    114s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/18 04:40:33    114s] (I)       First track coord   :     0   200   400   200   400   200   400  1800  1600 13200
[12/18 04:40:33    114s] (I)       Num tracks per GCell: 120.00 108.00 108.00 108.00 108.00 108.00 108.00 27.00 27.00  3.32
[12/18 04:40:33    114s] (I)       Total num of tracks :     0  1604  1601  1604  1601  1604  1601   400   400    49
[12/18 04:40:33    114s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/18 04:40:33    114s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/18 04:40:33    114s] (I)       --------------------------------------------------------
[12/18 04:40:33    114s] 
[12/18 04:40:33    114s] [NR-eGR] ============ Routing rule table ============
[12/18 04:40:33    114s] [NR-eGR] Rule id: 0  Nets: 19220 
[12/18 04:40:33    114s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/18 04:40:33    114s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[12/18 04:40:33    114s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:40:33    114s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:40:33    114s] [NR-eGR] ========================================
[12/18 04:40:33    114s] [NR-eGR] 
[12/18 04:40:33    114s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer4 : = 16785 / 24060 (69.76%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer5 : = 19170 / 24015 (79.83%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[12/18 04:40:33    114s] (I)       After initializing earlyGlobalRoute syMemory usage = 1414.9 MB
[12/18 04:40:33    114s] (I)       Loading and dumping file time : 0.09 seconds
[12/18 04:40:33    114s] (I)       ============= Initialization =============
[12/18 04:40:33    114s] (I)       numLocalWires=85013  numGlobalNetBranches=25907  numLocalNetBranches=16614
[12/18 04:40:33    114s] (I)       totalPins=77748  totalGlobalPin=22885 (29.43%)
[12/18 04:40:33    114s] (I)       total 2D Cap : 121005 = (58875 H, 62130 V)
[12/18 04:40:33    114s] (I)       ============  Phase 1a Route ============
[12/18 04:40:33    114s] (I)       Phase 1a runs 0.00 seconds
[12/18 04:40:33    114s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/18 04:40:33    114s] (I)       Usage: 20221 = (10795 H, 9426 V) = (18.34% H, 15.17% V) = (2.332e+05um H, 2.036e+05um V)
[12/18 04:40:33    114s] (I)       
[12/18 04:40:33    114s] (I)       ============  Phase 1b Route ============
[12/18 04:40:33    114s] (I)       Usage: 20221 = (10795 H, 9426 V) = (18.34% H, 15.17% V) = (2.332e+05um H, 2.036e+05um V)
[12/18 04:40:33    114s] (I)       
[12/18 04:40:33    114s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/18 04:40:33    114s] 
[12/18 04:40:33    114s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/18 04:40:33    114s] Finished Early Global Route rough congestion estimation: mem = 1414.9M
[12/18 04:40:33    114s] earlyGlobalRoute rough estimation gcell size 12 row height
[12/18 04:40:33    114s] OPERPROF: Starting CDPad at level 1, MEM:1414.9M
[12/18 04:40:33    114s] CDPadU 0.824 -> 0.824
[12/18 04:40:33    114s] OPERPROF: Finished CDPad at level 1, CPU:0.077, REAL:0.077, MEM:1414.9M
[12/18 04:40:33    115s] Global placement CDP skipped at cutLevel 7.
[12/18 04:40:33    115s] Iteration  7: Total net bbox = 3.199e+05 (1.90e+05 1.30e+05)
[12/18 04:40:33    115s]               Est.  stn bbox = 4.621e+05 (2.73e+05 1.90e+05)
[12/18 04:40:33    115s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1414.9M
[12/18 04:40:36    118s] nrCritNet: 0.00% ( 0 / 19220 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[12/18 04:40:37    119s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:40:40    121s] nrCritNet: 0.00% ( 0 / 19220 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[12/18 04:40:40    121s] Iteration  8: Total net bbox = 3.199e+05 (1.90e+05 1.30e+05)
[12/18 04:40:40    121s]               Est.  stn bbox = 4.621e+05 (2.73e+05 1.90e+05)
[12/18 04:40:40    121s]               cpu = 0:00:06.6 real = 0:00:07.0 mem = 1431.3M
[12/18 04:41:01    141s] Starting Early Global Route rough congestion estimation: mem = 1439.4M
[12/18 04:41:01    141s] (I)       Reading DB...
[12/18 04:41:01    141s] (I)       Read data from FE... (mem=1439.4M)
[12/18 04:41:01    141s] (I)       Read nodes and places... (mem=1439.4M)
[12/18 04:41:01    141s] (I)       Done Read nodes and places (cpu=0.017s, mem=1439.4M)
[12/18 04:41:01    141s] (I)       Read nets... (mem=1439.4M)
[12/18 04:41:01    142s] (I)       Done Read nets (cpu=0.047s, mem=1439.4M)
[12/18 04:41:01    142s] (I)       Done Read data from FE (cpu=0.064s, mem=1439.4M)
[12/18 04:41:01    142s] (I)       before initializing RouteDB syMemory usage = 1439.4 MB
[12/18 04:41:01    142s] (I)       congestionReportName   : 
[12/18 04:41:01    142s] (I)       layerRangeFor2DCongestion : 
[12/18 04:41:01    142s] (I)       buildTerm2TermWires    : 1
[12/18 04:41:01    142s] (I)       doTrackAssignment      : 1
[12/18 04:41:01    142s] (I)       dumpBookshelfFiles     : 0
[12/18 04:41:01    142s] (I)       numThreads             : 1
[12/18 04:41:01    142s] (I)       bufferingAwareRouting  : false
[12/18 04:41:01    142s] [NR-eGR] honorMsvRouteConstraint: false
[12/18 04:41:01    142s] (I)       honorPin               : false
[12/18 04:41:01    142s] (I)       honorPinGuide          : true
[12/18 04:41:01    142s] (I)       honorPartition         : false
[12/18 04:41:01    142s] (I)       honorPartitionAllowFeedthru: false
[12/18 04:41:01    142s] (I)       allowPartitionCrossover: false
[12/18 04:41:01    142s] (I)       honorSingleEntry       : true
[12/18 04:41:01    142s] (I)       honorSingleEntryStrong : true
[12/18 04:41:01    142s] (I)       handleViaSpacingRule   : false
[12/18 04:41:01    142s] (I)       handleEolSpacingRule   : false
[12/18 04:41:01    142s] (I)       PDConstraint           : none
[12/18 04:41:01    142s] (I)       expBetterNDRHandling   : false
[12/18 04:41:01    142s] [NR-eGR] honorClockSpecNDR      : 0
[12/18 04:41:01    142s] (I)       routingEffortLevel     : 3
[12/18 04:41:01    142s] (I)       effortLevel            : standard
[12/18 04:41:01    142s] [NR-eGR] minRouteLayer          : 2
[12/18 04:41:01    142s] [NR-eGR] maxRouteLayer          : 127
[12/18 04:41:01    142s] (I)       relaxedTopLayerCeiling : 127
[12/18 04:41:01    142s] (I)       relaxedBottomLayerFloor: 2
[12/18 04:41:01    142s] (I)       numRowsPerGCell        : 6
[12/18 04:41:01    142s] (I)       speedUpLargeDesign     : 0
[12/18 04:41:01    142s] (I)       multiThreadingTA       : 1
[12/18 04:41:01    142s] (I)       optimizationMode       : false
[12/18 04:41:01    142s] (I)       routeSecondPG          : false
[12/18 04:41:01    142s] (I)       scenicRatioForLayerRelax: 0.00
[12/18 04:41:01    142s] (I)       detourLimitForLayerRelax: 0.00
[12/18 04:41:01    142s] (I)       punchThroughDistance   : 500.00
[12/18 04:41:01    142s] (I)       scenicBound            : 1.15
[12/18 04:41:01    142s] (I)       maxScenicToAvoidBlk    : 100.00
[12/18 04:41:01    142s] (I)       source-to-sink ratio   : 0.00
[12/18 04:41:01    142s] (I)       targetCongestionRatioH : 1.00
[12/18 04:41:01    142s] (I)       targetCongestionRatioV : 1.00
[12/18 04:41:01    142s] (I)       layerCongestionRatio   : 0.70
[12/18 04:41:01    142s] (I)       m1CongestionRatio      : 0.10
[12/18 04:41:01    142s] (I)       m2m3CongestionRatio    : 0.70
[12/18 04:41:01    142s] (I)       localRouteEffort       : 1.00
[12/18 04:41:01    142s] (I)       numSitesBlockedByOneVia: 8.00
[12/18 04:41:01    142s] (I)       supplyScaleFactorH     : 1.00
[12/18 04:41:01    142s] (I)       supplyScaleFactorV     : 1.00
[12/18 04:41:01    142s] (I)       highlight3DOverflowFactor: 0.00
[12/18 04:41:01    142s] (I)       routeVias              : 
[12/18 04:41:01    142s] (I)       readTROption           : true
[12/18 04:41:01    142s] (I)       extraSpacingFactor     : 1.00
[12/18 04:41:01    142s] [NR-eGR] numTracksPerClockWire  : 0
[12/18 04:41:01    142s] (I)       routeSelectedNetsOnly  : false
[12/18 04:41:01    142s] (I)       clkNetUseMaxDemand     : false
[12/18 04:41:01    142s] (I)       extraDemandForClocks   : 0
[12/18 04:41:01    142s] (I)       steinerRemoveLayers    : false
[12/18 04:41:01    142s] (I)       demoteLayerScenicScale : 1.00
[12/18 04:41:01    142s] (I)       nonpreferLayerCostScale : 100.00
[12/18 04:41:01    142s] (I)       similarTopologyRoutingFast : false
[12/18 04:41:01    142s] (I)       spanningTreeRefinement : false
[12/18 04:41:01    142s] (I)       spanningTreeRefinementAlpha : -1.00
[12/18 04:41:01    142s] (I)       starting read tracks
[12/18 04:41:01    142s] (I)       build grid graph
[12/18 04:41:01    142s] (I)       build grid graph start
[12/18 04:41:01    142s] [NR-eGR] M1 has no routable track
[12/18 04:41:01    142s] [NR-eGR] M2 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] M3 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] M4 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] M5 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] M6 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] M7 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] M8 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] M9 has single uniform track structure
[12/18 04:41:01    142s] [NR-eGR] AP has single uniform track structure
[12/18 04:41:01    142s] (I)       build grid graph end
[12/18 04:41:01    142s] (I)       merge level 0
[12/18 04:41:01    142s] (I)       numViaLayers=10
[12/18 04:41:01    142s] (I)       Reading via VIA12_1cut_V for layer: 0 
[12/18 04:41:01    142s] (I)       Reading via VIA23_1cut for layer: 1 
[12/18 04:41:01    142s] (I)       Reading via VIA34_1cut for layer: 2 
[12/18 04:41:01    142s] (I)       Reading via VIA45_1cut for layer: 3 
[12/18 04:41:01    142s] (I)       Reading via VIA56_1cut for layer: 4 
[12/18 04:41:01    142s] (I)       Reading via VIA67_1cut for layer: 5 
[12/18 04:41:01    142s] (I)       Reading via VIA78_1cut for layer: 6 
[12/18 04:41:01    142s] (I)       Reading via VIA89_1cut for layer: 7 
[12/18 04:41:01    142s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:41:01    142s] (I)       end build via table
[12/18 04:41:01    142s] [NR-eGR] Read 25920 PG shapes in 0.004 seconds
[12/18 04:41:01    142s] 
[12/18 04:41:01    142s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=25920 numBumpBlks=0 numBoundaryFakeBlks=0
[12/18 04:41:01    142s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 04:41:01    142s] (I)       readDataFromPlaceDB
[12/18 04:41:01    142s] (I)       Read net information..
[12/18 04:41:01    142s] [NR-eGR] Read numTotalNets=19220  numIgnoredNets=0
[12/18 04:41:01    142s] (I)       Read testcase time = 0.006 seconds
[12/18 04:41:01    142s] 
[12/18 04:41:01    142s] (I)       read default dcut vias
[12/18 04:41:01    142s] (I)       Reading via VIA12_2cut_E for layer: 0 
[12/18 04:41:01    142s] (I)       Reading via VIA23_2cut_E for layer: 1 
[12/18 04:41:01    142s] (I)       Reading via VIA34_2cut_E for layer: 2 
[12/18 04:41:01    142s] (I)       Reading via VIA45_2cut_E for layer: 3 
[12/18 04:41:01    142s] (I)       Reading via VIA56_2cut_E for layer: 4 
[12/18 04:41:01    142s] (I)       Reading via VIA67_2cut_E for layer: 5 
[12/18 04:41:01    142s] (I)       Reading via VIA78_2cut_E for layer: 6 
[12/18 04:41:01    142s] (I)       Reading via VIA89_2cut_E for layer: 7 
[12/18 04:41:01    142s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:41:01    142s] (I)       early_global_route_priority property id does not exist.
[12/18 04:41:01    142s] (I)       build grid graph start
[12/18 04:41:01    142s] (I)       build grid graph end
[12/18 04:41:01    142s] (I)       Model blockage into capacity
[12/18 04:41:01    142s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[12/18 04:41:01    142s] (I)       Modeling time = 0.002 seconds
[12/18 04:41:01    142s] 
[12/18 04:41:01    142s] (I)       Number of ignored nets = 0
[12/18 04:41:01    142s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/18 04:41:01    142s] (I)       Number of clock nets = 0.  Ignored: No
[12/18 04:41:01    142s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/18 04:41:01    142s] (I)       Number of special nets = 0.  Ignored: Yes
[12/18 04:41:01    142s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/18 04:41:01    142s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/18 04:41:01    142s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/18 04:41:01    142s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/18 04:41:01    142s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 04:41:01    142s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1439.4 MB
[12/18 04:41:01    142s] (I)       Ndr track 0 does not exist
[12/18 04:41:01    142s] (I)       Layer1  viaCost=300.00
[12/18 04:41:01    142s] (I)       Layer2  viaCost=100.00
[12/18 04:41:01    142s] (I)       Layer3  viaCost=100.00
[12/18 04:41:01    142s] (I)       Layer4  viaCost=100.00
[12/18 04:41:01    142s] (I)       Layer5  viaCost=100.00
[12/18 04:41:01    142s] (I)       Layer6  viaCost=100.00
[12/18 04:41:01    142s] (I)       Layer7  viaCost=200.00
[12/18 04:41:01    142s] (I)       Layer8  viaCost=100.00
[12/18 04:41:01    142s] (I)       Layer9  viaCost=600.00
[12/18 04:41:01    142s] (I)       ---------------------Grid Graph Info--------------------
[12/18 04:41:01    142s] (I)       Routing area        : (0, 0) - (641600, 640800)
[12/18 04:41:01    142s] (I)       Core area           : (0, 0) - (641600, 640800)
[12/18 04:41:01    142s] (I)       Site width          :   400  (dbu)
[12/18 04:41:01    142s] (I)       Row height          :  3600  (dbu)
[12/18 04:41:01    142s] (I)       GCell width         : 21600  (dbu)
[12/18 04:41:01    142s] (I)       GCell height        : 21600  (dbu)
[12/18 04:41:01    142s] (I)       Grid                :    30    30    10
[12/18 04:41:01    142s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/18 04:41:01    142s] (I)       Vertical capacity   :     0 21600     0 21600     0 21600     0 21600     0 21600
[12/18 04:41:01    142s] (I)       Horizontal capacity :     0     0 21600     0 21600     0 21600     0 21600     0
[12/18 04:41:01    142s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/18 04:41:01    142s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/18 04:41:01    142s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/18 04:41:01    142s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/18 04:41:01    142s] (I)       First track coord   :     0   200   400   200   400   200   400  1800  1600 13200
[12/18 04:41:01    142s] (I)       Num tracks per GCell: 60.00 54.00 54.00 54.00 54.00 54.00 54.00 13.50 13.50  1.66
[12/18 04:41:01    142s] (I)       Total num of tracks :     0  1604  1601  1604  1601  1604  1601   400   400    49
[12/18 04:41:01    142s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/18 04:41:01    142s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/18 04:41:01    142s] (I)       --------------------------------------------------------
[12/18 04:41:01    142s] 
[12/18 04:41:01    142s] [NR-eGR] ============ Routing rule table ============
[12/18 04:41:01    142s] [NR-eGR] Rule id: 0  Nets: 19220 
[12/18 04:41:01    142s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/18 04:41:01    142s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[12/18 04:41:01    142s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:41:01    142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:41:01    142s] [NR-eGR] ========================================
[12/18 04:41:01    142s] [NR-eGR] 
[12/18 04:41:01    142s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer4 : = 33570 / 48120 (69.76%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer5 : = 38340 / 48030 (79.83%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[12/18 04:41:01    142s] (I)       After initializing earlyGlobalRoute syMemory usage = 1439.4 MB
[12/18 04:41:01    142s] (I)       Loading and dumping file time : 0.09 seconds
[12/18 04:41:01    142s] (I)       ============= Initialization =============
[12/18 04:41:01    142s] (I)       numLocalWires=64234  numGlobalNetBranches=19709  numLocalNetBranches=12423
[12/18 04:41:01    142s] (I)       totalPins=77748  totalGlobalPin=36094 (46.42%)
[12/18 04:41:01    142s] (I)       total 2D Cap : 242327 = (117895 H, 124432 V)
[12/18 04:41:01    142s] (I)       ============  Phase 1a Route ============
[12/18 04:41:01    142s] (I)       Phase 1a runs 0.01 seconds
[12/18 04:41:01    142s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/18 04:41:01    142s] (I)       Usage: 44067 = (24114 H, 19953 V) = (20.45% H, 16.04% V) = (2.604e+05um H, 2.155e+05um V)
[12/18 04:41:01    142s] (I)       
[12/18 04:41:01    142s] (I)       ============  Phase 1b Route ============
[12/18 04:41:01    142s] (I)       Usage: 44067 = (24114 H, 19953 V) = (20.45% H, 16.04% V) = (2.604e+05um H, 2.155e+05um V)
[12/18 04:41:01    142s] (I)       
[12/18 04:41:01    142s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/18 04:41:01    142s] 
[12/18 04:41:01    142s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/18 04:41:01    142s] Finished Early Global Route rough congestion estimation: mem = 1439.4M
[12/18 04:41:01    142s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/18 04:41:01    142s] OPERPROF: Starting CDPad at level 1, MEM:1439.4M
[12/18 04:41:01    142s] CDPadU 0.824 -> 0.824
[12/18 04:41:01    142s] OPERPROF: Finished CDPad at level 1, CPU:0.088, REAL:0.089, MEM:1439.4M
[12/18 04:41:01    142s] Global placement CDP skipped at cutLevel 9.
[12/18 04:41:01    142s] Iteration  9: Total net bbox = 3.341e+05 (1.98e+05 1.36e+05)
[12/18 04:41:01    142s]               Est.  stn bbox = 4.865e+05 (2.86e+05 2.00e+05)
[12/18 04:41:01    142s]               cpu = 0:00:20.7 real = 0:00:21.0 mem = 1439.4M
[12/18 04:41:02    143s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:41:05    146s] nrCritNet: 0.00% ( 0 / 19220 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[12/18 04:41:06    146s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:41:08    148s] nrCritNet: 0.00% ( 0 / 19220 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[12/18 04:41:08    148s] Iteration 10: Total net bbox = 3.341e+05 (1.98e+05 1.36e+05)
[12/18 04:41:08    148s]               Est.  stn bbox = 4.865e+05 (2.86e+05 2.00e+05)
[12/18 04:41:08    148s]               cpu = 0:00:06.5 real = 0:00:07.0 mem = 1439.4M
[12/18 04:41:20    161s] Starting Early Global Route rough congestion estimation: mem = 1440.4M
[12/18 04:41:20    161s] (I)       Reading DB...
[12/18 04:41:20    161s] (I)       Read data from FE... (mem=1440.4M)
[12/18 04:41:20    161s] (I)       Read nodes and places... (mem=1440.4M)
[12/18 04:41:20    161s] (I)       Done Read nodes and places (cpu=0.016s, mem=1440.4M)
[12/18 04:41:20    161s] (I)       Read nets... (mem=1440.4M)
[12/18 04:41:20    161s] (I)       Done Read nets (cpu=0.046s, mem=1440.4M)
[12/18 04:41:20    161s] (I)       Done Read data from FE (cpu=0.062s, mem=1440.4M)
[12/18 04:41:20    161s] (I)       before initializing RouteDB syMemory usage = 1440.4 MB
[12/18 04:41:20    161s] (I)       congestionReportName   : 
[12/18 04:41:20    161s] (I)       layerRangeFor2DCongestion : 
[12/18 04:41:20    161s] (I)       buildTerm2TermWires    : 1
[12/18 04:41:20    161s] (I)       doTrackAssignment      : 1
[12/18 04:41:20    161s] (I)       dumpBookshelfFiles     : 0
[12/18 04:41:20    161s] (I)       numThreads             : 1
[12/18 04:41:20    161s] (I)       bufferingAwareRouting  : false
[12/18 04:41:20    161s] [NR-eGR] honorMsvRouteConstraint: false
[12/18 04:41:20    161s] (I)       honorPin               : false
[12/18 04:41:20    161s] (I)       honorPinGuide          : true
[12/18 04:41:20    161s] (I)       honorPartition         : false
[12/18 04:41:20    161s] (I)       honorPartitionAllowFeedthru: false
[12/18 04:41:20    161s] (I)       allowPartitionCrossover: false
[12/18 04:41:20    161s] (I)       honorSingleEntry       : true
[12/18 04:41:20    161s] (I)       honorSingleEntryStrong : true
[12/18 04:41:20    161s] (I)       handleViaSpacingRule   : false
[12/18 04:41:20    161s] (I)       handleEolSpacingRule   : false
[12/18 04:41:20    161s] (I)       PDConstraint           : none
[12/18 04:41:20    161s] (I)       expBetterNDRHandling   : false
[12/18 04:41:20    161s] [NR-eGR] honorClockSpecNDR      : 0
[12/18 04:41:20    161s] (I)       routingEffortLevel     : 3
[12/18 04:41:20    161s] (I)       effortLevel            : standard
[12/18 04:41:20    161s] [NR-eGR] minRouteLayer          : 2
[12/18 04:41:20    161s] [NR-eGR] maxRouteLayer          : 127
[12/18 04:41:20    161s] (I)       relaxedTopLayerCeiling : 127
[12/18 04:41:20    161s] (I)       relaxedBottomLayerFloor: 2
[12/18 04:41:20    161s] (I)       numRowsPerGCell        : 3
[12/18 04:41:20    161s] (I)       speedUpLargeDesign     : 0
[12/18 04:41:20    161s] (I)       multiThreadingTA       : 1
[12/18 04:41:20    161s] (I)       optimizationMode       : false
[12/18 04:41:20    161s] (I)       routeSecondPG          : false
[12/18 04:41:20    161s] (I)       scenicRatioForLayerRelax: 0.00
[12/18 04:41:20    161s] (I)       detourLimitForLayerRelax: 0.00
[12/18 04:41:20    161s] (I)       punchThroughDistance   : 500.00
[12/18 04:41:20    161s] (I)       scenicBound            : 1.15
[12/18 04:41:20    161s] (I)       maxScenicToAvoidBlk    : 100.00
[12/18 04:41:20    161s] (I)       source-to-sink ratio   : 0.00
[12/18 04:41:20    161s] (I)       targetCongestionRatioH : 1.00
[12/18 04:41:20    161s] (I)       targetCongestionRatioV : 1.00
[12/18 04:41:20    161s] (I)       layerCongestionRatio   : 0.70
[12/18 04:41:20    161s] (I)       m1CongestionRatio      : 0.10
[12/18 04:41:20    161s] (I)       m2m3CongestionRatio    : 0.70
[12/18 04:41:20    161s] (I)       localRouteEffort       : 1.00
[12/18 04:41:20    161s] (I)       numSitesBlockedByOneVia: 8.00
[12/18 04:41:20    161s] (I)       supplyScaleFactorH     : 1.00
[12/18 04:41:20    161s] (I)       supplyScaleFactorV     : 1.00
[12/18 04:41:20    161s] (I)       highlight3DOverflowFactor: 0.00
[12/18 04:41:20    161s] (I)       routeVias              : 
[12/18 04:41:20    161s] (I)       readTROption           : true
[12/18 04:41:20    161s] (I)       extraSpacingFactor     : 1.00
[12/18 04:41:20    161s] [NR-eGR] numTracksPerClockWire  : 0
[12/18 04:41:20    161s] (I)       routeSelectedNetsOnly  : false
[12/18 04:41:20    161s] (I)       clkNetUseMaxDemand     : false
[12/18 04:41:20    161s] (I)       extraDemandForClocks   : 0
[12/18 04:41:20    161s] (I)       steinerRemoveLayers    : false
[12/18 04:41:20    161s] (I)       demoteLayerScenicScale : 1.00
[12/18 04:41:20    161s] (I)       nonpreferLayerCostScale : 100.00
[12/18 04:41:20    161s] (I)       similarTopologyRoutingFast : false
[12/18 04:41:20    161s] (I)       spanningTreeRefinement : false
[12/18 04:41:20    161s] (I)       spanningTreeRefinementAlpha : -1.00
[12/18 04:41:20    161s] (I)       starting read tracks
[12/18 04:41:20    161s] (I)       build grid graph
[12/18 04:41:20    161s] (I)       build grid graph start
[12/18 04:41:20    161s] [NR-eGR] M1 has no routable track
[12/18 04:41:20    161s] [NR-eGR] M2 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] M3 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] M4 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] M5 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] M6 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] M7 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] M8 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] M9 has single uniform track structure
[12/18 04:41:20    161s] [NR-eGR] AP has single uniform track structure
[12/18 04:41:20    161s] (I)       build grid graph end
[12/18 04:41:20    161s] (I)       merge level 0
[12/18 04:41:20    161s] (I)       numViaLayers=10
[12/18 04:41:20    161s] (I)       Reading via VIA12_1cut_V for layer: 0 
[12/18 04:41:20    161s] (I)       Reading via VIA23_1cut for layer: 1 
[12/18 04:41:20    161s] (I)       Reading via VIA34_1cut for layer: 2 
[12/18 04:41:20    161s] (I)       Reading via VIA45_1cut for layer: 3 
[12/18 04:41:20    161s] (I)       Reading via VIA56_1cut for layer: 4 
[12/18 04:41:20    161s] (I)       Reading via VIA67_1cut for layer: 5 
[12/18 04:41:20    161s] (I)       Reading via VIA78_1cut for layer: 6 
[12/18 04:41:20    161s] (I)       Reading via VIA89_1cut for layer: 7 
[12/18 04:41:20    161s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:41:20    161s] (I)       end build via table
[12/18 04:41:20    161s] [NR-eGR] Read 25920 PG shapes in 0.004 seconds
[12/18 04:41:20    161s] 
[12/18 04:41:20    161s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=25920 numBumpBlks=0 numBoundaryFakeBlks=0
[12/18 04:41:20    161s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 04:41:20    161s] (I)       readDataFromPlaceDB
[12/18 04:41:20    161s] (I)       Read net information..
[12/18 04:41:20    161s] [NR-eGR] Read numTotalNets=19220  numIgnoredNets=0
[12/18 04:41:20    161s] (I)       Read testcase time = 0.006 seconds
[12/18 04:41:20    161s] 
[12/18 04:41:20    161s] (I)       read default dcut vias
[12/18 04:41:20    161s] (I)       Reading via VIA12_2cut_E for layer: 0 
[12/18 04:41:20    161s] (I)       Reading via VIA23_2cut_E for layer: 1 
[12/18 04:41:20    161s] (I)       Reading via VIA34_2cut_E for layer: 2 
[12/18 04:41:20    161s] (I)       Reading via VIA45_2cut_E for layer: 3 
[12/18 04:41:20    161s] (I)       Reading via VIA56_2cut_E for layer: 4 
[12/18 04:41:20    161s] (I)       Reading via VIA67_2cut_E for layer: 5 
[12/18 04:41:20    161s] (I)       Reading via VIA78_2cut_E for layer: 6 
[12/18 04:41:20    161s] (I)       Reading via VIA89_2cut_E for layer: 7 
[12/18 04:41:20    161s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:41:20    161s] (I)       early_global_route_priority property id does not exist.
[12/18 04:41:20    161s] (I)       build grid graph start
[12/18 04:41:20    161s] (I)       build grid graph end
[12/18 04:41:20    161s] (I)       Model blockage into capacity
[12/18 04:41:20    161s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[12/18 04:41:20    161s] (I)       Modeling time = 0.003 seconds
[12/18 04:41:20    161s] 
[12/18 04:41:20    161s] (I)       Number of ignored nets = 0
[12/18 04:41:20    161s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/18 04:41:20    161s] (I)       Number of clock nets = 0.  Ignored: No
[12/18 04:41:20    161s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/18 04:41:20    161s] (I)       Number of special nets = 0.  Ignored: Yes
[12/18 04:41:20    161s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/18 04:41:20    161s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/18 04:41:20    161s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/18 04:41:20    161s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/18 04:41:20    161s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 04:41:20    161s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1440.4 MB
[12/18 04:41:20    161s] (I)       Ndr track 0 does not exist
[12/18 04:41:20    161s] (I)       Layer1  viaCost=300.00
[12/18 04:41:20    161s] (I)       Layer2  viaCost=100.00
[12/18 04:41:20    161s] (I)       Layer3  viaCost=100.00
[12/18 04:41:20    161s] (I)       Layer4  viaCost=100.00
[12/18 04:41:20    161s] (I)       Layer5  viaCost=100.00
[12/18 04:41:20    161s] (I)       Layer6  viaCost=100.00
[12/18 04:41:20    161s] (I)       Layer7  viaCost=200.00
[12/18 04:41:20    161s] (I)       Layer8  viaCost=100.00
[12/18 04:41:20    161s] (I)       Layer9  viaCost=600.00
[12/18 04:41:20    161s] (I)       ---------------------Grid Graph Info--------------------
[12/18 04:41:20    161s] (I)       Routing area        : (0, 0) - (641600, 640800)
[12/18 04:41:20    161s] (I)       Core area           : (0, 0) - (641600, 640800)
[12/18 04:41:20    161s] (I)       Site width          :   400  (dbu)
[12/18 04:41:20    161s] (I)       Row height          :  3600  (dbu)
[12/18 04:41:20    161s] (I)       GCell width         : 10800  (dbu)
[12/18 04:41:20    161s] (I)       GCell height        : 10800  (dbu)
[12/18 04:41:20    161s] (I)       Grid                :    60    60    10
[12/18 04:41:20    161s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/18 04:41:20    161s] (I)       Vertical capacity   :     0 10800     0 10800     0 10800     0 10800     0 10800
[12/18 04:41:20    161s] (I)       Horizontal capacity :     0     0 10800     0 10800     0 10800     0 10800     0
[12/18 04:41:20    161s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/18 04:41:20    161s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/18 04:41:21    161s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/18 04:41:21    161s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/18 04:41:21    161s] (I)       First track coord   :     0   200   400   200   400   200   400  1800  1600 13200
[12/18 04:41:21    161s] (I)       Num tracks per GCell: 30.00 27.00 27.00 27.00 27.00 27.00 27.00  6.75  6.75  0.83
[12/18 04:41:21    161s] (I)       Total num of tracks :     0  1604  1601  1604  1601  1604  1601   400   400    49
[12/18 04:41:21    161s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/18 04:41:21    161s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/18 04:41:21    161s] (I)       --------------------------------------------------------
[12/18 04:41:21    161s] 
[12/18 04:41:21    161s] [NR-eGR] ============ Routing rule table ============
[12/18 04:41:21    161s] [NR-eGR] Rule id: 0  Nets: 19220 
[12/18 04:41:21    161s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/18 04:41:21    161s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[12/18 04:41:21    161s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:41:21    161s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:41:21    161s] [NR-eGR] ========================================
[12/18 04:41:21    161s] [NR-eGR] 
[12/18 04:41:21    161s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer4 : = 67140 / 96240 (69.76%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer5 : = 76680 / 96060 (79.83%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[12/18 04:41:21    161s] (I)       After initializing earlyGlobalRoute syMemory usage = 1440.4 MB
[12/18 04:41:21    161s] (I)       Loading and dumping file time : 0.09 seconds
[12/18 04:41:21    161s] (I)       ============= Initialization =============
[12/18 04:41:21    161s] (I)       numLocalWires=41855  numGlobalNetBranches=13294  numLocalNetBranches=7660
[12/18 04:41:21    161s] (I)       totalPins=77748  totalGlobalPin=50389 (64.81%)
[12/18 04:41:21    161s] (I)       total 2D Cap : 485349 = (236169 H, 249180 V)
[12/18 04:41:21    161s] (I)       ============  Phase 1a Route ============
[12/18 04:41:21    161s] (I)       Phase 1a runs 0.01 seconds
[12/18 04:41:21    161s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/18 04:41:21    161s] (I)       Usage: 88937 = (49066 H, 39871 V) = (20.78% H, 16.00% V) = (2.650e+05um H, 2.153e+05um V)
[12/18 04:41:21    161s] (I)       
[12/18 04:41:21    161s] (I)       ============  Phase 1b Route ============
[12/18 04:41:21    161s] (I)       Usage: 88937 = (49066 H, 39871 V) = (20.78% H, 16.00% V) = (2.650e+05um H, 2.153e+05um V)
[12/18 04:41:21    161s] (I)       
[12/18 04:41:21    161s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/18 04:41:21    161s] 
[12/18 04:41:21    161s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/18 04:41:21    161s] Finished Early Global Route rough congestion estimation: mem = 1440.4M
[12/18 04:41:21    161s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/18 04:41:21    161s] OPERPROF: Starting CDPad at level 1, MEM:1440.4M
[12/18 04:41:21    161s] CDPadU 0.824 -> 0.824
[12/18 04:41:21    161s] OPERPROF: Finished CDPad at level 1, CPU:0.134, REAL:0.135, MEM:1440.4M
[12/18 04:41:21    161s] Global placement CDP skipped at cutLevel 11.
[12/18 04:41:21    161s] Iteration 11: Total net bbox = 3.347e+05 (1.99e+05 1.36e+05)
[12/18 04:41:21    161s]               Est.  stn bbox = 4.877e+05 (2.87e+05 2.01e+05)
[12/18 04:41:21    161s]               cpu = 0:00:12.9 real = 0:00:13.0 mem = 1442.6M
[12/18 04:41:22    162s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:41:25    165s] nrCritNet: 0.00% ( 0 / 19220 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[12/18 04:41:26    166s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/18 04:41:28    168s] nrCritNet: 0.00% ( 0 / 19220 ) cutoffSlk: 214748364.7ps stdDelay: 13.4ps
[12/18 04:41:28    168s] Iteration 12: Total net bbox = 3.347e+05 (1.99e+05 1.36e+05)
[12/18 04:41:28    168s]               Est.  stn bbox = 4.877e+05 (2.87e+05 2.01e+05)
[12/18 04:41:28    168s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 1442.6M
[12/18 04:41:56    196s] Iteration 13: Total net bbox = 3.493e+05 (2.02e+05 1.48e+05)
[12/18 04:41:56    196s]               Est.  stn bbox = 4.990e+05 (2.88e+05 2.11e+05)
[12/18 04:41:56    196s]               cpu = 0:00:27.5 real = 0:00:28.0 mem = 1450.6M
[12/18 04:41:56    196s] Iteration 14: Total net bbox = 3.493e+05 (2.02e+05 1.48e+05)
[12/18 04:41:56    196s]               Est.  stn bbox = 4.990e+05 (2.88e+05 2.11e+05)
[12/18 04:41:56    196s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1450.6M
[12/18 04:41:56    196s] *** cost = 3.493e+05 (2.02e+05 1.48e+05) (cpu for global=0:01:51) real=0:01:55***
[12/18 04:41:56    196s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/18 04:41:56    196s] net ignore based on current view = 0
[12/18 04:41:56    196s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.002, REAL:0.002, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:56    196s] Solver runtime cpu: 0:01:26 real: 0:01:29
[12/18 04:41:56    196s] Core Placement runtime cpu: 0:01:30 real: 0:01:32
[12/18 04:41:56    196s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/18 04:41:56    196s] Type 'man IMPSP-9025' for more detail.
[12/18 04:41:56    196s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1450.6M
[12/18 04:41:56    196s] #spOpts: mergeVia=F 
[12/18 04:41:56    196s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1450.6M
[12/18 04:41:56    196s] Core basic site is core
[12/18 04:41:56    196s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1450.6M
[12/18 04:41:56    196s] SiteArray: one-level site array dimensions = 178 x 1604
[12/18 04:41:56    196s] SiteArray: use 1,142,048 bytes
[12/18 04:41:56    196s] SiteArray: current memory after site array memory allocatiion 1450.6M
[12/18 04:41:56    196s] SiteArray: FP blocked sites are writable
[12/18 04:41:56    196s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.003, REAL:0.003, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.005, REAL:0.005, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1450.6M
[12/18 04:41:56    196s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1450.6M
[12/18 04:41:56    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/18 04:41:56    196s] Mark StBox On SiteArr starts
[12/18 04:41:57    196s] Mark StBox On SiteArr ends
[12/18 04:41:57    196s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.023, REAL:0.023, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.023, REAL:0.023, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.048, REAL:0.049, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Starting CMU at level 5, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.057, REAL:0.059, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.058, REAL:0.059, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.002, REAL:0.002, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.004, REAL:0.004, MEM:1450.6M
[12/18 04:41:57    196s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1450.6MB).
[12/18 04:41:57    196s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.084, REAL:0.086, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.084, REAL:0.086, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF: Starting RefinePlace at level 1, MEM:1450.6M
[12/18 04:41:57    196s] *** Starting refinePlace (0:03:16 mem=1450.6M) ***
[12/18 04:41:57    196s] Total net bbox length = 3.493e+05 (2.017e+05 1.475e+05) (ext = 1.315e+04)
[12/18 04:41:57    196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 04:41:57    196s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:41:57    196s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1450.6M
[12/18 04:41:57    196s] Starting refinePlace ...
[12/18 04:41:57    196s]   Spread Effort: high, standalone mode, useDDP on.
[12/18 04:41:57    196s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1450.6MB) @(0:03:16 - 0:03:17).
[12/18 04:41:57    196s] Move report: preRPlace moves 18659 insts, mean move: 0.51 um, max move: 2.93 um
[12/18 04:41:57    196s] 	Max move on inst (Sequencer/ROM/U2269): (245.35, 73.01) --> (245.00, 75.60)
[12/18 04:41:57    196s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[12/18 04:41:57    196s] wireLenOptFixPriorityInst 0 inst fixed
[12/18 04:41:57    196s] Placement tweakage begins.
[12/18 04:41:57    196s] wire length = 5.178e+05
[12/18 04:42:00    199s] wire length = 4.997e+05
[12/18 04:42:00    199s] Placement tweakage ends.
[12/18 04:42:00    199s] Move report: tweak moves 3655 insts, mean move: 3.10 um, max move: 45.60 um
[12/18 04:42:00    199s] 	Max move on inst (Sequencer/ROM/U5459): (76.20, 82.80) --> (50.40, 63.00)
[12/18 04:42:00    199s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:03.0, mem=1450.6MB) @(0:03:17 - 0:03:20).
[12/18 04:42:00    199s] 
[12/18 04:42:00    199s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[12/18 04:42:00    199s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/18 04:42:00    199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1450.6MB) @(0:03:20 - 0:03:20).
[12/18 04:42:00    199s] Move report: Detail placement moves 18659 insts, mean move: 1.07 um, max move: 46.18 um
[12/18 04:42:00    199s] 	Max move on inst (Sequencer/ROM/U5459): (76.16, 83.42) --> (50.40, 63.00)
[12/18 04:42:00    199s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1450.6MB
[12/18 04:42:00    199s] Statistics of distance of Instance movement in refine placement:
[12/18 04:42:00    199s]   maximum (X+Y) =        46.18 um
[12/18 04:42:00    199s]   inst (Sequencer/ROM/U5459) with max move: (76.156, 83.4195) -> (50.4, 63)
[12/18 04:42:00    199s]   mean    (X+Y) =         1.07 um
[12/18 04:42:00    199s] Summary Report:
[12/18 04:42:00    199s] Instances move: 18659 (out of 18659 movable)
[12/18 04:42:00    199s] Instances flipped: 0
[12/18 04:42:00    199s] Mean displacement: 1.07 um
[12/18 04:42:00    199s] Max displacement: 46.18 um (Instance: Sequencer/ROM/U5459) (76.156, 83.4195) -> (50.4, 63)
[12/18 04:42:00    199s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[12/18 04:42:00    199s] Total instances moved : 18659
[12/18 04:42:00    199s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.423, REAL:3.425, MEM:1450.6M
[12/18 04:42:00    199s] Total net bbox length = 3.353e+05 (1.878e+05 1.476e+05) (ext = 1.316e+04)
[12/18 04:42:00    199s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1450.6MB
[12/18 04:42:00    199s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=1450.6MB) @(0:03:16 - 0:03:20).
[12/18 04:42:00    199s] *** Finished refinePlace (0:03:20 mem=1450.6M) ***
[12/18 04:42:00    199s] OPERPROF: Finished RefinePlace at level 1, CPU:3.467, REAL:3.471, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.002, REAL:0.002, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    199s] *** End of Placement (cpu=0:02:05, real=0:02:10, mem=1450.6M) ***
[12/18 04:42:00    199s] #spOpts: mergeVia=F 
[12/18 04:42:00    199s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1450.6M
[12/18 04:42:00    199s] Core basic site is core
[12/18 04:42:00    199s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1450.6M
[12/18 04:42:00    199s] SiteArray: one-level site array dimensions = 178 x 1604
[12/18 04:42:00    199s] SiteArray: use 1,142,048 bytes
[12/18 04:42:00    199s] SiteArray: current memory after site array memory allocatiion 1450.6M
[12/18 04:42:00    199s] SiteArray: FP blocked sites are writable
[12/18 04:42:00    199s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.003, REAL:0.003, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.005, REAL:0.005, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.001, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1450.6M
[12/18 04:42:00    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/18 04:42:00    199s] Mark StBox On SiteArr starts
[12/18 04:42:00    199s] Mark StBox On SiteArr ends
[12/18 04:42:00    199s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.023, REAL:0.024, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.023, REAL:0.024, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.046, REAL:0.049, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.054, REAL:0.057, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.054, REAL:0.057, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.002, REAL:0.002, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.004, REAL:0.004, MEM:1450.6M
[12/18 04:42:00    199s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1450.6M
[12/18 04:42:00    200s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.009, REAL:0.009, MEM:1450.6M
[12/18 04:42:00    200s] default core: bins with density > 0.750 = 19.14 % ( 62 / 324 )
[12/18 04:42:00    200s] Density distribution unevenness ratio = 3.606%
[12/18 04:42:00    200s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1450.6M
[12/18 04:42:00    200s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.001, REAL:0.001, MEM:1450.6M
[12/18 04:42:00    200s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1450.6M
[12/18 04:42:00    200s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1450.6M
[12/18 04:42:00    200s] *** Free Virtual Timing Model ...(mem=1450.6M)
[12/18 04:42:00    200s] 
[12/18 04:42:00    200s] Starting congestion repair ...
[12/18 04:42:00    200s] User Input Parameters:
[12/18 04:42:00    200s] - Congestion Driven    : On
[12/18 04:42:00    200s] - Timing Driven        : Off
[12/18 04:42:00    200s] - Area-Violation Based : On
[12/18 04:42:00    200s] - Start Rollback Level : -5
[12/18 04:42:00    200s] - Legalized            : On
[12/18 04:42:00    200s] - Window Based         : Off
[12/18 04:42:00    200s] 
[12/18 04:42:00    200s] Starting Early Global Route congestion estimation: mem = 1436.2M
[12/18 04:42:00    200s] (I)       Reading DB...
[12/18 04:42:00    200s] (I)       Read data from FE... (mem=1436.2M)
[12/18 04:42:00    200s] (I)       Read nodes and places... (mem=1436.2M)
[12/18 04:42:00    200s] (I)       Done Read nodes and places (cpu=0.016s, mem=1436.2M)
[12/18 04:42:00    200s] (I)       Read nets... (mem=1436.2M)
[12/18 04:42:00    200s] (I)       Done Read nets (cpu=0.050s, mem=1436.2M)
[12/18 04:42:00    200s] (I)       Done Read data from FE (cpu=0.066s, mem=1436.2M)
[12/18 04:42:00    200s] (I)       before initializing RouteDB syMemory usage = 1436.2 MB
[12/18 04:42:00    200s] (I)       congestionReportName   : 
[12/18 04:42:00    200s] (I)       layerRangeFor2DCongestion : 
[12/18 04:42:00    200s] (I)       buildTerm2TermWires    : 1
[12/18 04:42:00    200s] (I)       doTrackAssignment      : 1
[12/18 04:42:00    200s] (I)       dumpBookshelfFiles     : 0
[12/18 04:42:00    200s] (I)       numThreads             : 1
[12/18 04:42:00    200s] (I)       bufferingAwareRouting  : false
[12/18 04:42:00    200s] [NR-eGR] honorMsvRouteConstraint: false
[12/18 04:42:00    200s] (I)       honorPin               : false
[12/18 04:42:00    200s] (I)       honorPinGuide          : true
[12/18 04:42:00    200s] (I)       honorPartition         : false
[12/18 04:42:00    200s] (I)       honorPartitionAllowFeedthru: false
[12/18 04:42:00    200s] (I)       allowPartitionCrossover: false
[12/18 04:42:00    200s] (I)       honorSingleEntry       : true
[12/18 04:42:00    200s] (I)       honorSingleEntryStrong : true
[12/18 04:42:00    200s] (I)       handleViaSpacingRule   : false
[12/18 04:42:00    200s] (I)       handleEolSpacingRule   : false
[12/18 04:42:00    200s] (I)       PDConstraint           : none
[12/18 04:42:00    200s] (I)       expBetterNDRHandling   : false
[12/18 04:42:00    200s] [NR-eGR] honorClockSpecNDR      : 0
[12/18 04:42:00    200s] (I)       routingEffortLevel     : 3
[12/18 04:42:00    200s] (I)       effortLevel            : standard
[12/18 04:42:00    200s] [NR-eGR] minRouteLayer          : 2
[12/18 04:42:00    200s] [NR-eGR] maxRouteLayer          : 127
[12/18 04:42:00    200s] (I)       relaxedTopLayerCeiling : 127
[12/18 04:42:00    200s] (I)       relaxedBottomLayerFloor: 2
[12/18 04:42:00    200s] (I)       numRowsPerGCell        : 1
[12/18 04:42:00    200s] (I)       speedUpLargeDesign     : 0
[12/18 04:42:00    200s] (I)       multiThreadingTA       : 1
[12/18 04:42:00    200s] (I)       optimizationMode       : false
[12/18 04:42:00    200s] (I)       routeSecondPG          : false
[12/18 04:42:00    200s] (I)       scenicRatioForLayerRelax: 0.00
[12/18 04:42:00    200s] (I)       detourLimitForLayerRelax: 0.00
[12/18 04:42:00    200s] (I)       punchThroughDistance   : 500.00
[12/18 04:42:00    200s] (I)       scenicBound            : 1.15
[12/18 04:42:00    200s] (I)       maxScenicToAvoidBlk    : 100.00
[12/18 04:42:00    200s] (I)       source-to-sink ratio   : 0.00
[12/18 04:42:00    200s] (I)       targetCongestionRatioH : 1.00
[12/18 04:42:00    200s] (I)       targetCongestionRatioV : 1.00
[12/18 04:42:00    200s] (I)       layerCongestionRatio   : 0.70
[12/18 04:42:00    200s] (I)       m1CongestionRatio      : 0.10
[12/18 04:42:00    200s] (I)       m2m3CongestionRatio    : 0.70
[12/18 04:42:00    200s] (I)       localRouteEffort       : 1.00
[12/18 04:42:00    200s] (I)       numSitesBlockedByOneVia: 8.00
[12/18 04:42:00    200s] (I)       supplyScaleFactorH     : 1.00
[12/18 04:42:00    200s] (I)       supplyScaleFactorV     : 1.00
[12/18 04:42:00    200s] (I)       highlight3DOverflowFactor: 0.00
[12/18 04:42:00    200s] (I)       routeVias              : 
[12/18 04:42:00    200s] (I)       readTROption           : true
[12/18 04:42:00    200s] (I)       extraSpacingFactor     : 1.00
[12/18 04:42:00    200s] [NR-eGR] numTracksPerClockWire  : 0
[12/18 04:42:00    200s] (I)       routeSelectedNetsOnly  : false
[12/18 04:42:00    200s] (I)       clkNetUseMaxDemand     : false
[12/18 04:42:00    200s] (I)       extraDemandForClocks   : 0
[12/18 04:42:00    200s] (I)       steinerRemoveLayers    : false
[12/18 04:42:00    200s] (I)       demoteLayerScenicScale : 1.00
[12/18 04:42:00    200s] (I)       nonpreferLayerCostScale : 100.00
[12/18 04:42:00    200s] (I)       similarTopologyRoutingFast : false
[12/18 04:42:00    200s] (I)       spanningTreeRefinement : false
[12/18 04:42:00    200s] (I)       spanningTreeRefinementAlpha : -1.00
[12/18 04:42:00    200s] (I)       starting read tracks
[12/18 04:42:00    200s] (I)       build grid graph
[12/18 04:42:00    200s] (I)       build grid graph start
[12/18 04:42:00    200s] [NR-eGR] M1 has no routable track
[12/18 04:42:00    200s] [NR-eGR] M2 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] M3 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] M4 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] M5 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] M6 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] M7 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] M8 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] M9 has single uniform track structure
[12/18 04:42:00    200s] [NR-eGR] AP has single uniform track structure
[12/18 04:42:00    200s] (I)       build grid graph end
[12/18 04:42:00    200s] (I)       merge level 0
[12/18 04:42:00    200s] (I)       numViaLayers=10
[12/18 04:42:00    200s] (I)       Reading via VIA12_1cut_V for layer: 0 
[12/18 04:42:00    200s] (I)       Reading via VIA23_1cut for layer: 1 
[12/18 04:42:00    200s] (I)       Reading via VIA34_1cut for layer: 2 
[12/18 04:42:00    200s] (I)       Reading via VIA45_1cut for layer: 3 
[12/18 04:42:00    200s] (I)       Reading via VIA56_1cut for layer: 4 
[12/18 04:42:00    200s] (I)       Reading via VIA67_1cut for layer: 5 
[12/18 04:42:00    200s] (I)       Reading via VIA78_1cut for layer: 6 
[12/18 04:42:00    200s] (I)       Reading via VIA89_1cut for layer: 7 
[12/18 04:42:00    200s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:42:00    200s] (I)       end build via table
[12/18 04:42:00    200s] [NR-eGR] Read 25920 PG shapes in 0.004 seconds
[12/18 04:42:00    200s] 
[12/18 04:42:00    200s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=25920 numBumpBlks=0 numBoundaryFakeBlks=0
[12/18 04:42:00    200s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/18 04:42:00    200s] (I)       readDataFromPlaceDB
[12/18 04:42:00    200s] (I)       Read net information..
[12/18 04:42:00    200s] [NR-eGR] Read numTotalNets=19220  numIgnoredNets=0
[12/18 04:42:00    200s] (I)       Read testcase time = 0.006 seconds
[12/18 04:42:00    200s] 
[12/18 04:42:00    200s] (I)       read default dcut vias
[12/18 04:42:00    200s] (I)       Reading via VIA12_2cut_E for layer: 0 
[12/18 04:42:00    200s] (I)       Reading via VIA23_2cut_E for layer: 1 
[12/18 04:42:00    200s] (I)       Reading via VIA34_2cut_E for layer: 2 
[12/18 04:42:00    200s] (I)       Reading via VIA45_2cut_E for layer: 3 
[12/18 04:42:00    200s] (I)       Reading via VIA56_2cut_E for layer: 4 
[12/18 04:42:00    200s] (I)       Reading via VIA67_2cut_E for layer: 5 
[12/18 04:42:00    200s] (I)       Reading via VIA78_2cut_E for layer: 6 
[12/18 04:42:00    200s] (I)       Reading via VIA89_2cut_E for layer: 7 
[12/18 04:42:00    200s] (I)       Reading via VIA9AP_1cut for layer: 8 
[12/18 04:42:00    200s] (I)       early_global_route_priority property id does not exist.
[12/18 04:42:00    200s] (I)       build grid graph start
[12/18 04:42:00    200s] (I)       build grid graph end
[12/18 04:42:00    200s] (I)       Model blockage into capacity
[12/18 04:42:00    200s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[12/18 04:42:00    200s] (I)       Modeling time = 0.006 seconds
[12/18 04:42:00    200s] 
[12/18 04:42:00    200s] (I)       Number of ignored nets = 0
[12/18 04:42:00    200s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/18 04:42:00    200s] (I)       Number of clock nets = 0.  Ignored: No
[12/18 04:42:00    200s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/18 04:42:00    200s] (I)       Number of special nets = 0.  Ignored: Yes
[12/18 04:42:00    200s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/18 04:42:00    200s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/18 04:42:00    200s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/18 04:42:00    200s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/18 04:42:00    200s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/18 04:42:00    200s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1436.2 MB
[12/18 04:42:00    200s] (I)       Ndr track 0 does not exist
[12/18 04:42:00    200s] (I)       Layer1  viaCost=300.00
[12/18 04:42:00    200s] (I)       Layer2  viaCost=100.00
[12/18 04:42:00    200s] (I)       Layer3  viaCost=100.00
[12/18 04:42:00    200s] (I)       Layer4  viaCost=100.00
[12/18 04:42:00    200s] (I)       Layer5  viaCost=100.00
[12/18 04:42:00    200s] (I)       Layer6  viaCost=100.00
[12/18 04:42:00    200s] (I)       Layer7  viaCost=200.00
[12/18 04:42:00    200s] (I)       Layer8  viaCost=100.00
[12/18 04:42:00    200s] (I)       Layer9  viaCost=600.00
[12/18 04:42:00    200s] (I)       ---------------------Grid Graph Info--------------------
[12/18 04:42:00    200s] (I)       Routing area        : (0, 0) - (641600, 640800)
[12/18 04:42:00    200s] (I)       Core area           : (0, 0) - (641600, 640800)
[12/18 04:42:00    200s] (I)       Site width          :   400  (dbu)
[12/18 04:42:00    200s] (I)       Row height          :  3600  (dbu)
[12/18 04:42:00    200s] (I)       GCell width         :  3600  (dbu)
[12/18 04:42:00    200s] (I)       GCell height        :  3600  (dbu)
[12/18 04:42:00    200s] (I)       Grid                :   179   178    10
[12/18 04:42:00    200s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/18 04:42:00    200s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/18 04:42:00    200s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/18 04:42:00    200s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/18 04:42:00    200s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/18 04:42:00    200s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/18 04:42:00    200s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/18 04:42:00    200s] (I)       First track coord   :     0   200   400   200   400   200   400  1800  1600 13200
[12/18 04:42:00    200s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/18 04:42:00    200s] (I)       Total num of tracks :     0  1604  1601  1604  1601  1604  1601   400   400    49
[12/18 04:42:00    200s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/18 04:42:00    200s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/18 04:42:00    200s] (I)       --------------------------------------------------------
[12/18 04:42:00    200s] 
[12/18 04:42:00    200s] [NR-eGR] ============ Routing rule table ============
[12/18 04:42:00    200s] [NR-eGR] Rule id: 0  Nets: 19220 
[12/18 04:42:00    200s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/18 04:42:00    200s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=13000
[12/18 04:42:00    200s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:42:00    200s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[12/18 04:42:00    200s] [NR-eGR] ========================================
[12/18 04:42:00    200s] [NR-eGR] 
[12/18 04:42:00    200s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer2 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer3 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer4 : = 199182 / 285512 (69.76%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer5 : = 228762 / 286579 (79.83%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer6 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer7 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer8 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer9 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       blocked tracks on layer10 : = 0 / 0 (0.00%)
[12/18 04:42:00    200s] (I)       After initializing earlyGlobalRoute syMemory usage = 1436.2 MB
[12/18 04:42:00    200s] (I)       Loading and dumping file time : 0.10 seconds
[12/18 04:42:00    200s] (I)       ============= Initialization =============
[12/18 04:42:00    200s] (I)       totalPins=77748  totalGlobalPin=75740 (97.42%)
[12/18 04:42:01    200s] (I)       total 2D Cap : 1440596 = (703320 H, 737276 V)
[12/18 04:42:01    200s] [NR-eGR] Layer group 1: route 19220 net(s) in layer range [2, 10]
[12/18 04:42:01    200s] (I)       ============  Phase 1a Route ============
[12/18 04:42:01    200s] (I)       Phase 1a runs 0.06 seconds
[12/18 04:42:01    200s] (I)       Usage: 268835 = (142070 H, 126765 V) = (20.20% H, 17.19% V) = (2.557e+05um H, 2.282e+05um V)
[12/18 04:42:01    200s] (I)       
[12/18 04:42:01    200s] (I)       ============  Phase 1b Route ============
[12/18 04:42:01    200s] (I)       Usage: 268835 = (142070 H, 126765 V) = (20.20% H, 17.19% V) = (2.557e+05um H, 2.282e+05um V)
[12/18 04:42:01    200s] (I)       
[12/18 04:42:01    200s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 4.839030e+05um
[12/18 04:42:01    200s] (I)       ============  Phase 1c Route ============
[12/18 04:42:01    200s] (I)       Usage: 268835 = (142070 H, 126765 V) = (20.20% H, 17.19% V) = (2.557e+05um H, 2.282e+05um V)
[12/18 04:42:01    200s] (I)       
[12/18 04:42:01    200s] (I)       ============  Phase 1d Route ============
[12/18 04:42:01    200s] (I)       Usage: 268835 = (142070 H, 126765 V) = (20.20% H, 17.19% V) = (2.557e+05um H, 2.282e+05um V)
[12/18 04:42:01    200s] (I)       
[12/18 04:42:01    200s] (I)       ============  Phase 1e Route ============
[12/18 04:42:01    200s] (I)       Phase 1e runs 0.00 seconds
[12/18 04:42:01    200s] (I)       Usage: 268835 = (142070 H, 126765 V) = (20.20% H, 17.19% V) = (2.557e+05um H, 2.282e+05um V)
[12/18 04:42:01    200s] (I)       
[12/18 04:42:01    200s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 4.839030e+05um
[12/18 04:42:01    200s] [NR-eGR] 
[12/18 04:42:01    200s] (I)       ============  Phase 1l Route ============
[12/18 04:42:01    200s] (I)       Phase 1l runs 0.13 seconds
[12/18 04:42:01    200s] (I)       
[12/18 04:42:01    200s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/18 04:42:01    200s] [NR-eGR]                        OverCon           OverCon            
[12/18 04:42:01    200s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/18 04:42:01    200s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/18 04:42:01    200s] [NR-eGR] ---------------------------------------------------------------
[12/18 04:42:01    200s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 04:42:01    200s] [NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 04:42:01    200s] [NR-eGR]      M3  (3)        11( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/18 04:42:01    200s] [NR-eGR]      M4  (4)       150( 0.47%)         0( 0.00%)   ( 0.47%) 
[12/18 04:42:01    200s] [NR-eGR]      M5  (5)       237( 0.75%)         2( 0.01%)   ( 0.75%) 
[12/18 04:42:01    200s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 04:42:01    200s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 04:42:01    200s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 04:42:01    200s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 04:42:01    200s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/18 04:42:01    200s] [NR-eGR] ---------------------------------------------------------------
[12/18 04:42:01    200s] [NR-eGR] Total              399( 0.15%)         2( 0.00%)   ( 0.15%) 
[12/18 04:42:01    200s] [NR-eGR] 
[12/18 04:42:01    200s] (I)       Total Global Routing Runtime: 0.28 seconds
[12/18 04:42:01    200s] (I)       total 2D Cap : 1440738 = (703462 H, 737276 V)
[12/18 04:42:01    200s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/18 04:42:01    200s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/18 04:42:01    200s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 1436.2M
[12/18 04:42:01    200s] [hotspot] +------------+---------------+---------------+
[12/18 04:42:01    200s] [hotspot] |            |   max hotspot | total hotspot |
[12/18 04:42:01    200s] [hotspot] +------------+---------------+---------------+
[12/18 04:42:01    200s] [hotspot] | normalized |          0.00 |          0.00 |
[12/18 04:42:01    200s] [hotspot] +------------+---------------+---------------+
[12/18 04:42:01    200s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/18 04:42:01    200s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/18 04:42:01    200s] 
[12/18 04:42:01    200s] === incrementalPlace Internal Loop 1 ===
[12/18 04:42:01    200s] Skipped repairing congestion.
[12/18 04:42:01    200s] Starting Early Global Route wiring: mem = 1436.2M
[12/18 04:42:01    200s] (I)       ============= track Assignment ============
[12/18 04:42:01    200s] (I)       extract Global 3D Wires
[12/18 04:42:01    200s] (I)       Extract Global WL : time=0.01
[12/18 04:42:01    200s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[12/18 04:42:01    200s] (I)       Initialization real time=0.00 seconds
[12/18 04:42:01    200s] (I)       Run Multi-thread track assignment
[12/18 04:42:01    200s] (I)       Kernel real time=0.31 seconds
[12/18 04:42:01    200s] (I)       End Greedy Track Assignment
[12/18 04:42:01    201s] [NR-eGR] --------------------------------------------------------------------------
[12/18 04:42:01    201s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 77663
[12/18 04:42:01    201s] [NR-eGR]     M2  (2V) length: 1.638145e+05um, number of vias: 118048
[12/18 04:42:01    201s] [NR-eGR]     M3  (3H) length: 1.958150e+05um, number of vias: 10523
[12/18 04:42:01    201s] [NR-eGR]     M4  (4V) length: 2.888261e+04um, number of vias: 6251
[12/18 04:42:01    201s] [NR-eGR]     M5  (5H) length: 1.191749e+04um, number of vias: 5609
[12/18 04:42:01    201s] [NR-eGR]     M6  (6V) length: 4.837573e+04um, number of vias: 4489
[12/18 04:42:01    201s] [NR-eGR]     M7  (7H) length: 5.340269e+04um, number of vias: 45
[12/18 04:42:01    201s] [NR-eGR]     M8  (8V) length: 1.428000e+02um, number of vias: 0
[12/18 04:42:01    201s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[12/18 04:42:01    201s] [NR-eGR]     AP (10V) length: 0.000000e+00um, number of vias: 0
[12/18 04:42:01    201s] [NR-eGR] Total length: 5.023509e+05um, number of vias: 222628
[12/18 04:42:01    201s] [NR-eGR] --------------------------------------------------------------------------
[12/18 04:42:01    201s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/18 04:42:01    201s] [NR-eGR] --------------------------------------------------------------------------
[12/18 04:42:01    201s] Early Global Route wiring runtime: 0.47 seconds, mem = 1436.2M
[12/18 04:42:01    201s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[12/18 04:42:01    201s] *** Finishing placeDesign default flow ***
[12/18 04:42:01    201s] **placeDesign ... cpu = 0: 2: 9, real = 0: 2:12, mem = 1272.0M **
[12/18 04:42:01    201s] 
[12/18 04:42:01    201s] *** Summary of all messages that are not suppressed in this session:
[12/18 04:42:01    201s] Severity  ID               Count  Summary                                  
[12/18 04:42:01    201s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/18 04:42:01    201s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/18 04:42:01    201s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/18 04:42:01    201s] WARNING   TA-146               8  A combinational timing loop(s) was found...
[12/18 04:42:01    201s] *** Message Summary: 30 warning(s), 0 error(s)
[12/18 04:42:01    201s] 
[12/18 04:42:25    205s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/18 04:42:25    205s] <CMD> setPinAssignMode -pinEditInBatch true
[12/18 04:42:25    205s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 3 -spreadType side -pin {{DATA_IN[0]} {DATA_IN[1]} {DATA_IN[2]} {DATA_IN[3]} {DATA_IN[4]} {DATA_IN[5]} {DATA_IN[6]} {DATA_IN[7]} {DATA_IN[8]} {DATA_IN[9]} {DATA_IN[10]} {DATA_IN[11]} {DATA_IN[12]} {DATA_IN[13]} {DATA_IN[14]} {DATA_IN[15]} {DATA_IN[16]} {DATA_IN[17]} {DATA_IN[18]} {DATA_IN[19]} {DATA_IN[20]} {DATA_IN[21]} {DATA_IN[22]} {DATA_IN[23]} {DIR[0]} {DIR[1]} {DIR[2]} {DIR[3]} {DIR[4]}}
[12/18 04:42:25    205s] Successfully spread [29] pins.
[12/18 04:42:25    205s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1274.0M).
[12/18 04:42:25    205s] <CMD> setPinAssignMode -pinEditInBatch false
[12/18 04:42:36    207s] <CMD> zoomBox -6.077 6.370 5.119 -4.410
[12/18 04:42:41    208s] <CMD> selectObject IO_Pin {DATA_IN[0]}
[12/18 04:42:46    209s] <CMD> deselectAll
[12/18 04:42:46    209s] <CMD> selectObject IO_Pin VSS
[12/18 04:42:50    210s] <CMD> deselectAll
[12/18 04:42:50    210s] <CMD> fit
[12/18 04:43:05    213s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[12/18 04:43:05    213s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AP(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(10) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AP(10) }
[12/18 04:43:05    213s] *** Begin SPECIAL ROUTE on Thu Dec 18 04:43:05 2025 ***
[12/18 04:43:05    213s] SPECIAL ROUTE ran on directory: /nfs/ug/homes-0/s/sunlang/Kalman-Filter-ASIC/layout_top
[12/18 04:43:05    213s] SPECIAL ROUTE ran on machine: ug253 (Linux 6.1.0-37-amd64 Xeon 800Mhz)
[12/18 04:43:05    213s] 
[12/18 04:43:05    213s] Begin option processing ...
[12/18 04:43:05    213s] srouteConnectPowerBump set to false
[12/18 04:43:05    213s] routeSpecial set to true
[12/18 04:43:05    213s] srouteBlockPin set to "useLef"
[12/18 04:43:05    213s] srouteBottomLayerLimit set to 1
[12/18 04:43:05    213s] srouteBottomTargetLayerLimit set to 1
[12/18 04:43:05    213s] srouteConnectConverterPin set to false
[12/18 04:43:05    213s] srouteCrossoverViaBottomLayer set to 1
[12/18 04:43:05    213s] srouteCrossoverViaTopLayer set to 10
[12/18 04:43:05    213s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/18 04:43:05    213s] srouteFollowCorePinEnd set to 3
[12/18 04:43:05    213s] srouteJogControl set to "preferWithChanges differentLayer"
[12/18 04:43:05    213s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/18 04:43:05    213s] sroutePadPinAllPorts set to true
[12/18 04:43:05    213s] sroutePreserveExistingRoutes set to true
[12/18 04:43:05    213s] srouteRoutePowerBarPortOnBothDir set to true
[12/18 04:43:05    213s] srouteStopBlockPin set to "nearestTarget"
[12/18 04:43:05    213s] srouteTopLayerLimit set to 10
[12/18 04:43:05    213s] srouteTopTargetLayerLimit set to 10
[12/18 04:43:05    213s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2014.00 megs.
[12/18 04:43:05    213s] 
[12/18 04:43:05    213s] Reading DB technology information...
[12/18 04:43:05    213s] Finished reading DB technology information.
[12/18 04:43:05    213s] Reading floorplan and netlist information...
[12/18 04:43:06    213s] Finished reading floorplan and netlist information.
[12/18 04:43:06    213s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/18 04:43:06    213s] Read in 855 macros, 63 used
[12/18 04:43:06    213s] Read in 18659 components
[12/18 04:43:06    213s]   18659 core components: 0 unplaced, 18659 placed, 0 fixed
[12/18 04:43:06    213s] Read in 731 physical pins
[12/18 04:43:06    213s]   731 physical pins: 0 unplaced, 91 placed, 640 fixed
[12/18 04:43:06    213s] Read in 91 nets
[12/18 04:43:06    213s] Read in 2 special nets, 2 routed
[12/18 04:43:06    213s] Read in 731 terminals
[12/18 04:43:06    213s] Begin power routing ...
[12/18 04:43:06    214s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[12/18 04:43:06    214s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/18 04:43:06    214s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/18 04:43:06    214s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/18 04:43:06    214s] Type 'man IMPSR-1256' for more detail.
[12/18 04:43:06    214s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/18 04:43:06    214s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[12/18 04:43:06    214s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/18 04:43:06    214s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/18 04:43:06    214s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/18 04:43:06    214s] Type 'man IMPSR-1256' for more detail.
[12/18 04:43:06    214s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/18 04:43:06    214s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/18 04:43:06    214s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/18 04:43:06    214s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/18 04:43:06    214s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (200.65, -0.17) (201.00, 0.17).
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (200.65, 0.00) (201.00, 0.17).
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (160.65, -0.17) (161.00, 0.17).
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (160.65, 0.00) (161.00, 0.17).
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (0.00, -0.17) (0.55, 0.03).
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (0.85, 0.00) (1.00, 0.17).
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (120.65, -0.17) (121.00, 0.17).
[12/18 04:43:06    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (120.65, 0.00) (121.00, 0.17).
[12/18 04:43:07    214s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (0.62, 194.24) (1.00, 194.57).
[12/18 04:43:07    215s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (116.65, 320.23) (117.00, 320.57).
[12/18 04:43:07    215s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (116.65, 320.23) (117.00, 320.40).
[12/18 04:43:07    215s] CPU time for FollowPin 1 seconds
[12/18 04:43:07    215s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/18 04:43:07    215s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/18 04:43:07    215s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/18 04:43:07    215s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/18 04:43:09    217s] CPU time for FollowPin 1 seconds
[12/18 04:43:09    217s]   Number of IO ports routed: 0
[12/18 04:43:09    217s]   Number of Block ports routed: 0
[12/18 04:43:09    217s]   Number of Stripe ports routed: 0
[12/18 04:43:09    217s]   Number of Core ports routed: 0
[12/18 04:43:09    217s]   Number of Pad ports routed: 0
[12/18 04:43:09    217s]   Number of Power Bump ports routed: 0
[12/18 04:43:09    217s]   Number of Followpin connections: 179
[12/18 04:43:09    217s] End power routing: cpu: 0:00:03, real: 0:00:03, peak: 2041.00 megs.
[12/18 04:43:09    217s] 
[12/18 04:43:09    217s] 
[12/18 04:43:09    217s] 
[12/18 04:43:09    217s]  Begin updating DB with routing results ...
[12/18 04:43:09    217s]  Updating DB with 731 io pins ...
[12/18 04:43:09    217s]  Updating DB with 0 via definition ...
[12/18 04:43:09    217s] sroute created 179 wires.
[12/18 04:43:09    217s] ViaGen created 42942 vias, deleted 0 via to avoid violation.
[12/18 04:43:09    217s] +--------+----------------+----------------+
[12/18 04:43:09    217s] |  Layer |     Created    |     Deleted    |
[12/18 04:43:09    217s] +--------+----------------+----------------+
[12/18 04:43:09    217s] |   M1   |       179      |       NA       |
[12/18 04:43:09    217s] |  VIA1  |      14314     |        0       |
[12/18 04:43:09    217s] |  VIA2  |      14314     |        0       |
[12/18 04:43:09    217s] |  VIA3  |      14314     |        0       |
[12/18 04:43:09    217s] +--------+----------------+----------------+
[12/18 04:43:45    223s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/18 04:43:45    223s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/18 04:43:45    223s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/18 04:43:45    223s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/18 04:43:45    223s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/18 04:43:45    223s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/18 04:43:45    223s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/18 04:43:45    223s] Running Native NanoRoute ...
[12/18 04:43:45    223s] <CMD> routeDesign -globalDetail
[12/18 04:43:45    223s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.43 (MB), peak = 1420.05 (MB)
[12/18 04:43:45    223s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/18 04:43:45    223s] #**INFO: setDesignMode -flowEffort standard
[12/18 04:43:45    223s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/18 04:43:45    223s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/18 04:43:45    223s] OPERPROF: Starting checkPlace at level 1, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Starting PlacementCheckFixedInst at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished PlacementCheckFixedInst at level 2, CPU:0.001, REAL:0.001, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1298.3M
[12/18 04:43:45    223s] Core basic site is core
[12/18 04:43:45    223s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1298.3M
[12/18 04:43:45    223s] SiteArray: one-level site array dimensions = 178 x 1604
[12/18 04:43:45    223s] SiteArray: use 1,142,048 bytes
[12/18 04:43:45    223s] SiteArray: current memory after site array memory allocatiion 1298.3M
[12/18 04:43:45    223s] SiteArray: FP blocked sites are writable
[12/18 04:43:45    223s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.004, REAL:0.004, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.006, REAL:0.006, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.001, REAL:0.001, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.010, REAL:0.011, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.001, REAL:0.001, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.013, REAL:0.014, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.013, REAL:0.015, MEM:1298.3M
[12/18 04:43:45    223s] Begin checking placement ... (start mem=1298.3M, init mem=1298.3M)
[12/18 04:43:45    223s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.001, REAL:0.001, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.046, REAL:0.046, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.007, REAL:0.007, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Starting checkPlace/Adj-Rule-Check at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished checkPlace/Adj-Rule-Check at level 2, CPU:0.016, REAL:0.016, MEM:1298.3M
[12/18 04:43:45    223s] *info: Placed = 18659         
[12/18 04:43:45    223s] *info: Unplaced = 0           
[12/18 04:43:45    223s] Placement Density:69.88%(71823/102784)
[12/18 04:43:45    223s] Placement Density (including fixed std cells):69.88%(71823/102784)
[12/18 04:43:45    223s] OPERPROF:   Starting CheckPlaceCleanup at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.001, REAL:0.001, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Starting spFreeFakeNetlist at level 3, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:     Finished spFreeFakeNetlist at level 3, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished CheckPlaceCleanup at level 2, CPU:0.009, REAL:0.009, MEM:1298.3M
[12/18 04:43:45    223s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1298.3M)
[12/18 04:43:45    223s] OPERPROF:   Starting Placement-Reset-Physical-Only-Inst-Cache at level 2, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF:   Finished Placement-Reset-Physical-Only-Inst-Cache at level 2, CPU:0.000, REAL:0.000, MEM:1298.3M
[12/18 04:43:45    223s] OPERPROF: Finished checkPlace at level 1, CPU:0.132, REAL:0.135, MEM:1298.3M
[12/18 04:43:45    223s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/18 04:43:45    223s] 
[12/18 04:43:45    223s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/18 04:43:45    223s] *** Changed status on (0) nets in Clock.
[12/18 04:43:45    223s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1298.3M) ***
[12/18 04:43:45    223s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[12/18 04:43:45    223s] 
[12/18 04:43:45    223s] globalDetailRoute
[12/18 04:43:45    223s] 
[12/18 04:43:45    223s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/18 04:43:45    223s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/18 04:43:45    223s] #setNanoRouteMode -routeWithSiDriven false
[12/18 04:43:45    223s] #setNanoRouteMode -routeWithTimingDriven false
[12/18 04:43:45    223s] #Start globalDetailRoute on Thu Dec 18 04:43:45 2025
[12/18 04:43:45    223s] #
[12/18 04:43:45    223s] ### Net info: total nets: 19468
[12/18 04:43:45    223s] ### Net info: dirty nets: 0
[12/18 04:43:45    223s] ### Net info: marked as disconnected nets: 0
[12/18 04:43:45    223s] ### Net info: fully routed nets: 0
[12/18 04:43:45    223s] ### Net info: trivial (single pin) nets: 0
[12/18 04:43:45    223s] ### Net info: unrouted nets: 19468
[12/18 04:43:45    223s] ### Net info: re-extraction nets: 0
[12/18 04:43:45    223s] ### Net info: ignored nets: 0
[12/18 04:43:45    223s] ### Net info: skip routing nets: 0
[12/18 04:43:45    223s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/18 04:43:45    223s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/18 04:43:45    223s] #NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
[12/18 04:43:45    223s] #RTESIG:78da8dcebd0ac230140560679fe29276a8603537ffae82ab4a51d7a210d340692549dfdf
[12/18 04:43:45    223s] #       826bb5cee7e39c93e5b7430504cd0669f9a294d508c70a0d958c9548a5dea2a9c7e8ba27
[12/18 04:43:45    223s] #       cb2c3f9d2f5c70a050f82e5967c31a866803449b92efdcea433453f0bcb7d142f1e8fb76
[12/18 04:43:45    223s] #       d2204a398f98d0401aef1a02454c614ca69d501a52187e7649be9b1f9482fd81b402f2f5
[12/18 04:43:45    223s] #       d1e20d0a956424
[12/18 04:43:45    223s] #
[12/18 04:43:45    223s] #RTESIG:78da8dcebd0ac230140560679fe29276a8603537ffae82ab4a51d7a210d340692549dfdf
[12/18 04:43:45    223s] #       826bb5cee7e39c93e5b7430504cd0669f9a294d508c70a0d958c9548a5dea2a9c7e8ba27
[12/18 04:43:45    223s] #       cb2c3f9d2f5c70a050f82e5967c31a866803449b92efdcea433453f0bcb7d142f1e8fb76
[12/18 04:43:45    223s] #       d2204a398f98d0401aef1a02454c614ca69d501a52187e7649be9b1f9482fd81b402f2f5
[12/18 04:43:45    223s] #       d1e20d0a956424
[12/18 04:43:45    223s] #
[12/18 04:43:45    223s] #Start routing data preparation on Thu Dec 18 04:43:45 2025
[12/18 04:43:45    223s] #
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.09000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.09000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.10000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.00000.
[12/18 04:43:45    223s] #WARNING (NRDB-2077) The below via enclosure for LAYER M9 is not specified for width 0.40000.
[12/18 04:43:45    223s] #WARNING (NRDB-2078) The above via enclosure for LAYER AP is not specified for width 3.00000.
[12/18 04:43:45    223s] #Minimum voltage of a net in the design = 0.000.
[12/18 04:43:45    223s] #Maximum voltage of a net in the design = 1.100.
[12/18 04:43:45    223s] #Voltage range [0.000 - 0.000] has 36 nets.
[12/18 04:43:45    223s] #Voltage range [0.900 - 1.100] has 1 net.
[12/18 04:43:45    223s] #Voltage range [0.000 - 1.100] has 19431 nets.
[12/18 04:43:51    229s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/18 04:43:51    229s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/18 04:43:51    229s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/18 04:43:51    229s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/18 04:43:51    229s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/18 04:43:51    229s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/18 04:43:51    229s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/18 04:43:51    229s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/18 04:43:51    229s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/18 04:43:51    229s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/18 04:43:51    229s] #Regenerating Ggrids automatically.
[12/18 04:43:51    229s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/18 04:43:51    229s] #Using automatically generated G-grids.
[12/18 04:43:51    229s] #Done routing data preparation.
[12/18 04:43:51    229s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1276.12 (MB), peak = 1420.05 (MB)
[12/18 04:43:51    229s] #Merging special wires...
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Finished routing data preparation on Thu Dec 18 04:43:51 2025
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Cpu time = 00:00:06
[12/18 04:43:51    229s] #Elapsed time = 00:00:06
[12/18 04:43:51    229s] #Increased memory = 22.14 (MB)
[12/18 04:43:51    229s] #Total memory = 1278.14 (MB)
[12/18 04:43:51    229s] #Peak memory = 1420.05 (MB)
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Start global routing on Thu Dec 18 04:43:51 2025
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Number of eco nets is 0
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Start global routing data preparation on Thu Dec 18 04:43:51 2025
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Start routing resource analysis on Thu Dec 18 04:43:51 2025
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Routing resource analysis is done on Thu Dec 18 04:43:51 2025
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #  Resource Analysis:
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/18 04:43:51    229s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/18 04:43:51    229s] #  --------------------------------------------------------------
[12/18 04:43:51    229s] #  M1             H        1601           0       11449    88.69%
[12/18 04:43:51    229s] #  M2             V        1604           0       11449     0.00%
[12/18 04:43:51    229s] #  M3             H        1601           0       11449     0.00%
[12/18 04:43:51    229s] #  M4             V         485        1119       11449     0.00%
[12/18 04:43:51    229s] #  M5             H         323        1278       11449     0.00%
[12/18 04:43:51    229s] #  M6             V        1604           0       11449     0.00%
[12/18 04:43:51    229s] #  M7             H        1601           0       11449     0.00%
[12/18 04:43:51    229s] #  M8             V         400           0       11449     0.00%
[12/18 04:43:51    229s] #  M9             H         400           0       11449     0.00%
[12/18 04:43:51    229s] #  AP             V          49           0       11449    54.21%
[12/18 04:43:51    229s] #  --------------------------------------------------------------
[12/18 04:43:51    229s] #  Total                   9668      14.96%      114490    14.29%
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #Global routing data preparation is done on Thu Dec 18 04:43:51 2025
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.44 (MB), peak = 1420.05 (MB)
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.61 (MB), peak = 1420.05 (MB)
[12/18 04:43:51    229s] #
[12/18 04:43:51    229s] #start global routing iteration 1...
[12/18 04:43:53    231s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1299.96 (MB), peak = 1420.05 (MB)
[12/18 04:43:53    231s] #
[12/18 04:43:53    231s] #start global routing iteration 2...
[12/18 04:44:04    242s] #Initial_route: 10.54943
[12/18 04:45:28    326s] #Reroute: 84.07809
[12/18 04:45:28    326s] #cpu time = 00:01:35, elapsed time = 00:01:35, memory = 1395.34 (MB), peak = 1420.05 (MB)
[12/18 04:45:28    326s] #
[12/18 04:45:28    326s] #start global routing iteration 3...
[12/18 04:45:57    355s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1395.77 (MB), peak = 1420.05 (MB)
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #Total number of trivial nets (e.g. < 2 pins) = 248 (skipped).
[12/18 04:45:57    355s] #Total number of routable nets = 19220.
[12/18 04:45:57    355s] #Total number of nets in the design = 19468.
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #19220 routable nets have only global wires.
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #Routed nets constraints summary:
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #        Rules   Unconstrained  
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #      Default           19220  
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #        Total           19220  
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #Routing constraints summary of the whole design:
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #        Rules   Unconstrained  
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #      Default           19220  
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #        Total           19220  
[12/18 04:45:57    355s] #-----------------------------
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #                 OverCon       OverCon       OverCon       OverCon          
[12/18 04:45:57    355s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/18 04:45:57    355s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[12/18 04:45:57    355s] #  --------------------------------------------------------------------------
[12/18 04:45:57    355s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/18 04:45:57    355s] #  M2         3866(33.8%)   1268(11.1%)    197(1.72%)     11(0.10%)   (46.7%)
[12/18 04:45:57    355s] #  M3          530(4.63%)     10(0.09%)      0(0.00%)      0(0.00%)   (4.72%)
[12/18 04:45:57    355s] #  M4          558(4.87%)      1(0.01%)      0(0.00%)      0(0.00%)   (4.88%)
[12/18 04:45:57    355s] #  M5          101(0.88%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.88%)
[12/18 04:45:57    355s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/18 04:45:57    355s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/18 04:45:57    355s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/18 04:45:57    355s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/18 04:45:57    355s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/18 04:45:57    355s] #  --------------------------------------------------------------------------
[12/18 04:45:57    355s] #     Total   5055(5.06%)   1279(1.28%)    197(0.20%)     11(0.01%)   (6.55%)
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[12/18 04:45:57    355s] #  Overflow after GR: 0.64% H + 5.91% V
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] **WARN: (IMPSP-9105):	Global router needs be called before using this command.
[12/18 04:45:57    355s] #Hotspot report including placement blocked areas
[12/18 04:45:57    355s] [hotspot] +------------+---------------+---------------+
[12/18 04:45:57    355s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[12/18 04:45:57    355s] [hotspot] +------------+---------------+---------------+
[12/18 04:45:57    355s] [hotspot] |    M1(H)   |       1365.00 |       1387.00 |
[12/18 04:45:57    355s] [hotspot] |    M2(V)   |       1401.00 |       1554.00 |
[12/18 04:45:57    355s] [hotspot] |    M3(H)   |          7.00 |         41.00 |
[12/18 04:45:57    355s] [hotspot] |    M4(V)   |         39.00 |        131.00 |
[12/18 04:45:57    355s] [hotspot] |    M5(H)   |         14.00 |         25.00 |
[12/18 04:45:57    355s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[12/18 04:45:57    355s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[12/18 04:45:57    355s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[12/18 04:45:57    355s] [hotspot] |    M9(H)   |          0.00 |          0.00 |
[12/18 04:45:57    355s] [hotspot] |    AP(V)   |          0.00 |          0.00 |
[12/18 04:45:57    355s] [hotspot] +------------+---------------+---------------+
[12/18 04:45:57    355s] [hotspot] |   worst    | (M2)  1401.00 | (M2)  1554.00 |
[12/18 04:45:57    355s] [hotspot] +------------+---------------+---------------+
[12/18 04:45:57    355s] [hotspot] | all layers |          1.00 |          1.00 |
[12/18 04:45:57    355s] [hotspot] +------------+---------------+---------------+
[12/18 04:45:57    355s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 1.00/1.00 (area is in unit of 4 std-cell row bins)
[12/18 04:45:57    355s] [hotspot] max/total 1.00/1.00, big hotspot (>10) total 0.00
[12/18 04:45:57    355s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[12/18 04:45:57    355s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 04:45:57    355s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/18 04:45:57    355s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 04:45:57    355s] [hotspot] |  1  |   280.80   158.23   288.00   165.43 |        1.00   |
[12/18 04:45:57    355s] [hotspot] +-----+-------------------------------------+---------------+
[12/18 04:45:57    355s] #Complete Global Routing.
[12/18 04:45:57    355s] #Total wire length = 559368 um.
[12/18 04:45:57    355s] #Total half perimeter of net bounding box = 357995 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M1 = 9 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M2 = 36226 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M3 = 142391 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M4 = 41045 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M5 = 2893 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M6 = 148003 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M7 = 161630 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M8 = 17556 um.
[12/18 04:45:57    355s] #Total wire length on LAYER M9 = 9615 um.
[12/18 04:45:57    355s] #Total wire length on LAYER AP = 0 um.
[12/18 04:45:57    355s] #Total number of vias = 221112
[12/18 04:45:57    355s] #Up-Via Summary (total 221112):
[12/18 04:45:57    355s] #           
[12/18 04:45:57    355s] #-----------------------
[12/18 04:45:57    355s] # M1              74487
[12/18 04:45:57    355s] # M2              56102
[12/18 04:45:57    355s] # M3              33002
[12/18 04:45:57    355s] # M4              19316
[12/18 04:45:57    355s] # M5              19267
[12/18 04:45:57    355s] # M6              17267
[12/18 04:45:57    355s] # M7               1257
[12/18 04:45:57    355s] # M8                414
[12/18 04:45:57    355s] #-----------------------
[12/18 04:45:57    355s] #                221112 
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #Max overcon = 8 tracks.
[12/18 04:45:57    355s] #Total overcon = 6.55%.
[12/18 04:45:57    355s] #Worst layer Gcell overcon rate = 4.88%.
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #Global routing statistics:
[12/18 04:45:57    355s] #Cpu time = 00:02:06
[12/18 04:45:57    355s] #Elapsed time = 00:02:06
[12/18 04:45:57    355s] #Increased memory = 118.64 (MB)
[12/18 04:45:57    355s] #Total memory = 1396.84 (MB)
[12/18 04:45:57    355s] #Peak memory = 1420.05 (MB)
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #Finished global routing on Thu Dec 18 04:45:57 2025
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #
[12/18 04:45:57    355s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.11 (MB), peak = 1420.05 (MB)
[12/18 04:45:57    355s] #Start Track Assignment.
[12/18 04:46:00    358s] #Done with 48100 horizontal wires in 1 hboxes and 40050 vertical wires in 1 hboxes.
[12/18 04:46:02    360s] #Done with 11107 horizontal wires in 1 hboxes and 5931 vertical wires in 1 hboxes.
[12/18 04:46:03    361s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/18 04:46:03    361s] #
[12/18 04:46:03    361s] #Track assignment summary:
[12/18 04:46:03    361s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/18 04:46:03    361s] #------------------------------------------------------------------------
[12/18 04:46:03    361s] # M1            11.87 	  0.00%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M2         35836.25 	  0.10%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M3        136374.40 	  0.17%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M4         37772.96 	  0.11%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M5          2608.92 	  0.00%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M6        146814.34 	  0.03%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M7        159693.13 	  0.01%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M8         17773.60 	  0.00%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # M9          9686.20 	  0.00%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[12/18 04:46:03    361s] #------------------------------------------------------------------------
[12/18 04:46:03    361s] # All      546571.67  	  0.07% 	  0.00% 	  0.00%
[12/18 04:46:03    361s] #Complete Track Assignment.
[12/18 04:46:03    361s] #Total wire length = 580069 um.
[12/18 04:46:03    361s] #Total half perimeter of net bounding box = 357995 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M1 = 21536 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M2 = 35717 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M3 = 145022 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M4 = 39423 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M5 = 2759 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M6 = 147370 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M7 = 161007 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M8 = 17564 um.
[12/18 04:46:03    361s] #Total wire length on LAYER M9 = 9670 um.
[12/18 04:46:03    361s] #Total wire length on LAYER AP = 0 um.
[12/18 04:46:03    361s] #Total number of vias = 221112
[12/18 04:46:03    361s] #Up-Via Summary (total 221112):
[12/18 04:46:03    361s] #           
[12/18 04:46:03    361s] #-----------------------
[12/18 04:46:03    361s] # M1              74487
[12/18 04:46:03    361s] # M2              56102
[12/18 04:46:03    361s] # M3              33002
[12/18 04:46:03    361s] # M4              19316
[12/18 04:46:03    361s] # M5              19267
[12/18 04:46:03    361s] # M6              17267
[12/18 04:46:03    361s] # M7               1257
[12/18 04:46:03    361s] # M8                414
[12/18 04:46:03    361s] #-----------------------
[12/18 04:46:03    361s] #                221112 
[12/18 04:46:03    361s] #
[12/18 04:46:03    361s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1355.54 (MB), peak = 1420.05 (MB)
[12/18 04:46:03    361s] #
[12/18 04:46:03    361s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/18 04:46:03    361s] #Cpu time = 00:02:18
[12/18 04:46:03    361s] #Elapsed time = 00:02:18
[12/18 04:46:03    361s] #Increased memory = 99.79 (MB)
[12/18 04:46:03    361s] #Total memory = 1355.60 (MB)
[12/18 04:46:03    361s] #Peak memory = 1420.05 (MB)
[12/18 04:46:03    361s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[12/18 04:46:04    362s] #
[12/18 04:46:04    362s] #Start Detail Routing..
[12/18 04:46:04    362s] #start initial detail routing ...
[12/18 04:48:50    528s] #   number of violations = 17
[12/18 04:48:50    528s] #
[12/18 04:48:50    528s] #    By Layer and Type :
[12/18 04:48:50    528s] #	         MetSpc   EOLSpc    Short   MinCut   Totals
[12/18 04:48:50    528s] #	M1            0        1        0        0        1
[12/18 04:48:50    528s] #	M2            1        0       10        0       11
[12/18 04:48:50    528s] #	M3            0        0        0        0        0
[12/18 04:48:50    528s] #	M4            0        0        0        0        0
[12/18 04:48:50    528s] #	M5            3        0        0        0        3
[12/18 04:48:50    528s] #	M6            0        0        0        2        2
[12/18 04:48:50    528s] #	Totals        4        1       10        2       17
[12/18 04:48:50    528s] #cpu time = 00:02:46, elapsed time = 00:02:46, memory = 1404.61 (MB), peak = 1420.05 (MB)
[12/18 04:48:50    528s] #start 1st optimization iteration ...
[12/18 04:48:51    529s] #   number of violations = 1
[12/18 04:48:51    529s] #
[12/18 04:48:51    529s] #    By Layer and Type :
[12/18 04:48:51    529s] #	         EOLSpc   Totals
[12/18 04:48:51    529s] #	M1            0        0
[12/18 04:48:51    529s] #	M2            1        1
[12/18 04:48:51    529s] #	Totals        1        1
[12/18 04:48:51    529s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1408.48 (MB), peak = 1420.05 (MB)
[12/18 04:48:51    529s] #start 2nd optimization iteration ...
[12/18 04:48:51    529s] #   number of violations = 0
[12/18 04:48:51    529s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.26 (MB), peak = 1420.05 (MB)
[12/18 04:48:51    529s] #Complete Detail Routing.
[12/18 04:48:51    529s] #Total wire length = 546327 um.
[12/18 04:48:51    529s] #Total half perimeter of net bounding box = 357995 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M1 = 8536 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M2 = 94081 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M3 = 130223 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M4 = 46430 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M5 = 15669 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M6 = 106189 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M7 = 119836 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M8 = 15905 um.
[12/18 04:48:51    529s] #Total wire length on LAYER M9 = 9457 um.
[12/18 04:48:51    529s] #Total wire length on LAYER AP = 0 um.
[12/18 04:48:51    529s] #Total number of vias = 198155
[12/18 04:48:51    529s] #Total number of multi-cut vias = 419 (  0.2%)
[12/18 04:48:51    529s] #Total number of single cut vias = 197736 ( 99.8%)
[12/18 04:48:51    529s] #Up-Via Summary (total 198155):
[12/18 04:48:51    529s] #                   single-cut          multi-cut      Total
[12/18 04:48:51    529s] #-----------------------------------------------------------
[12/18 04:48:51    529s] # M1             77425 (100.0%)         0 (  0.0%)      77425
[12/18 04:48:51    529s] # M2             56996 (100.0%)         0 (  0.0%)      56996
[12/18 04:48:51    529s] # M3             22119 (100.0%)         0 (  0.0%)      22119
[12/18 04:48:51    529s] # M4             14709 (100.0%)         0 (  0.0%)      14709
[12/18 04:48:51    529s] # M5             14809 (100.0%)         0 (  0.0%)      14809
[12/18 04:48:51    529s] # M6             10103 ( 96.0%)       419 (  4.0%)      10522
[12/18 04:48:51    529s] # M7              1159 (100.0%)         0 (  0.0%)       1159
[12/18 04:48:51    529s] # M8               416 (100.0%)         0 (  0.0%)        416
[12/18 04:48:51    529s] #-----------------------------------------------------------
[12/18 04:48:51    529s] #               197736 ( 99.8%)       419 (  0.2%)     198155 
[12/18 04:48:51    529s] #
[12/18 04:48:51    529s] #Total number of DRC violations = 0
[12/18 04:48:51    529s] #Cpu time = 00:02:48
[12/18 04:48:51    529s] #Elapsed time = 00:02:48
[12/18 04:48:51    529s] #Increased memory = -26.43 (MB)
[12/18 04:48:51    529s] #Total memory = 1329.17 (MB)
[12/18 04:48:51    529s] #Peak memory = 1420.05 (MB)
[12/18 04:48:51    529s] #
[12/18 04:48:51    529s] #start routing for process antenna violation fix ...
[12/18 04:48:51    530s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[12/18 04:48:52    530s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1333.75 (MB), peak = 1420.05 (MB)
[12/18 04:48:52    530s] #
[12/18 04:48:52    530s] #Total wire length = 546327 um.
[12/18 04:48:52    530s] #Total half perimeter of net bounding box = 357995 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M1 = 8536 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M2 = 94081 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M3 = 130223 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M4 = 46430 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M5 = 15669 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M6 = 106189 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M7 = 119836 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M8 = 15905 um.
[12/18 04:48:52    530s] #Total wire length on LAYER M9 = 9457 um.
[12/18 04:48:52    530s] #Total wire length on LAYER AP = 0 um.
[12/18 04:48:52    530s] #Total number of vias = 198155
[12/18 04:48:52    530s] #Total number of multi-cut vias = 419 (  0.2%)
[12/18 04:48:52    530s] #Total number of single cut vias = 197736 ( 99.8%)
[12/18 04:48:52    530s] #Up-Via Summary (total 198155):
[12/18 04:48:52    530s] #                   single-cut          multi-cut      Total
[12/18 04:48:52    530s] #-----------------------------------------------------------
[12/18 04:48:52    530s] # M1             77425 (100.0%)         0 (  0.0%)      77425
[12/18 04:48:52    530s] # M2             56996 (100.0%)         0 (  0.0%)      56996
[12/18 04:48:52    530s] # M3             22119 (100.0%)         0 (  0.0%)      22119
[12/18 04:48:52    530s] # M4             14709 (100.0%)         0 (  0.0%)      14709
[12/18 04:48:52    530s] # M5             14809 (100.0%)         0 (  0.0%)      14809
[12/18 04:48:52    530s] # M6             10103 ( 96.0%)       419 (  4.0%)      10522
[12/18 04:48:52    530s] # M7              1159 (100.0%)         0 (  0.0%)       1159
[12/18 04:48:52    530s] # M8               416 (100.0%)         0 (  0.0%)        416
[12/18 04:48:52    530s] #-----------------------------------------------------------
[12/18 04:48:52    530s] #               197736 ( 99.8%)       419 (  0.2%)     198155 
[12/18 04:48:52    530s] #
[12/18 04:48:52    530s] #Total number of DRC violations = 0
[12/18 04:48:52    530s] #Total number of net violated process antenna rule = 0
[12/18 04:48:52    530s] #
[12/18 04:48:53    531s] #
[12/18 04:48:53    531s] #Total wire length = 546327 um.
[12/18 04:48:53    531s] #Total half perimeter of net bounding box = 357995 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M1 = 8536 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M2 = 94081 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M3 = 130223 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M4 = 46430 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M5 = 15669 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M6 = 106189 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M7 = 119836 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M8 = 15905 um.
[12/18 04:48:53    531s] #Total wire length on LAYER M9 = 9457 um.
[12/18 04:48:53    531s] #Total wire length on LAYER AP = 0 um.
[12/18 04:48:53    531s] #Total number of vias = 198155
[12/18 04:48:53    531s] #Total number of multi-cut vias = 419 (  0.2%)
[12/18 04:48:53    531s] #Total number of single cut vias = 197736 ( 99.8%)
[12/18 04:48:53    531s] #Up-Via Summary (total 198155):
[12/18 04:48:53    531s] #                   single-cut          multi-cut      Total
[12/18 04:48:53    531s] #-----------------------------------------------------------
[12/18 04:48:53    531s] # M1             77425 (100.0%)         0 (  0.0%)      77425
[12/18 04:48:53    531s] # M2             56996 (100.0%)         0 (  0.0%)      56996
[12/18 04:48:53    531s] # M3             22119 (100.0%)         0 (  0.0%)      22119
[12/18 04:48:53    531s] # M4             14709 (100.0%)         0 (  0.0%)      14709
[12/18 04:48:53    531s] # M5             14809 (100.0%)         0 (  0.0%)      14809
[12/18 04:48:53    531s] # M6             10103 ( 96.0%)       419 (  4.0%)      10522
[12/18 04:48:53    531s] # M7              1159 (100.0%)         0 (  0.0%)       1159
[12/18 04:48:53    531s] # M8               416 (100.0%)         0 (  0.0%)        416
[12/18 04:48:53    531s] #-----------------------------------------------------------
[12/18 04:48:53    531s] #               197736 ( 99.8%)       419 (  0.2%)     198155 
[12/18 04:48:53    531s] #
[12/18 04:48:53    531s] #Total number of DRC violations = 0
[12/18 04:48:53    531s] #Total number of net violated process antenna rule = 0
[12/18 04:48:53    531s] #
[12/18 04:48:53    531s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[12/18 04:48:54    532s] #
[12/18 04:48:54    532s] #Start Post Route wire spreading..
[12/18 04:48:54    532s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[12/18 04:48:54    532s] #
[12/18 04:48:54    532s] #Start DRC checking..
[12/18 04:49:03    541s] #   number of violations = 0
[12/18 04:49:03    541s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1390.73 (MB), peak = 1420.05 (MB)
[12/18 04:49:03    541s] #CELL_VIEW kf_top,init has no DRC violation.
[12/18 04:49:03    541s] #Total number of DRC violations = 0
[12/18 04:49:03    541s] #Total number of net violated process antenna rule = 0
[12/18 04:49:03    541s] #
[12/18 04:49:03    541s] #Start data preparation for wire spreading...
[12/18 04:49:03    541s] #
[12/18 04:49:03    541s] #Data preparation is done on Thu Dec 18 04:49:03 2025
[12/18 04:49:03    541s] #
[12/18 04:49:04    542s] #
[12/18 04:49:04    542s] #Start Post Route Wire Spread.
[12/18 04:49:06    544s] #Done with 6421 horizontal wires in 2 hboxes and 6922 vertical wires in 2 hboxes.
[12/18 04:49:06    544s] #Complete Post Route Wire Spread.
[12/18 04:49:06    544s] #
[12/18 04:49:06    544s] #Total wire length = 551861 um.
[12/18 04:49:06    544s] #Total half perimeter of net bounding box = 357995 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M1 = 8547 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M2 = 94241 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M3 = 130920 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M4 = 47013 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M5 = 15670 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M6 = 108231 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M7 = 121507 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M8 = 16183 um.
[12/18 04:49:06    544s] #Total wire length on LAYER M9 = 9548 um.
[12/18 04:49:06    544s] #Total wire length on LAYER AP = 0 um.
[12/18 04:49:06    544s] #Total number of vias = 198155
[12/18 04:49:06    544s] #Total number of multi-cut vias = 419 (  0.2%)
[12/18 04:49:06    544s] #Total number of single cut vias = 197736 ( 99.8%)
[12/18 04:49:06    544s] #Up-Via Summary (total 198155):
[12/18 04:49:06    544s] #                   single-cut          multi-cut      Total
[12/18 04:49:06    544s] #-----------------------------------------------------------
[12/18 04:49:06    544s] # M1             77425 (100.0%)         0 (  0.0%)      77425
[12/18 04:49:06    544s] # M2             56996 (100.0%)         0 (  0.0%)      56996
[12/18 04:49:06    544s] # M3             22119 (100.0%)         0 (  0.0%)      22119
[12/18 04:49:06    544s] # M4             14709 (100.0%)         0 (  0.0%)      14709
[12/18 04:49:06    544s] # M5             14809 (100.0%)         0 (  0.0%)      14809
[12/18 04:49:06    544s] # M6             10103 ( 96.0%)       419 (  4.0%)      10522
[12/18 04:49:06    544s] # M7              1159 (100.0%)         0 (  0.0%)       1159
[12/18 04:49:06    544s] # M8               416 (100.0%)         0 (  0.0%)        416
[12/18 04:49:06    544s] #-----------------------------------------------------------
[12/18 04:49:06    544s] #               197736 ( 99.8%)       419 (  0.2%)     198155 
[12/18 04:49:06    544s] #
[12/18 04:49:06    544s] ### max drc and si pitch = 16000 ( 8.00000 um) MT-safe pitch = 16000 ( 8.00000 um) patch pitch = 30800 (15.40000 um)
[12/18 04:49:06    544s] #
[12/18 04:49:06    544s] #Start DRC checking..
[12/18 04:49:16    554s] #   number of violations = 0
[12/18 04:49:16    554s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1445.79 (MB), peak = 1445.79 (MB)
[12/18 04:49:16    554s] #CELL_VIEW kf_top,init has no DRC violation.
[12/18 04:49:16    554s] #Total number of DRC violations = 0
[12/18 04:49:16    554s] #Total number of net violated process antenna rule = 0
[12/18 04:49:17    555s] #   number of violations = 0
[12/18 04:49:17    555s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1340.54 (MB), peak = 1445.79 (MB)
[12/18 04:49:17    555s] #CELL_VIEW kf_top,init has no DRC violation.
[12/18 04:49:17    555s] #Total number of DRC violations = 0
[12/18 04:49:17    555s] #Total number of net violated process antenna rule = 0
[12/18 04:49:17    555s] #Post Route wire spread is done.
[12/18 04:49:17    555s] #Total wire length = 551861 um.
[12/18 04:49:17    555s] #Total half perimeter of net bounding box = 357995 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M1 = 8547 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M2 = 94241 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M3 = 130920 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M4 = 47013 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M5 = 15670 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M6 = 108231 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M7 = 121507 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M8 = 16183 um.
[12/18 04:49:17    555s] #Total wire length on LAYER M9 = 9548 um.
[12/18 04:49:17    555s] #Total wire length on LAYER AP = 0 um.
[12/18 04:49:17    555s] #Total number of vias = 198155
[12/18 04:49:17    555s] #Total number of multi-cut vias = 419 (  0.2%)
[12/18 04:49:17    555s] #Total number of single cut vias = 197736 ( 99.8%)
[12/18 04:49:17    555s] #Up-Via Summary (total 198155):
[12/18 04:49:17    555s] #                   single-cut          multi-cut      Total
[12/18 04:49:17    555s] #-----------------------------------------------------------
[12/18 04:49:17    555s] # M1             77425 (100.0%)         0 (  0.0%)      77425
[12/18 04:49:17    555s] # M2             56996 (100.0%)         0 (  0.0%)      56996
[12/18 04:49:17    555s] # M3             22119 (100.0%)         0 (  0.0%)      22119
[12/18 04:49:17    555s] # M4             14709 (100.0%)         0 (  0.0%)      14709
[12/18 04:49:17    555s] # M5             14809 (100.0%)         0 (  0.0%)      14809
[12/18 04:49:17    555s] # M6             10103 ( 96.0%)       419 (  4.0%)      10522
[12/18 04:49:17    555s] # M7              1159 (100.0%)         0 (  0.0%)       1159
[12/18 04:49:17    555s] # M8               416 (100.0%)         0 (  0.0%)        416
[12/18 04:49:17    555s] #-----------------------------------------------------------
[12/18 04:49:17    555s] #               197736 ( 99.8%)       419 (  0.2%)     198155 
[12/18 04:49:17    555s] #
[12/18 04:49:17    555s] #detailRoute Statistics:
[12/18 04:49:17    555s] #Cpu time = 00:03:14
[12/18 04:49:17    555s] #Elapsed time = 00:03:14
[12/18 04:49:17    555s] #Increased memory = -17.98 (MB)
[12/18 04:49:17    555s] #Total memory = 1337.62 (MB)
[12/18 04:49:17    555s] #Peak memory = 1445.79 (MB)
[12/18 04:49:17    555s] #
[12/18 04:49:17    555s] #globalDetailRoute statistics:
[12/18 04:49:17    555s] #Cpu time = 00:05:32
[12/18 04:49:17    555s] #Elapsed time = 00:05:32
[12/18 04:49:17    555s] #Increased memory = 36.36 (MB)
[12/18 04:49:17    555s] #Total memory = 1315.06 (MB)
[12/18 04:49:17    555s] #Peak memory = 1445.79 (MB)
[12/18 04:49:17    555s] #Number of warnings = 38
[12/18 04:49:17    555s] #Total number of warnings = 39
[12/18 04:49:17    555s] #Number of fails = 0
[12/18 04:49:17    555s] #Total number of fails = 0
[12/18 04:49:17    555s] #Complete globalDetailRoute on Thu Dec 18 04:49:17 2025
[12/18 04:49:17    555s] #
[12/18 04:49:17    555s] #routeDesign: cpu time = 00:05:32, elapsed time = 00:05:32, memory = 1314.43 (MB), peak = 1445.79 (MB)
[12/18 04:49:17    555s] 
[12/18 04:49:17    555s] *** Summary of all messages that are not suppressed in this session:
[12/18 04:49:17    555s] Severity  ID               Count  Summary                                  
[12/18 04:49:17    555s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/18 04:49:17    555s] WARNING   IMPSP-9105           1  %sGlobal router needs be called before u...
[12/18 04:49:17    555s] *** Message Summary: 2 warning(s), 0 error(s)
[12/18 04:49:17    555s] 
[12/18 04:49:17    555s] ### 
[12/18 04:49:17    555s] ###   Scalability Statistics
[12/18 04:49:17    555s] ### 
[12/18 04:49:17    555s] ### --------------------------------+----------------+----------------+----------------+
[12/18 04:49:17    555s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/18 04:49:17    555s] ### --------------------------------+----------------+----------------+----------------+
[12/18 04:49:17    555s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/18 04:49:17    555s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/18 04:49:17    555s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/18 04:49:17    555s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/18 04:49:17    555s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/18 04:49:17    555s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/18 04:49:17    555s] ###   Data Preparation              |        00:00:05|        00:00:05|             1.0|
[12/18 04:49:17    555s] ###   Global Routing                |        00:02:06|        00:02:06|             1.0|
[12/18 04:49:17    555s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[12/18 04:49:17    555s] ###   Detail Routing                |        00:02:48|        00:02:48|             1.0|
[12/18 04:49:17    555s] ###   Antenna Fixing                |        00:00:01|        00:00:02|             1.0|
[12/18 04:49:17    555s] ###   Entire Command                |        00:05:32|        00:05:32|             1.0|
[12/18 04:49:17    555s] ### --------------------------------+----------------+----------------+----------------+
[12/18 04:49:17    555s] ### 
[12/18 04:49:44    560s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[12/18 04:49:44    560s] <CMD> verifyGeometry
[12/18 04:49:44    560s]  *** Starting Verify Geometry (MEM: 1420.6) ***
[12/18 04:49:44    560s] 
[12/18 04:49:44    560s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[12/18 04:49:44    560s]   VERIFY GEOMETRY ...... Starting Verification
[12/18 04:49:44    560s]   VERIFY GEOMETRY ...... Initializing
[12/18 04:49:44    560s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/18 04:49:44    560s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/18 04:49:44    560s]                   ...... bin size: 2880
[12/18 04:49:44    560s]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[12/18 04:49:44    560s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/18 04:49:44    560s] 
[12/18 04:49:45    561s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:45    561s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:45    561s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:45    561s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:45    561s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[12/18 04:49:45    561s]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[12/18 04:49:46    562s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:46    562s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:46    562s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:46    562s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:46    562s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[12/18 04:49:46    562s]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[12/18 04:49:47    563s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:47    563s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:47    563s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:47    563s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:47    563s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[12/18 04:49:47    563s]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[12/18 04:49:48    564s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:48    564s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:48    564s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:48    564s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:48    564s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[12/18 04:49:48    564s]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[12/18 04:49:49    565s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:49    565s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:49    565s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:49    565s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:49    565s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[12/18 04:49:49    565s]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[12/18 04:49:50    566s]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[12/18 04:49:51    567s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:51    567s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:51    567s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:51    567s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:51    567s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[12/18 04:49:51    567s]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[12/18 04:49:52    568s]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[12/18 04:49:53    569s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:53    569s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:53    569s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:53    569s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:53    569s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[12/18 04:49:53    569s]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[12/18 04:49:54    570s]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[12/18 04:49:55    571s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:55    571s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:55    571s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:55    571s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:55    571s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[12/18 04:49:55    571s]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/18 04:49:56    572s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[12/18 04:49:56    572s] VG: elapsed time: 12.00
[12/18 04:49:56    572s] Begin Summary ...
[12/18 04:49:56    572s]   Cells       : 0
[12/18 04:49:56    572s]   SameNet     : 0
[12/18 04:49:56    572s]   Wiring      : 0
[12/18 04:49:56    572s]   Antenna     : 0
[12/18 04:49:56    572s]   Short       : 0
[12/18 04:49:56    572s]   Overlap     : 0
[12/18 04:49:56    572s] End Summary
[12/18 04:49:56    572s] 
[12/18 04:49:56    572s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/18 04:49:56    572s] 
[12/18 04:49:56    572s] **********End: VERIFY GEOMETRY**********
[12/18 04:49:56    572s]  *** verify geometry (CPU: 0:00:12.6  MEM: 110.7M)
[12/18 04:49:56    572s] 
[12/18 04:49:56    572s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[12/18 04:50:36    579s] **ERROR: Output Library name is missing.
[12/18 04:51:23    587s] **ERROR: (IMPOAX-685):	Either library definition file is missing or the library 'tcbn65gplus' entry is not present in library definition file cds.lib. cannot get cellView path for cells from this library.
<CMD> saveDesign -cellview {tcbn65gplus kf_top layout}
[12/18 04:51:23    587s] #% Begin save design ... (date=12/18 04:51:23, mem=1464.4M)
[12/18 04:51:23    587s] ----- oaOut ---------------------------
[12/18 04:51:23    587s] Saving OA database: Lib: tcbn65gplus, Cell: kf_top, View: layout
[12/18 04:51:23    587s] **ERROR: (IMPOAX-1258):	OpenAccess based databases cannot be created from LEF based libraries. To save a design database in OpenAccess cellview, first covert the LEF libraries to OpenAccess form and then reload the design using those OpenAccess libraries.
TIMER: oaOut total process: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[12/18 04:51:23    587s] **ERROR: (IMPIMEX-7323):	Could not save design into OA database.
[12/18 04:51:23    587s] 
[12/18 04:51:23    587s] *** Summary of all messages that are not suppressed in this session:
[12/18 04:51:23    587s] Severity  ID               Count  Summary                                  
[12/18 04:51:23    587s] ERROR     IMPOAX-1258          1  OpenAccess based databases cannot be cre...
[12/18 04:51:23    587s] ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
[12/18 04:51:23    587s] *** Message Summary: 0 warning(s), 2 error(s)
[12/18 04:51:23    587s] 
[12/18 04:51:34    589s] <CMD> saveDesign kf_top
[12/18 04:51:34    589s] % Begin save design ... (date=12/18 04:51:34, mem=1464.8M)
[12/18 04:51:34    589s] % Begin Save ccopt configuration ... (date=12/18 04:51:34, mem=1464.8M)
[12/18 04:51:34    589s] % End Save ccopt configuration ... (date=12/18 04:51:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.5M, current mem=1466.5M)
[12/18 04:51:34    589s] % Begin Save netlist data ... (date=12/18 04:51:34, mem=1466.5M)
[12/18 04:51:34    589s] Writing Binary DB to kf_top.dat/kf_top.v.bin in single-threaded mode...
[12/18 04:51:34    589s] % End Save netlist data ... (date=12/18 04:51:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1466.8M, current mem=1466.8M)
[12/18 04:51:34    589s] Saving congestion map file kf_top.dat/kf_top.route.congmap.gz ...
[12/18 04:51:34    589s] % Begin Save AAE data ... (date=12/18 04:51:34, mem=1466.8M)
[12/18 04:51:34    589s] Saving AAE Data ...
[12/18 04:51:34    589s] % End Save AAE data ... (date=12/18 04:51:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1466.9M, current mem=1466.9M)
[12/18 04:51:34    589s] % Begin Save clock tree data ... (date=12/18 04:51:34, mem=1467.1M)
[12/18 04:51:34    589s] % End Save clock tree data ... (date=12/18 04:51:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.2M, current mem=1467.2M)
[12/18 04:51:34    589s] Saving preference file kf_top.dat/gui.pref.tcl ...
[12/18 04:51:35    589s] Saving mode setting ...
[12/18 04:51:35    589s] Saving global file ...
[12/18 04:51:35    589s] % Begin Save floorplan data ... (date=12/18 04:51:35, mem=1467.4M)
[12/18 04:51:35    589s] Saving floorplan file ...
[12/18 04:51:35    590s] % End Save floorplan data ... (date=12/18 04:51:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1467.5M, current mem=1467.5M)
[12/18 04:51:35    590s] Saving Drc markers ...
[12/18 04:51:35    590s] ... No Drc file written since there is no markers found.
[12/18 04:51:35    590s] % Begin Save placement data ... (date=12/18 04:51:35, mem=1467.5M)
[12/18 04:51:35    590s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/18 04:51:35    590s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1531.3M) ***
[12/18 04:51:35    590s] % End Save placement data ... (date=12/18 04:51:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.5M, current mem=1467.5M)
[12/18 04:51:35    590s] % Begin Save routing data ... (date=12/18 04:51:35, mem=1467.6M)
[12/18 04:51:35    590s] Saving route file ...
[12/18 04:51:36    590s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1531.3M) ***
[12/18 04:51:36    590s] % End Save routing data ... (date=12/18 04:51:36, total cpu=0:00:00.4, real=0:00:01.0, peak res=1468.7M, current mem=1468.7M)
[12/18 04:51:36    590s] Saving property file kf_top.dat/kf_top.prop
[12/18 04:51:36    590s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1531.3M) ***
[12/18 04:51:36    590s] #Saving pin access data to file kf_top.dat/kf_top.apa ...
[12/18 04:51:36    590s] #
[12/18 04:51:36    590s] % Begin Save power constraints data ... (date=12/18 04:51:36, mem=1469.0M)
[12/18 04:51:36    590s] % End Save power constraints data ... (date=12/18 04:51:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1469.0M, current mem=1469.0M)
[12/18 04:51:36    590s] Generated self-contained design kf_top.dat
[12/18 04:51:36    590s] % End save design ... (date=12/18 04:51:36, total cpu=0:00:01.3, real=0:00:02.0, peak res=1469.4M, current mem=1322.4M)
[12/18 04:51:36    590s] *** Message Summary: 0 warning(s), 0 error(s)
[12/18 04:51:36    590s] 
[12/18 04:54:04    616s] <CMD> editSplit
[12/18 04:54:06    617s] <CMD> editSplit
[12/18 04:54:15    619s] <CMD> saveDesign kf_top
[12/18 04:54:15    619s] % Begin save design ... (date=12/18 04:54:15, mem=1326.0M)
[12/18 04:54:15    619s] % Begin Save ccopt configuration ... (date=12/18 04:54:15, mem=1326.0M)
[12/18 04:54:15    619s] % End Save ccopt configuration ... (date=12/18 04:54:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.0M, current mem=1326.0M)
[12/18 04:54:16    619s] % Begin Save netlist data ... (date=12/18 04:54:15, mem=1326.0M)
[12/18 04:54:16    619s] Writing Binary DB to kf_top.dat.tmp/kf_top.v.bin in single-threaded mode...
[12/18 04:54:16    619s] % End Save netlist data ... (date=12/18 04:54:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1330.4M, current mem=1330.4M)
[12/18 04:54:16    619s] Saving congestion map file kf_top.dat.tmp/kf_top.route.congmap.gz ...
[12/18 04:54:16    619s] % Begin Save AAE data ... (date=12/18 04:54:16, mem=1330.4M)
[12/18 04:54:16    619s] Saving AAE Data ...
[12/18 04:54:16    619s] % End Save AAE data ... (date=12/18 04:54:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.4M, current mem=1330.4M)
[12/18 04:54:16    619s] % Begin Save clock tree data ... (date=12/18 04:54:16, mem=1330.4M)
[12/18 04:54:16    619s] % End Save clock tree data ... (date=12/18 04:54:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.4M, current mem=1330.4M)
[12/18 04:54:16    619s] Saving preference file kf_top.dat.tmp/gui.pref.tcl ...
[12/18 04:54:16    619s] Saving mode setting ...
[12/18 04:54:16    619s] Saving global file ...
[12/18 04:54:16    619s] % Begin Save floorplan data ... (date=12/18 04:54:16, mem=1330.4M)
[12/18 04:54:16    619s] Saving floorplan file ...
[12/18 04:54:16    619s] % End Save floorplan data ... (date=12/18 04:54:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1330.4M, current mem=1330.4M)
[12/18 04:54:16    619s] Saving Drc markers ...
[12/18 04:54:16    619s] ... No Drc file written since there is no markers found.
[12/18 04:54:16    619s] % Begin Save placement data ... (date=12/18 04:54:16, mem=1330.4M)
[12/18 04:54:16    619s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/18 04:54:16    619s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1454.3M) ***
[12/18 04:54:16    619s] % End Save placement data ... (date=12/18 04:54:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.7M, current mem=1330.7M)
[12/18 04:54:16    619s] % Begin Save routing data ... (date=12/18 04:54:16, mem=1330.7M)
[12/18 04:54:16    619s] Saving route file ...
[12/18 04:54:17    619s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1454.3M) ***
[12/18 04:54:17    619s] % End Save routing data ... (date=12/18 04:54:17, total cpu=0:00:00.4, real=0:00:01.0, peak res=1331.8M, current mem=1331.8M)
[12/18 04:54:17    619s] Saving property file kf_top.dat.tmp/kf_top.prop
[12/18 04:54:17    620s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1454.3M) ***
[12/18 04:54:17    620s] #Saving pin access data to file kf_top.dat.tmp/kf_top.apa ...
[12/18 04:54:17    620s] #
[12/18 04:54:17    620s] % Begin Save power constraints data ... (date=12/18 04:54:17, mem=1331.8M)
[12/18 04:54:17    620s] % End Save power constraints data ... (date=12/18 04:54:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1331.8M, current mem=1331.8M)
[12/18 04:54:17    620s] Generated self-contained design kf_top.dat.tmp
[12/18 04:54:17    620s] % End save design ... (date=12/18 04:54:17, total cpu=0:00:01.2, real=0:00:02.0, peak res=1331.8M, current mem=1326.1M)
[12/18 04:54:17    620s] *** Message Summary: 0 warning(s), 0 error(s)
[12/18 04:54:17    620s] 
[12/18 04:54:24    621s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Dec 18 04:54:24 2025
  Total CPU time:     0:10:24
  Total real time:    0:19:55
  Peak memory (main): 1464.81MB

[12/18 04:54:24    621s] 
[12/18 04:54:24    621s] *** Memory Usage v#1 (Current mem = 1447.309M, initial mem = 258.629M) ***
[12/18 04:54:24    621s] 
[12/18 04:54:24    621s] *** Summary of all messages that are not suppressed in this session:
[12/18 04:54:24    621s] Severity  ID               Count  Summary                                  
[12/18 04:54:24    621s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/18 04:54:24    621s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/18 04:54:24    621s] WARNING   IMPPTN-1234          3  Option -assign is for assigning a pin at...
[12/18 04:54:24    621s] WARNING   IMPPTN-1520          2  Pin '%s' of %s '%s' cannot be placed at ...
[12/18 04:54:24    621s] WARNING   IMPEXT-2766         20  The sheet resistance for layer %s is not...
[12/18 04:54:24    621s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[12/18 04:54:24    621s] WARNING   IMPEXT-2776         18  The via resistance between layers %s and...
[12/18 04:54:24    621s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/18 04:54:24    621s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/18 04:54:24    621s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[12/18 04:54:24    621s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[12/18 04:54:24    621s] WARNING   IMPPP-531           11  ViaGen Warning: %s rule violation, no vi...
[12/18 04:54:24    621s] WARNING   IMPPP-170          160  The power planner failed to create a wir...
[12/18 04:54:24    621s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[12/18 04:54:24    621s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[12/18 04:54:24    621s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[12/18 04:54:24    621s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[12/18 04:54:24    621s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/18 04:54:24    621s] WARNING   IMPSP-9105           1  %sGlobal router needs be called before u...
[12/18 04:54:24    621s] ERROR     IMPOAX-685           1  Either library definition file is missin...
[12/18 04:54:24    621s] ERROR     IMPOAX-1258          1  OpenAccess based databases cannot be cre...
[12/18 04:54:24    621s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/18 04:54:24    621s] ERROR     IMPIMEX-7323         1  Could not save design into OA database.  
[12/18 04:54:24    621s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/18 04:54:24    621s] WARNING   TA-146               8  A combinational timing loop(s) was found...
[12/18 04:54:24    621s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/18 04:54:24    621s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[12/18 04:54:24    621s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/18 04:54:24    621s] *** Message Summary: 305 warning(s), 3 error(s)
[12/18 04:54:24    621s] 
[12/18 04:54:24    621s] --- Ending "Innovus" (totcpu=0:10:22, real=0:19:54, mem=1447.3M) ---
