
---------- Begin Simulation Statistics ----------
final_tick                                27066454375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    513                       # Simulator instruction rate (inst/s)
host_mem_usage                                9954992                       # Number of bytes of host memory used
host_op_rate                                      524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32306.72                       # Real time elapsed on the host
host_tick_rate                                 615941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16560186                       # Number of instructions simulated
sim_ops                                      16937916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019899                       # Number of seconds simulated
sim_ticks                                 19899029375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.570686                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  787212                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               806812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1011                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6037                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            818675                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7553                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8639                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1086                       # Number of indirect misses.
system.cpu.branchPred.lookups                  890346                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26710                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          980                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5449510                       # Number of instructions committed
system.cpu.committedOps                       5530111                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.142581                       # CPI: cycles per instruction
system.cpu.discardedOps                         15062                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3030731                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            154876                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1490928                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5213172                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318210                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      952                       # number of quiesce instructions executed
system.cpu.numCycles                         17125529                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       952                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3823351     69.14%     69.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2929      0.05%     69.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                 174854      3.16%     72.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1528977     27.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5530111                       # Class of committed instruction
system.cpu.quiesceCycles                     14712918                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11912357                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1426593                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              451512                       # Transaction distribution
system.membus.trans_dist::ReadResp             460098                       # Transaction distribution
system.membus.trans_dist::WriteReq             262360                       # Transaction distribution
system.membus.trans_dist::WriteResp            262360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          557                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8129                       # Transaction distribution
system.membus.trans_dist::ReadExReq               291                       # Transaction distribution
system.membus.trans_dist::ReadExResp              292                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           594                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       704512                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        704512                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1411653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1430412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1409024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1409024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2863220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       511488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       511488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        91904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       121616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45721872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2132142                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000881                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029665                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2130264     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1878      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2132142                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3568109604                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18906750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            23341359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3813500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15396175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2766501440                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           41356500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       908576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       908576                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2818048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2818048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2832960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45109712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4796625750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3829600093                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2432288000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       450560                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       450560                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       253952                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       862742                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       862742    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       862742                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2002725875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2506752000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     28835840                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46137344                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       507904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8110080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       901120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5226496                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1528150114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    816769888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2344920002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    869464720                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1449107866                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2318572586                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2397614833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2265877755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4663492588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       511488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       512640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       511488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       511488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7992                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8010                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25704168                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57892                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25762061                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25704168                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25704168                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25704168                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57892                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25762061                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     28835840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28891392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16289280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       450560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              451428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       253952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             254520                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1449107866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2791694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1451899560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1826823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    816769888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            818596711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1826823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2265877755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2791694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2270496271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    704466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000446255000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              812902                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             270573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      451427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     254520                       # Number of write requests accepted
system.mem_ctrls.readBursts                    451427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   254520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15905                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14564124815                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2256900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26412849815                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32265.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58515.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       363                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   421119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                451427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               254520                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  399621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    729                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.005355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.731525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.381529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1000      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1019      2.13%      4.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          906      1.90%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          656      1.37%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          764      1.60%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          639      1.34%     10.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          835      1.75%     12.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          733      1.53%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41256     86.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1805.576000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1671.719863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    549.477090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     25.20%     26.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     72.00%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.108000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.048944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     90.117328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.80%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      7.60%      8.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          229     91.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28888320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16289728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28891328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16289280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1451.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       818.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1451.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    818.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19898883125                       # Total gap between requests
system.mem_ctrls.avgGap                      28187.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     28832896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16251904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1448959919.433256387711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2785261.479619279504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1900796.229162810836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 816718428.508777499199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       450560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26378027740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34822075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15458031380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352158780000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58544.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40163.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27214843.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1386713.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10539410065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1076460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8284179310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1904                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           952                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9659595.850840                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2423587.480805                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          952    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5700750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11945750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             952                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17870519125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9195935250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2711024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2711024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2711024                       # number of overall hits
system.cpu.icache.overall_hits::total         2711024                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7992                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7992                       # number of overall misses
system.cpu.icache.overall_misses::total          7992                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    349111875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    349111875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    349111875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    349111875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2719016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2719016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2719016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2719016                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002939                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002939                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002939                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002939                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43682.667042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43682.667042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43682.667042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43682.667042                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7992                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7992                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7992                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7992                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    337059625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    337059625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    337059625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    337059625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42174.627753                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42174.627753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42174.627753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42174.627753                       # average overall mshr miss latency
system.cpu.icache.replacements                   7800                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2711024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2711024                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7992                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    349111875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    349111875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2719016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2719016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43682.667042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43682.667042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7992                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7992                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    337059625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    337059625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42174.627753                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42174.627753                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           414.187012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2276688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            291.883077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   414.187012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5446024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5446024                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       285606                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           285606                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       285606                       # number of overall hits
system.cpu.dcache.overall_hits::total          285606                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1156                       # number of overall misses
system.cpu.dcache.overall_misses::total          1156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     84279000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84279000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     84279000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84279000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       286762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286762                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       286762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286762                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004031                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72905.709343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72905.709343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72905.709343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72905.709343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          557                       # number of writebacks
system.cpu.dcache.writebacks::total               557                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9360                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9360                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64096000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64096000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20611625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20611625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72424.858757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72424.858757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72424.858757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72424.858757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.096688                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.096688                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    886                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       175155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          175155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47880625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47880625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       175799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       175799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74348.796584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74348.796584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          952                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          952                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20611625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20611625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74326.599327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74326.599327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21650.866597                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21650.866597                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       110451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36398375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36398375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       110963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       110963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71090.576172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71090.576172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68542.955326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68542.955326                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       704512                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       704512                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7362956375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7362956375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10451.144019                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10451.144019                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       108153                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       108153                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       596359                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       596359                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7088188729                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7088188729                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11885.774725                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11885.774725                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.003274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20203                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               897                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.522854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.003274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6784030                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6784030                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27066454375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27066605000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    513                       # Simulator instruction rate (inst/s)
host_mem_usage                                9954992                       # Number of bytes of host memory used
host_op_rate                                      524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32306.81                       # Real time elapsed on the host
host_tick_rate                                 615944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16560195                       # Number of instructions simulated
sim_ops                                      16937931                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019899                       # Number of seconds simulated
sim_ticks                                 19899180000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.569963                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  787213                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               806819                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1012                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6039                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            818675                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7553                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8639                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1086                       # Number of indirect misses.
system.cpu.branchPred.lookups                  890355                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26712                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          980                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5449519                       # Number of instructions committed
system.cpu.committedOps                       5530126                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.142620                       # CPI: cycles per instruction
system.cpu.discardedOps                         15069                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3030752                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            154876                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1490929                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5213365                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318206                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      952                       # number of quiesce instructions executed
system.cpu.numCycles                         17125770                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       952                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3823359     69.14%     69.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2929      0.05%     69.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                 174860      3.16%     72.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1528977     27.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5530126                       # Class of committed instruction
system.cpu.quiesceCycles                     14712918                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11912405                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1426597                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              451512                       # Transaction distribution
system.membus.trans_dist::ReadResp             460100                       # Transaction distribution
system.membus.trans_dist::WriteReq             262360                       # Transaction distribution
system.membus.trans_dist::WriteResp            262360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          558                       # Transaction distribution
system.membus.trans_dist::WriteClean               11                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8130                       # Transaction distribution
system.membus.trans_dist::ReadExReq               291                       # Transaction distribution
system.membus.trans_dist::ReadExResp              292                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           596                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       704512                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        704512                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1411659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1430418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1409024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1409024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2863226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       511488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       511488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        92096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       121808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45722064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2132144                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000881                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029665                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2130266     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1878      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2132144                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3568119979                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18906750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            23341359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3813500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15407675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2766501440                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           41356500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       908576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       908576                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14912                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2818048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2818048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2832960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45109712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4796625750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3829600093                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2432288000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       450560                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       450560                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       253952                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       862742                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       862742    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       862742                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2002725875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2506752000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     28835840                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46137344                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       507904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8110080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       901120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5226496                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1528138546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    816763706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2344902252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    869458138                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1449096897                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2318555036                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2397596685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2265860603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4663457288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       511488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       512640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       511488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       511488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7992                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8010                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25703974                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57892                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25761866                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25703974                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25703974                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25703974                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57892                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25761866                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     28835840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28891520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16289344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       450560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              451430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       253952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             254521                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1449096897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2798105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1451895003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1830025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    816763706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            818593731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1830025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2265860603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2798105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2270488734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    704466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000446255000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              812907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             270573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      451429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     254521                       # Number of write requests accepted
system.mem_ctrls.readBursts                    451429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   254521                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15905                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14564124815                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2256910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26412902315                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32265.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58515.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       363                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   421121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                451429                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               254521                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  399621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    729                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.005355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.731525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.381529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1000      2.09%      2.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1019      2.13%      4.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          906      1.90%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          656      1.37%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          764      1.60%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          639      1.34%     10.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          835      1.75%     12.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          733      1.53%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41256     86.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1805.576000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1671.719863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    549.477090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     25.20%     26.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     72.00%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.108000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.048944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     90.117328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.80%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      7.60%      8.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          229     91.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28888448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16289728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28891456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16289344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1451.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       818.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1451.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    818.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19899151875                       # Total gap between requests
system.mem_ctrls.avgGap                      28187.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     28832896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16251904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1448948951.665345191956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2791672.822699226905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1900781.841261800844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 816712246.434275269508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       450560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          569                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26378027740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34874575                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15458031380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352158780000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58544.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40131.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27167014.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1386713.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10539410065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1076460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8284329935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1904                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           952                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9659595.850840                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2423587.480805                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          952    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5700750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11945750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             952                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17870669750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9195935250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2711036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2711036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2711036                       # number of overall hits
system.cpu.icache.overall_hits::total         2711036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7992                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7992                       # number of overall misses
system.cpu.icache.overall_misses::total          7992                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    349111875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    349111875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    349111875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    349111875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2719028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2719028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2719028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2719028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002939                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002939                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002939                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002939                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43682.667042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43682.667042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43682.667042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43682.667042                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7992                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7992                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7992                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7992                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    337059625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    337059625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    337059625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    337059625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42174.627753                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42174.627753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42174.627753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42174.627753                       # average overall mshr miss latency
system.cpu.icache.replacements                   7800                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2711036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2711036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7992                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    349111875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    349111875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2719028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2719028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43682.667042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43682.667042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7992                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7992                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    337059625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    337059625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42174.627753                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42174.627753                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           414.187025                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5874598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8216                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            715.019231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   414.187025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5446048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5446048                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       285610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           285610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       285610                       # number of overall hits
system.cpu.dcache.overall_hits::total          285610                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1158                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1158                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1158                       # number of overall misses
system.cpu.dcache.overall_misses::total          1158                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     84399625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     84399625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     84399625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     84399625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       286768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       286768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286768                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72883.959413                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72883.959413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72883.959413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72883.959413                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          558                       # number of writebacks
system.cpu.dcache.writebacks::total               558                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          887                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          887                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9360                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9360                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64213750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64213750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64213750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64213750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20611625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20611625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003093                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72394.306652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72394.306652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72394.306652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72394.306652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.096688                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.096688                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    888                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       175159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          175159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48001250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48001250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       175805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       175805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74305.340557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74305.340557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          952                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          952                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44267750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44267750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20611625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20611625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74274.748322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74274.748322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21650.866597                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21650.866597                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       110451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36398375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36398375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       110963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       110963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71090.576172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71090.576172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68542.955326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68542.955326                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       704512                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       704512                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7362956375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7362956375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10451.144019                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10451.144019                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       108153                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       108153                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       596359                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       596359                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7088188729                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7088188729                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11885.774725                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11885.774725                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.003199                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              289931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1400                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            207.093571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.003199                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6784056                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6784056                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27066605000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
