Complexity issues in VLSI: optimal layouts for the shuffle-exchange graph and other networks
