

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Sat Dec 14 23:08:41 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accel4_uint
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.974|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1028|  1028|  1028|  1028|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1026|  1026|        28|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    437|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     80|    5832|  12332|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|    2220|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     80|    8052|  13011|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     36|       7|     24|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |                     Instance                    |                    Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U5   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U6   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U7   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U8   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U9   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U10  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U11  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U12  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U13  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U14  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U15  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U16  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U33            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U34            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U35            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U36            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U17   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U18   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U19   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U20   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U21   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U22   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U23   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U24   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U25   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U26   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U27   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U28   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U29   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U30   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U31   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U32   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                            |                                             |        0|     80| 5832|12332|    0|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln72_1_fu_712_p2              |     +    |      0|  0|  10|           2|           2|
    |add_ln72_2_fu_724_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln72_fu_706_p2                |     +    |      0|  0|  10|           2|           2|
    |i_fu_417_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln72_1_fu_546_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_2_fu_591_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_3_fu_596_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_4_fu_641_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_5_fu_646_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_6_fu_691_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_7_fu_696_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_fu_541_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |data1_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |data1_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |data1_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln45_fu_412_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln72_1_fu_529_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_2_fu_474_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_3_fu_406_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_4_fu_573_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_5_fu_579_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_6_fu_623_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_7_fu_629_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_8_fu_673_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_9_fu_679_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_fu_523_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln78_fu_730_p2               |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state30                  |    or    |      0|  0|   2|           1|           1|
    |or_ln72_1_fu_480_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_2_fu_585_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_3_fu_635_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_4_fu_685_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_fu_535_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln79_1_fu_743_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln79_2_fu_750_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln79_3_fu_757_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln79_fu_736_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 437|         263|          91|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27  |   9|          2|    1|          2|
    |data1_V_0_data_out        |   9|          2|  128|        256|
    |data1_V_0_state           |  15|          3|    2|          6|
    |data1_V_TDATA_blk_n       |   9|          2|    1|          2|
    |data_out_V_1_data_out     |   9|          2|  128|        256|
    |data_out_V_1_state        |  15|          3|    2|          6|
    |data_out_V_TDATA_blk_n    |   9|          2|    1|          2|
    |i_1_reg_239               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 114|         24|  297|        600|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln72_1_reg_1133                |    2|   0|    2|          0|
    |add_ln72_reg_1128                  |    2|   0|    2|          0|
    |ap_CS_fsm                          |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |bitcast_ln72_2_reg_1113            |   32|   0|   32|          0|
    |bitcast_ln72_3_reg_1118            |   32|   0|   32|          0|
    |bitcast_ln72_4_reg_1123            |   32|   0|   32|          0|
    |bitcast_ln72_reg_1108              |   32|   0|   32|          0|
    |data1_V_0_payload_A                |  128|   0|  128|          0|
    |data1_V_0_payload_B                |  128|   0|  128|          0|
    |data1_V_0_sel_rd                   |    1|   0|    1|          0|
    |data1_V_0_sel_wr                   |    1|   0|    1|          0|
    |data1_V_0_state                    |    2|   0|    2|          0|
    |data_out_V_1_payload_A             |  128|   0|  128|          0|
    |data_out_V_1_payload_B             |  128|   0|  128|          0|
    |data_out_V_1_sel_rd                |    1|   0|    1|          0|
    |data_out_V_1_sel_wr                |    1|   0|    1|          0|
    |data_out_V_1_state                 |    2|   0|    2|          0|
    |i_1_reg_239                        |   32|   0|   32|          0|
    |icmp_ln45_reg_880                  |    1|   0|    1|          0|
    |p_Result_1_reg_897                 |   32|   0|   32|          0|
    |p_Result_3_reg_907                 |   32|   0|   32|          0|
    |p_Result_s_reg_902                 |   32|   0|   32|          0|
    |tmp_2_0_1_reg_953                  |   32|   0|   32|          0|
    |tmp_2_0_2_reg_1001                 |   32|   0|   32|          0|
    |tmp_2_0_3_reg_1049                 |   32|   0|   32|          0|
    |tmp_2_1_1_reg_963                  |   32|   0|   32|          0|
    |tmp_2_1_2_reg_1011                 |   32|   0|   32|          0|
    |tmp_2_1_3_reg_1059                 |   32|   0|   32|          0|
    |tmp_2_1_reg_925                    |   32|   0|   32|          0|
    |tmp_2_2_1_reg_973                  |   32|   0|   32|          0|
    |tmp_2_2_2_reg_1021                 |   32|   0|   32|          0|
    |tmp_2_2_3_reg_1069                 |   32|   0|   32|          0|
    |tmp_2_2_reg_930                    |   32|   0|   32|          0|
    |tmp_2_3_1_reg_983                  |   32|   0|   32|          0|
    |tmp_2_3_2_reg_1031                 |   32|   0|   32|          0|
    |tmp_2_3_3_reg_1079                 |   32|   0|   32|          0|
    |tmp_2_3_reg_935                    |   32|   0|   32|          0|
    |tmp_2_reg_920                      |   32|   0|   32|          0|
    |tmp_3_0_1_reg_996                  |   32|   0|   32|          0|
    |tmp_3_0_2_reg_1044                 |   32|   0|   32|          0|
    |tmp_3_0_3_reg_1084                 |   32|   0|   32|          0|
    |tmp_3_0_3_reg_1084_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_1_1_reg_1006                 |   32|   0|   32|          0|
    |tmp_3_1_2_reg_1054                 |   32|   0|   32|          0|
    |tmp_3_1_3_reg_1090                 |   32|   0|   32|          0|
    |tmp_3_1_3_reg_1090_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_1_reg_958                    |   32|   0|   32|          0|
    |tmp_3_2_1_reg_1016                 |   32|   0|   32|          0|
    |tmp_3_2_2_reg_1064                 |   32|   0|   32|          0|
    |tmp_3_2_3_reg_1096                 |   32|   0|   32|          0|
    |tmp_3_2_3_reg_1096_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_2_reg_968                    |   32|   0|   32|          0|
    |tmp_3_3_1_reg_1026                 |   32|   0|   32|          0|
    |tmp_3_3_2_reg_1074                 |   32|   0|   32|          0|
    |tmp_3_3_3_reg_1102                 |   32|   0|   32|          0|
    |tmp_3_3_3_reg_1102_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_3_reg_978                    |   32|   0|   32|          0|
    |tmp_3_reg_948                      |   32|   0|   32|          0|
    |icmp_ln45_reg_880                  |   64|  32|    1|          0|
    |p_Result_1_reg_897                 |   64|  32|   32|          0|
    |p_Result_3_reg_907                 |   64|  32|   32|          0|
    |p_Result_s_reg_902                 |   64|  32|   32|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 2220| 128| 2061|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|size               |  in |   32|  ap_stable |     size     |    scalar    |
|dim                |  in |   32|  ap_stable |      dim     |    scalar    |
|threshold          |  in |   32|  ap_stable |   threshold  |    scalar    |
|data0_0            |  in |   32|  ap_stable |    data0_0   |    pointer   |
|data0_1            |  in |   32|  ap_stable |    data0_1   |    pointer   |
|data0_2            |  in |   32|  ap_stable |    data0_2   |    pointer   |
|data0_3            |  in |   32|  ap_stable |    data0_3   |    pointer   |
|data0_4            |  in |   32|  ap_stable |    data0_4   |    pointer   |
|data0_5            |  in |   32|  ap_stable |    data0_5   |    pointer   |
|data0_6            |  in |   32|  ap_stable |    data0_6   |    pointer   |
|data0_7            |  in |   32|  ap_stable |    data0_7   |    pointer   |
|data0_8            |  in |   32|  ap_stable |    data0_8   |    pointer   |
|data0_9            |  in |   32|  ap_stable |    data0_9   |    pointer   |
|data0_10           |  in |   32|  ap_stable |   data0_10   |    pointer   |
|data0_11           |  in |   32|  ap_stable |   data0_11   |    pointer   |
|data0_12           |  in |   32|  ap_stable |   data0_12   |    pointer   |
|data0_13           |  in |   32|  ap_stable |   data0_13   |    pointer   |
|data0_14           |  in |   32|  ap_stable |   data0_14   |    pointer   |
|data0_15           |  in |   32|  ap_stable |   data0_15   |    pointer   |
|data1_V_TDATA      |  in |  128|    axis    |    data1_V   |    pointer   |
|data1_V_TVALID     |  in |    1|    axis    |    data1_V   |    pointer   |
|data1_V_TREADY     | out |    1|    axis    |    data1_V   |    pointer   |
|data_out_V_TDATA   | out |  128|    axis    |  data_out_V  |    pointer   |
|data_out_V_TVALID  | out |    1|    axis    |  data_out_V  |    pointer   |
|data_out_V_TREADY  |  in |    1|    axis    |  data_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

