
Capteurs-Chaines-de-Mesures.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f90  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08006170  08006170  00016170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800632c  0800632c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800632c  0800632c  0001632c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006334  08006334  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006334  08006334  00016334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006338  08006338  00016338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800633c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e68  20000074  080063b0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000edc  080063b0  00020edc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000151e7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000328f  00000000  00000000  0003528b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  00038520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001088  00000000  00000000  00039710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000208c4  00000000  00000000  0003a798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000161c2  00000000  00000000  0005b05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c414b  00000000  00000000  0007121e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135369  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005080  00000000  00000000  001353bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000074 	.word	0x20000074
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006158 	.word	0x08006158

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000078 	.word	0x20000078
 800021c:	08006158 	.word	0x08006158

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005c4:	b5b0      	push	{r4, r5, r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ca:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <MX_FREERTOS_Init+0x2c>)
 80005cc:	1d3c      	adds	r4, r7, #4
 80005ce:	461d      	mov	r5, r3
 80005d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d4:	682b      	ldr	r3, [r5, #0]
 80005d6:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2100      	movs	r1, #0
 80005dc:	4618      	mov	r0, r3
 80005de:	f003 fbfa 	bl	8003dd6 <osThreadCreate>
 80005e2:	4603      	mov	r3, r0
 80005e4:	4a03      	ldr	r2, [pc, #12]	; (80005f4 <MX_FREERTOS_Init+0x30>)
 80005e6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005e8:	bf00      	nop
 80005ea:	3718      	adds	r7, #24
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bdb0      	pop	{r4, r5, r7, pc}
 80005f0:	0800617c 	.word	0x0800617c
 80005f4:	20000090 	.word	0x20000090

080005f8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000600:	2001      	movs	r0, #1
 8000602:	f003 fc0f 	bl	8003e24 <osDelay>
 8000606:	e7fb      	b.n	8000600 <StartDefaultTask+0x8>

08000608 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA3   ------> LPUART1_RX
*/
void MX_GPIO_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b08a      	sub	sp, #40	; 0x28
 800060c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061e:	4b34      	ldr	r3, [pc, #208]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000622:	4a33      	ldr	r2, [pc, #204]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000624:	f043 0304 	orr.w	r3, r3, #4
 8000628:	64d3      	str	r3, [r2, #76]	; 0x4c
 800062a:	4b31      	ldr	r3, [pc, #196]	; (80006f0 <MX_GPIO_Init+0xe8>)
 800062c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800062e:	f003 0304 	and.w	r3, r3, #4
 8000632:	613b      	str	r3, [r7, #16]
 8000634:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000636:	4b2e      	ldr	r3, [pc, #184]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063a:	4a2d      	ldr	r2, [pc, #180]	; (80006f0 <MX_GPIO_Init+0xe8>)
 800063c:	f043 0320 	orr.w	r3, r3, #32
 8000640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000642:	4b2b      	ldr	r3, [pc, #172]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000646:	f003 0320 	and.w	r3, r3, #32
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064e:	4b28      	ldr	r3, [pc, #160]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000652:	4a27      	ldr	r2, [pc, #156]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000654:	f043 0301 	orr.w	r3, r3, #1
 8000658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800065a:	4b25      	ldr	r3, [pc, #148]	; (80006f0 <MX_GPIO_Init+0xe8>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800065e:	f003 0301 	and.w	r3, r3, #1
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000666:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800066a:	4a21      	ldr	r2, [pc, #132]	; (80006f0 <MX_GPIO_Init+0xe8>)
 800066c:	f043 0302 	orr.w	r3, r3, #2
 8000670:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000672:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <MX_GPIO_Init+0xe8>)
 8000674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000676:	f003 0302 	and.w	r3, r3, #2
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	2120      	movs	r1, #32
 8000682:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000686:	f000 fe9b 	bl	80013c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800068a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800068e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000690:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	4814      	ldr	r0, [pc, #80]	; (80006f4 <MX_GPIO_Init+0xec>)
 80006a2:	f000 fd0b 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LPUART1_RX_Pin;
 80006a6:	2308      	movs	r3, #8
 80006a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006aa:	2302      	movs	r3, #2
 80006ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	2300      	movs	r3, #0
 80006b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	2300      	movs	r3, #0
 80006b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80006b6:	230c      	movs	r3, #12
 80006b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LPUART1_RX_GPIO_Port, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c4:	f000 fcfa 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006c8:	2320      	movs	r3, #32
 80006ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006cc:	2301      	movs	r3, #1
 80006ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d4:	2300      	movs	r3, #0
 80006d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006d8:	f107 0314 	add.w	r3, r7, #20
 80006dc:	4619      	mov	r1, r3
 80006de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e2:	f000 fceb 	bl	80010bc <HAL_GPIO_Init>

}
 80006e6:	bf00      	nop
 80006e8:	3728      	adds	r7, #40	; 0x28
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40021000 	.word	0x40021000
 80006f4:	48000800 	.word	0x48000800

080006f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006fc:	4b1b      	ldr	r3, [pc, #108]	; (800076c <MX_I2C1_Init+0x74>)
 80006fe:	4a1c      	ldr	r2, [pc, #112]	; (8000770 <MX_I2C1_Init+0x78>)
 8000700:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8000702:	4b1a      	ldr	r3, [pc, #104]	; (800076c <MX_I2C1_Init+0x74>)
 8000704:	4a1b      	ldr	r2, [pc, #108]	; (8000774 <MX_I2C1_Init+0x7c>)
 8000706:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000708:	4b18      	ldr	r3, [pc, #96]	; (800076c <MX_I2C1_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800070e:	4b17      	ldr	r3, [pc, #92]	; (800076c <MX_I2C1_Init+0x74>)
 8000710:	2201      	movs	r2, #1
 8000712:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000714:	4b15      	ldr	r3, [pc, #84]	; (800076c <MX_I2C1_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <MX_I2C1_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000720:	4b12      	ldr	r3, [pc, #72]	; (800076c <MX_I2C1_Init+0x74>)
 8000722:	2200      	movs	r2, #0
 8000724:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_I2C1_Init+0x74>)
 8000728:	2200      	movs	r2, #0
 800072a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800072c:	4b0f      	ldr	r3, [pc, #60]	; (800076c <MX_I2C1_Init+0x74>)
 800072e:	2200      	movs	r2, #0
 8000730:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000732:	480e      	ldr	r0, [pc, #56]	; (800076c <MX_I2C1_Init+0x74>)
 8000734:	f000 fe5c 	bl	80013f0 <HAL_I2C_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800073e:	f000 f970 	bl	8000a22 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000742:	2100      	movs	r1, #0
 8000744:	4809      	ldr	r0, [pc, #36]	; (800076c <MX_I2C1_Init+0x74>)
 8000746:	f001 fc4d 	bl	8001fe4 <HAL_I2CEx_ConfigAnalogFilter>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000750:	f000 f967 	bl	8000a22 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000754:	2100      	movs	r1, #0
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_I2C1_Init+0x74>)
 8000758:	f001 fc8f 	bl	800207a <HAL_I2CEx_ConfigDigitalFilter>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000762:	f000 f95e 	bl	8000a22 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000094 	.word	0x20000094
 8000770:	40005400 	.word	0x40005400
 8000774:	30a0a7fb 	.word	0x30a0a7fb

08000778 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b09a      	sub	sp, #104	; 0x68
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000780:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	2244      	movs	r2, #68	; 0x44
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f004 fcd1 	bl	8005140 <memset>
  if(i2cHandle->Instance==I2C1)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a1f      	ldr	r2, [pc, #124]	; (8000820 <HAL_I2C_MspInit+0xa8>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d136      	bne.n	8000816 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80007a8:	2340      	movs	r3, #64	; 0x40
 80007aa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007b0:	f107 0310 	add.w	r3, r7, #16
 80007b4:	4618      	mov	r0, r3
 80007b6:	f002 fa95 	bl	8002ce4 <HAL_RCCEx_PeriphCLKConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80007c0:	f000 f92f 	bl	8000a22 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c4:	4b17      	ldr	r3, [pc, #92]	; (8000824 <HAL_I2C_MspInit+0xac>)
 80007c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c8:	4a16      	ldr	r2, [pc, #88]	; (8000824 <HAL_I2C_MspInit+0xac>)
 80007ca:	f043 0302 	orr.w	r3, r3, #2
 80007ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007d0:	4b14      	ldr	r3, [pc, #80]	; (8000824 <HAL_I2C_MspInit+0xac>)
 80007d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d4:	f003 0302 	and.w	r3, r3, #2
 80007d8:	60fb      	str	r3, [r7, #12]
 80007da:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007dc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80007e0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007e2:	2312      	movs	r3, #18
 80007e4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007ee:	2304      	movs	r3, #4
 80007f0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80007f6:	4619      	mov	r1, r3
 80007f8:	480b      	ldr	r0, [pc, #44]	; (8000828 <HAL_I2C_MspInit+0xb0>)
 80007fa:	f000 fc5f 	bl	80010bc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007fe:	4b09      	ldr	r3, [pc, #36]	; (8000824 <HAL_I2C_MspInit+0xac>)
 8000800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000802:	4a08      	ldr	r2, [pc, #32]	; (8000824 <HAL_I2C_MspInit+0xac>)
 8000804:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000808:	6593      	str	r3, [r2, #88]	; 0x58
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <HAL_I2C_MspInit+0xac>)
 800080c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800080e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000816:	bf00      	nop
 8000818:	3768      	adds	r7, #104	; 0x68
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40005400 	.word	0x40005400
 8000824:	40021000 	.word	0x40021000
 8000828:	48000400 	.word	0x48000400

0800082c <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000834:	1d39      	adds	r1, r7, #4
 8000836:	f04f 33ff 	mov.w	r3, #4294967295
 800083a:	2201      	movs	r2, #1
 800083c:	4803      	ldr	r0, [pc, #12]	; (800084c <__io_putchar+0x20>)
 800083e:	f002 fc91 	bl	8003164 <HAL_UART_Transmit>
return ch;
 8000842:	687b      	ldr	r3, [r7, #4]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	200000e4 	.word	0x200000e4

08000850 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b090      	sub	sp, #64	; 0x40
 8000854:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	printf("Test\r\n");
 8000856:	4842      	ldr	r0, [pc, #264]	; (8000960 <main+0x110>)
 8000858:	f004 fd00 	bl	800525c <puts>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800085c:	f000 fab7 	bl	8000dce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000860:	f000 f894 	bl	800098c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000864:	f7ff fed0 	bl	8000608 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000868:	f7ff ff46 	bl	80006f8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800086c:	f000 f9e2 	bl	8000c34 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8000870:	2201      	movs	r2, #1
 8000872:	2120      	movs	r1, #32
 8000874:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000878:	f000 fda2 	bl	80013c0 <HAL_GPIO_WritePin>
    HAL_Delay(2000);
 800087c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000880:	f000 fb16 	bl	8000eb0 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2120      	movs	r1, #32
 8000888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088c:	f000 fd98 	bl	80013c0 <HAL_GPIO_WritePin>
    BSP_LCD_DisplayStringAt(0, LINE(5), (uint8_t *)mess,CENTER_MODE);
    HAL_Delay(1000);
    BSP_LCD_Clear(LCD_COLOR_WHITE);
    */
    // Go through all possible i2c addresses
      printf("-- Test des adresses disponibles --\r\n");
 8000890:	4834      	ldr	r0, [pc, #208]	; (8000964 <main+0x114>)
 8000892:	f004 fce3 	bl	800525c <puts>

    	for (uint8_t i = 0; i < 128; i++) {
 8000896:	2300      	movs	r3, #0
 8000898:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800089c:	e029      	b.n	80008f2 <main+0xa2>

    	  if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5) == HAL_OK) {
 800089e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	005b      	lsls	r3, r3, #1
 80008a6:	b299      	uxth	r1, r3
 80008a8:	2305      	movs	r3, #5
 80008aa:	2203      	movs	r2, #3
 80008ac:	482e      	ldr	r0, [pc, #184]	; (8000968 <main+0x118>)
 80008ae:	f001 f819 	bl	80018e4 <HAL_I2C_IsDeviceReady>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d106      	bne.n	80008c6 <main+0x76>
    		  // We got an ack
    		  printf("%2x ", i);
 80008b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80008bc:	4619      	mov	r1, r3
 80008be:	482b      	ldr	r0, [pc, #172]	; (800096c <main+0x11c>)
 80008c0:	f004 fc46 	bl	8005150 <iprintf>
 80008c4:	e002      	b.n	80008cc <main+0x7c>
    	  } else {
    		  printf("-- ");
 80008c6:	482a      	ldr	r0, [pc, #168]	; (8000970 <main+0x120>)
 80008c8:	f004 fc42 	bl	8005150 <iprintf>
    	  }

    	  if (i > 0 && (i + 1) % 16 == 0) printf("\n\r");
 80008cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d009      	beq.n	80008e8 <main+0x98>
 80008d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80008d8:	3301      	adds	r3, #1
 80008da:	f003 030f 	and.w	r3, r3, #15
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d102      	bne.n	80008e8 <main+0x98>
 80008e2:	4824      	ldr	r0, [pc, #144]	; (8000974 <main+0x124>)
 80008e4:	f004 fc34 	bl	8005150 <iprintf>
    	for (uint8_t i = 0; i < 128; i++) {
 80008e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80008ec:	3301      	adds	r3, #1
 80008ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80008f2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	dad1      	bge.n	800089e <main+0x4e>

      }

      printf("\n\r");
 80008fa:	481e      	ldr	r0, [pc, #120]	; (8000974 <main+0x124>)
 80008fc:	f004 fc28 	bl	8005150 <iprintf>

      printf("-- Test de l'identité du capteur MPU-9250 --\r\n");
 8000900:	481d      	ldr	r0, [pc, #116]	; (8000978 <main+0x128>)
 8000902:	f004 fcab 	bl	800525c <puts>
      uint8_t data[48];
      data[0]=0x75;
 8000906:	2375      	movs	r3, #117	; 0x75
 8000908:	713b      	strb	r3, [r7, #4]
      printf("Registre d'identification : %x\r\n",data[0]);
 800090a:	793b      	ldrb	r3, [r7, #4]
 800090c:	4619      	mov	r1, r3
 800090e:	481b      	ldr	r0, [pc, #108]	; (800097c <main+0x12c>)
 8000910:	f004 fc1e 	bl	8005150 <iprintf>
      HAL_I2C_Master_Transmit(&hi2c1,0xd0, data, 1, HAL_MAX_DELAY);
 8000914:	1d3a      	adds	r2, r7, #4
 8000916:	f04f 33ff 	mov.w	r3, #4294967295
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	2301      	movs	r3, #1
 800091e:	21d0      	movs	r1, #208	; 0xd0
 8000920:	4811      	ldr	r0, [pc, #68]	; (8000968 <main+0x118>)
 8000922:	f000 fdf5 	bl	8001510 <HAL_I2C_Master_Transmit>
      HAL_I2C_Master_Receive(&hi2c1,0xd0, data, 1, HAL_MAX_DELAY);
 8000926:	1d3a      	adds	r2, r7, #4
 8000928:	f04f 33ff 	mov.w	r3, #4294967295
 800092c:	9300      	str	r3, [sp, #0]
 800092e:	2301      	movs	r3, #1
 8000930:	21d0      	movs	r1, #208	; 0xd0
 8000932:	480d      	ldr	r0, [pc, #52]	; (8000968 <main+0x118>)
 8000934:	f000 fee0 	bl	80016f8 <HAL_I2C_Master_Receive>
      printf("Valeur reçu : %x\r\n",data[0]);
 8000938:	793b      	ldrb	r3, [r7, #4]
 800093a:	4619      	mov	r1, r3
 800093c:	4810      	ldr	r0, [pc, #64]	; (8000980 <main+0x130>)
 800093e:	f004 fc07 	bl	8005150 <iprintf>
      if (data[0]!=0x71){
 8000942:	793b      	ldrb	r3, [r7, #4]
 8000944:	2b71      	cmp	r3, #113	; 0x71
 8000946:	d003      	beq.n	8000950 <main+0x100>
    	  printf("Error !\r\n");
 8000948:	480e      	ldr	r0, [pc, #56]	; (8000984 <main+0x134>)
 800094a:	f004 fc87 	bl	800525c <puts>
 800094e:	e002      	b.n	8000956 <main+0x106>
      }
      else{
    	  printf("Ok !");
 8000950:	480d      	ldr	r0, [pc, #52]	; (8000988 <main+0x138>)
 8000952:	f004 fbfd 	bl	8005150 <iprintf>
      }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000956:	f7ff fe35 	bl	80005c4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800095a:	f003 fa35 	bl	8003dc8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800095e:	e7fe      	b.n	800095e <main+0x10e>
 8000960:	08006190 	.word	0x08006190
 8000964:	08006198 	.word	0x08006198
 8000968:	20000094 	.word	0x20000094
 800096c:	080061c0 	.word	0x080061c0
 8000970:	080061c8 	.word	0x080061c8
 8000974:	080061cc 	.word	0x080061cc
 8000978:	080061d0 	.word	0x080061d0
 800097c:	08006200 	.word	0x08006200
 8000980:	08006224 	.word	0x08006224
 8000984:	08006238 	.word	0x08006238
 8000988:	08006244 	.word	0x08006244

0800098c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b094      	sub	sp, #80	; 0x50
 8000990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000992:	f107 0318 	add.w	r3, r7, #24
 8000996:	2238      	movs	r2, #56	; 0x38
 8000998:	2100      	movs	r1, #0
 800099a:	4618      	mov	r0, r3
 800099c:	f004 fbd0 	bl	8005140 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a0:	1d3b      	adds	r3, r7, #4
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
 80009ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80009ae:	2000      	movs	r0, #0
 80009b0:	f001 fbb0 	bl	8002114 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009b4:	2302      	movs	r3, #2
 80009b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009be:	2340      	movs	r3, #64	; 0x40
 80009c0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c2:	2302      	movs	r3, #2
 80009c4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009c6:	2302      	movs	r3, #2
 80009c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80009ca:	2304      	movs	r3, #4
 80009cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80009ce:	2355      	movs	r3, #85	; 0x55
 80009d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009d2:	2302      	movs	r3, #2
 80009d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009d6:	2302      	movs	r3, #2
 80009d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009da:	2302      	movs	r3, #2
 80009dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009de:	f107 0318 	add.w	r3, r7, #24
 80009e2:	4618      	mov	r0, r3
 80009e4:	f001 fc4a 	bl	800227c <HAL_RCC_OscConfig>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80009ee:	f000 f818 	bl	8000a22 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f2:	230f      	movs	r3, #15
 80009f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f6:	2303      	movs	r3, #3
 80009f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009fe:	2300      	movs	r3, #0
 8000a00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a06:	1d3b      	adds	r3, r7, #4
 8000a08:	2104      	movs	r1, #4
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f001 ff4e 	bl	80028ac <HAL_RCC_ClockConfig>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000a16:	f000 f804 	bl	8000a22 <Error_Handler>
  }
}
 8000a1a:	bf00      	nop
 8000a1c:	3750      	adds	r7, #80	; 0x50
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a26:	bf00      	nop
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a36:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <HAL_MspInit+0x50>)
 8000a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a3a:	4a11      	ldr	r2, [pc, #68]	; (8000a80 <HAL_MspInit+0x50>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6613      	str	r3, [r2, #96]	; 0x60
 8000a42:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <HAL_MspInit+0x50>)
 8000a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <HAL_MspInit+0x50>)
 8000a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a52:	4a0b      	ldr	r2, [pc, #44]	; (8000a80 <HAL_MspInit+0x50>)
 8000a54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a58:	6593      	str	r3, [r2, #88]	; 0x58
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <HAL_MspInit+0x50>)
 8000a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a62:	603b      	str	r3, [r7, #0]
 8000a64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	210f      	movs	r1, #15
 8000a6a:	f06f 0001 	mvn.w	r0, #1
 8000a6e:	f000 fafe 	bl	800106e <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a72:	f001 fbf3 	bl	800225c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40021000 	.word	0x40021000

08000a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <NMI_Handler+0x4>

08000a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <HardFault_Handler+0x4>

08000a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <MemManage_Handler+0x4>

08000a96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a9a:	e7fe      	b.n	8000a9a <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	e7fe      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ab4:	f000 f9de 	bl	8000e74 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ab8:	f003 fe9e 	bl	80047f8 <xTaskGetSchedulerState>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d001      	beq.n	8000ac6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000ac2:	f004 f8d9 	bl	8004c78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b086      	sub	sp, #24
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	60f8      	str	r0, [r7, #12]
 8000ad2:	60b9      	str	r1, [r7, #8]
 8000ad4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
 8000ada:	e00a      	b.n	8000af2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000adc:	f3af 8000 	nop.w
 8000ae0:	4601      	mov	r1, r0
 8000ae2:	68bb      	ldr	r3, [r7, #8]
 8000ae4:	1c5a      	adds	r2, r3, #1
 8000ae6:	60ba      	str	r2, [r7, #8]
 8000ae8:	b2ca      	uxtb	r2, r1
 8000aea:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	3301      	adds	r3, #1
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	697a      	ldr	r2, [r7, #20]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	429a      	cmp	r2, r3
 8000af8:	dbf0      	blt.n	8000adc <_read+0x12>
	}

return len;
 8000afa:	687b      	ldr	r3, [r7, #4]
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3718      	adds	r7, #24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b10:	2300      	movs	r3, #0
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	e009      	b.n	8000b2a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	1c5a      	adds	r2, r3, #1
 8000b1a:	60ba      	str	r2, [r7, #8]
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff fe84 	bl	800082c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	3301      	adds	r3, #1
 8000b28:	617b      	str	r3, [r7, #20]
 8000b2a:	697a      	ldr	r2, [r7, #20]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	dbf1      	blt.n	8000b16 <_write+0x12>
	}
	return len;
 8000b32:	687b      	ldr	r3, [r7, #4]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <_close>:

int _close(int file)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	return -1;
 8000b44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	370c      	adds	r7, #12
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b64:	605a      	str	r2, [r3, #4]
	return 0;
 8000b66:	2300      	movs	r3, #0
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <_isatty>:

int _isatty(int file)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	return 1;
 8000b7c:	2301      	movs	r3, #1
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b085      	sub	sp, #20
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	60f8      	str	r0, [r7, #12]
 8000b92:	60b9      	str	r1, [r7, #8]
 8000b94:	607a      	str	r2, [r7, #4]
	return 0;
 8000b96:	2300      	movs	r3, #0
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3714      	adds	r7, #20
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr

08000ba4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bac:	4a14      	ldr	r2, [pc, #80]	; (8000c00 <_sbrk+0x5c>)
 8000bae:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <_sbrk+0x60>)
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bb8:	4b13      	ldr	r3, [pc, #76]	; (8000c08 <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d102      	bne.n	8000bc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <_sbrk+0x64>)
 8000bc2:	4a12      	ldr	r2, [pc, #72]	; (8000c0c <_sbrk+0x68>)
 8000bc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bc6:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <_sbrk+0x64>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4413      	add	r3, r2
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d207      	bcs.n	8000be4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bd4:	f004 fa8a 	bl	80050ec <__errno>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	220c      	movs	r2, #12
 8000bdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bde:	f04f 33ff 	mov.w	r3, #4294967295
 8000be2:	e009      	b.n	8000bf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <_sbrk+0x64>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bea:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	4a05      	ldr	r2, [pc, #20]	; (8000c08 <_sbrk+0x64>)
 8000bf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20008000 	.word	0x20008000
 8000c04:	00000400 	.word	0x00000400
 8000c08:	200000e0 	.word	0x200000e0
 8000c0c:	20000ee0 	.word	0x20000ee0

08000c10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <SystemInit+0x20>)
 8000c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c1a:	4a05      	ldr	r2, [pc, #20]	; (8000c30 <SystemInit+0x20>)
 8000c1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c38:	4b22      	ldr	r3, [pc, #136]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c3a:	4a23      	ldr	r2, [pc, #140]	; (8000cc8 <MX_USART2_UART_Init+0x94>)
 8000c3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c3e:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c46:	4b1f      	ldr	r3, [pc, #124]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c4c:	4b1d      	ldr	r3, [pc, #116]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c52:	4b1c      	ldr	r3, [pc, #112]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c58:	4b1a      	ldr	r3, [pc, #104]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c5a:	220c      	movs	r2, #12
 8000c5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c5e:	4b19      	ldr	r3, [pc, #100]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c64:	4b17      	ldr	r3, [pc, #92]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c6a:	4b16      	ldr	r3, [pc, #88]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c70:	4b14      	ldr	r3, [pc, #80]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c76:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c7c:	4811      	ldr	r0, [pc, #68]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c7e:	f002 fa21 	bl	80030c4 <HAL_UART_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000c88:	f7ff fecb 	bl	8000a22 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	480d      	ldr	r0, [pc, #52]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000c90:	f002 ffb8 	bl	8003c04 <HAL_UARTEx_SetTxFifoThreshold>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000c9a:	f7ff fec2 	bl	8000a22 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	4808      	ldr	r0, [pc, #32]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000ca2:	f002 ffed 	bl	8003c80 <HAL_UARTEx_SetRxFifoThreshold>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000cac:	f7ff feb9 	bl	8000a22 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cb0:	4804      	ldr	r0, [pc, #16]	; (8000cc4 <MX_USART2_UART_Init+0x90>)
 8000cb2:	f002 ff6e 	bl	8003b92 <HAL_UARTEx_DisableFifoMode>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000cbc:	f7ff feb1 	bl	8000a22 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	200000e4 	.word	0x200000e4
 8000cc8:	40004400 	.word	0x40004400

08000ccc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b09a      	sub	sp, #104	; 0x68
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]
 8000ce0:	60da      	str	r2, [r3, #12]
 8000ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ce4:	f107 0310 	add.w	r3, r7, #16
 8000ce8:	2244      	movs	r2, #68	; 0x44
 8000cea:	2100      	movs	r1, #0
 8000cec:	4618      	mov	r0, r3
 8000cee:	f004 fa27 	bl	8005140 <memset>
  if(uartHandle->Instance==USART2)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a1f      	ldr	r2, [pc, #124]	; (8000d74 <HAL_UART_MspInit+0xa8>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d137      	bne.n	8000d6c <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d04:	f107 0310 	add.w	r3, r7, #16
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f001 ffeb 	bl	8002ce4 <HAL_RCCEx_PeriphCLKConfig>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d14:	f7ff fe85 	bl	8000a22 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d18:	4b17      	ldr	r3, [pc, #92]	; (8000d78 <HAL_UART_MspInit+0xac>)
 8000d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d1c:	4a16      	ldr	r2, [pc, #88]	; (8000d78 <HAL_UART_MspInit+0xac>)
 8000d1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d22:	6593      	str	r3, [r2, #88]	; 0x58
 8000d24:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <HAL_UART_MspInit+0xac>)
 8000d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d30:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <HAL_UART_MspInit+0xac>)
 8000d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d34:	4a10      	ldr	r2, [pc, #64]	; (8000d78 <HAL_UART_MspInit+0xac>)
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d3c:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <HAL_UART_MspInit+0xac>)
 8000d3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8000d48:	f248 0304 	movw	r3, #32772	; 0x8004
 8000d4c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	2300      	movs	r3, #0
 8000d58:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d5a:	2307      	movs	r3, #7
 8000d5c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d62:	4619      	mov	r1, r3
 8000d64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d68:	f000 f9a8 	bl	80010bc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d6c:	bf00      	nop
 8000d6e:	3768      	adds	r7, #104	; 0x68
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40004400 	.word	0x40004400
 8000d78:	40021000 	.word	0x40021000

08000d7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d7c:	480d      	ldr	r0, [pc, #52]	; (8000db4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d7e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d80:	480d      	ldr	r0, [pc, #52]	; (8000db8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d82:	490e      	ldr	r1, [pc, #56]	; (8000dbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d84:	4a0e      	ldr	r2, [pc, #56]	; (8000dc0 <LoopForever+0xe>)
  movs r3, #0
 8000d86:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d88:	e002      	b.n	8000d90 <LoopCopyDataInit>

08000d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8e:	3304      	adds	r3, #4

08000d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d94:	d3f9      	bcc.n	8000d8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d96:	4a0b      	ldr	r2, [pc, #44]	; (8000dc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d98:	4c0b      	ldr	r4, [pc, #44]	; (8000dc8 <LoopForever+0x16>)
  movs r3, #0
 8000d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d9c:	e001      	b.n	8000da2 <LoopFillZerobss>

08000d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da0:	3204      	adds	r2, #4

08000da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da4:	d3fb      	bcc.n	8000d9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000da6:	f7ff ff33 	bl	8000c10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000daa:	f004 f9a5 	bl	80050f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dae:	f7ff fd4f 	bl	8000850 <main>

08000db2 <LoopForever>:

LoopForever:
    b LoopForever
 8000db2:	e7fe      	b.n	8000db2 <LoopForever>
  ldr   r0, =_estack
 8000db4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dbc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000dc0:	0800633c 	.word	0x0800633c
  ldr r2, =_sbss
 8000dc4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000dc8:	20000edc 	.word	0x20000edc

08000dcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dcc:	e7fe      	b.n	8000dcc <ADC1_2_IRQHandler>

08000dce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b082      	sub	sp, #8
 8000dd2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dd8:	2003      	movs	r0, #3
 8000dda:	f000 f93d 	bl	8001058 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dde:	200f      	movs	r0, #15
 8000de0:	f000 f80e 	bl	8000e00 <HAL_InitTick>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d002      	beq.n	8000df0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	71fb      	strb	r3, [r7, #7]
 8000dee:	e001      	b.n	8000df4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000df0:	f7ff fe1e 	bl	8000a30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000df4:	79fb      	ldrb	r3, [r7, #7]

}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e0c:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <HAL_InitTick+0x68>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d022      	beq.n	8000e5a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e14:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <HAL_InitTick+0x6c>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	4b13      	ldr	r3, [pc, #76]	; (8000e68 <HAL_InitTick+0x68>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e20:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 f93a 	bl	80010a2 <HAL_SYSTICK_Config>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d10f      	bne.n	8000e54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b0f      	cmp	r3, #15
 8000e38:	d809      	bhi.n	8000e4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	6879      	ldr	r1, [r7, #4]
 8000e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8000e42:	f000 f914 	bl	800106e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e46:	4a0a      	ldr	r2, [pc, #40]	; (8000e70 <HAL_InitTick+0x70>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	e007      	b.n	8000e5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	73fb      	strb	r3, [r7, #15]
 8000e52:	e004      	b.n	8000e5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
 8000e56:	73fb      	strb	r3, [r7, #15]
 8000e58:	e001      	b.n	8000e5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	20000004 	.word	0x20000004

08000e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e78:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <HAL_IncTick+0x1c>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <HAL_IncTick+0x20>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4413      	add	r3, r2
 8000e82:	4a03      	ldr	r2, [pc, #12]	; (8000e90 <HAL_IncTick+0x1c>)
 8000e84:	6013      	str	r3, [r2, #0]
}
 8000e86:	bf00      	nop
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	20000174 	.word	0x20000174
 8000e94:	20000008 	.word	0x20000008

08000e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	; (8000eac <HAL_GetTick+0x14>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000174 	.word	0x20000174

08000eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb8:	f7ff ffee 	bl	8000e98 <HAL_GetTick>
 8000ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec8:	d004      	beq.n	8000ed4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eca:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <HAL_Delay+0x40>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ed4:	bf00      	nop
 8000ed6:	f7ff ffdf 	bl	8000e98 <HAL_GetTick>
 8000eda:	4602      	mov	r2, r0
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	68fa      	ldr	r2, [r7, #12]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d8f7      	bhi.n	8000ed6 <HAL_Delay+0x26>
  {
  }
}
 8000ee6:	bf00      	nop
 8000ee8:	bf00      	nop
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	20000008 	.word	0x20000008

08000ef4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f04:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <__NVIC_SetPriorityGrouping+0x44>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f10:	4013      	ands	r3, r2
 8000f12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f26:	4a04      	ldr	r2, [pc, #16]	; (8000f38 <__NVIC_SetPriorityGrouping+0x44>)
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	60d3      	str	r3, [r2, #12]
}
 8000f2c:	bf00      	nop
 8000f2e:	3714      	adds	r7, #20
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f40:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <__NVIC_GetPriorityGrouping+0x18>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	0a1b      	lsrs	r3, r3, #8
 8000f46:	f003 0307 	and.w	r3, r3, #7
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	6039      	str	r1, [r7, #0]
 8000f62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	db0a      	blt.n	8000f82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	490c      	ldr	r1, [pc, #48]	; (8000fa4 <__NVIC_SetPriority+0x4c>)
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f80:	e00a      	b.n	8000f98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4908      	ldr	r1, [pc, #32]	; (8000fa8 <__NVIC_SetPriority+0x50>)
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f003 030f 	and.w	r3, r3, #15
 8000f8e:	3b04      	subs	r3, #4
 8000f90:	0112      	lsls	r2, r2, #4
 8000f92:	b2d2      	uxtb	r2, r2
 8000f94:	440b      	add	r3, r1
 8000f96:	761a      	strb	r2, [r3, #24]
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	e000e100 	.word	0xe000e100
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	; 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f1c3 0307 	rsb	r3, r3, #7
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	bf28      	it	cs
 8000fca:	2304      	movcs	r3, #4
 8000fcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	2b06      	cmp	r3, #6
 8000fd4:	d902      	bls.n	8000fdc <NVIC_EncodePriority+0x30>
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3b03      	subs	r3, #3
 8000fda:	e000      	b.n	8000fde <NVIC_EncodePriority+0x32>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43da      	mvns	r2, r3
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	401a      	ands	r2, r3
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffe:	43d9      	mvns	r1, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	4313      	orrs	r3, r2
         );
}
 8001006:	4618      	mov	r0, r3
 8001008:	3724      	adds	r7, #36	; 0x24
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
	...

08001014 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3b01      	subs	r3, #1
 8001020:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001024:	d301      	bcc.n	800102a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001026:	2301      	movs	r3, #1
 8001028:	e00f      	b.n	800104a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102a:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <SysTick_Config+0x40>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3b01      	subs	r3, #1
 8001030:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001032:	210f      	movs	r1, #15
 8001034:	f04f 30ff 	mov.w	r0, #4294967295
 8001038:	f7ff ff8e 	bl	8000f58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <SysTick_Config+0x40>)
 800103e:	2200      	movs	r2, #0
 8001040:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001042:	4b04      	ldr	r3, [pc, #16]	; (8001054 <SysTick_Config+0x40>)
 8001044:	2207      	movs	r2, #7
 8001046:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	e000e010 	.word	0xe000e010

08001058 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff ff47 	bl	8000ef4 <__NVIC_SetPriorityGrouping>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b086      	sub	sp, #24
 8001072:	af00      	add	r7, sp, #0
 8001074:	4603      	mov	r3, r0
 8001076:	60b9      	str	r1, [r7, #8]
 8001078:	607a      	str	r2, [r7, #4]
 800107a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800107c:	f7ff ff5e 	bl	8000f3c <__NVIC_GetPriorityGrouping>
 8001080:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	68b9      	ldr	r1, [r7, #8]
 8001086:	6978      	ldr	r0, [r7, #20]
 8001088:	f7ff ff90 	bl	8000fac <NVIC_EncodePriority>
 800108c:	4602      	mov	r2, r0
 800108e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001092:	4611      	mov	r1, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff5f 	bl	8000f58 <__NVIC_SetPriority>
}
 800109a:	bf00      	nop
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ffb2 	bl	8001014 <SysTick_Config>
 80010b0:	4603      	mov	r3, r0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010bc:	b480      	push	{r7}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80010ca:	e15a      	b.n	8001382 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	2101      	movs	r1, #1
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	fa01 f303 	lsl.w	r3, r1, r3
 80010d8:	4013      	ands	r3, r2
 80010da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 814c 	beq.w	800137c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d005      	beq.n	80010fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d130      	bne.n	800115e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	2203      	movs	r2, #3
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	4313      	orrs	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001132:	2201      	movs	r2, #1
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4013      	ands	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	091b      	lsrs	r3, r3, #4
 8001148:	f003 0201 	and.w	r2, r3, #1
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4313      	orrs	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f003 0303 	and.w	r3, r3, #3
 8001166:	2b03      	cmp	r3, #3
 8001168:	d017      	beq.n	800119a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	2203      	movs	r2, #3
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43db      	mvns	r3, r3
 800117c:	693a      	ldr	r2, [r7, #16]
 800117e:	4013      	ands	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	689a      	ldr	r2, [r3, #8]
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	4313      	orrs	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f003 0303 	and.w	r3, r3, #3
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d123      	bne.n	80011ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	08da      	lsrs	r2, r3, #3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3208      	adds	r2, #8
 80011ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	220f      	movs	r2, #15
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	691a      	ldr	r2, [r3, #16]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	f003 0307 	and.w	r3, r3, #7
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	08da      	lsrs	r2, r3, #3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3208      	adds	r2, #8
 80011e8:	6939      	ldr	r1, [r7, #16]
 80011ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	2203      	movs	r2, #3
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0203 	and.w	r2, r3, #3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 80a6 	beq.w	800137c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001230:	4b5b      	ldr	r3, [pc, #364]	; (80013a0 <HAL_GPIO_Init+0x2e4>)
 8001232:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001234:	4a5a      	ldr	r2, [pc, #360]	; (80013a0 <HAL_GPIO_Init+0x2e4>)
 8001236:	f043 0301 	orr.w	r3, r3, #1
 800123a:	6613      	str	r3, [r2, #96]	; 0x60
 800123c:	4b58      	ldr	r3, [pc, #352]	; (80013a0 <HAL_GPIO_Init+0x2e4>)
 800123e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001248:	4a56      	ldr	r2, [pc, #344]	; (80013a4 <HAL_GPIO_Init+0x2e8>)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	089b      	lsrs	r3, r3, #2
 800124e:	3302      	adds	r3, #2
 8001250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001254:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	f003 0303 	and.w	r3, r3, #3
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	220f      	movs	r2, #15
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	4013      	ands	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001272:	d01f      	beq.n	80012b4 <HAL_GPIO_Init+0x1f8>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4a4c      	ldr	r2, [pc, #304]	; (80013a8 <HAL_GPIO_Init+0x2ec>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d019      	beq.n	80012b0 <HAL_GPIO_Init+0x1f4>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4a4b      	ldr	r2, [pc, #300]	; (80013ac <HAL_GPIO_Init+0x2f0>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d013      	beq.n	80012ac <HAL_GPIO_Init+0x1f0>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a4a      	ldr	r2, [pc, #296]	; (80013b0 <HAL_GPIO_Init+0x2f4>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d00d      	beq.n	80012a8 <HAL_GPIO_Init+0x1ec>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4a49      	ldr	r2, [pc, #292]	; (80013b4 <HAL_GPIO_Init+0x2f8>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d007      	beq.n	80012a4 <HAL_GPIO_Init+0x1e8>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a48      	ldr	r2, [pc, #288]	; (80013b8 <HAL_GPIO_Init+0x2fc>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d101      	bne.n	80012a0 <HAL_GPIO_Init+0x1e4>
 800129c:	2305      	movs	r3, #5
 800129e:	e00a      	b.n	80012b6 <HAL_GPIO_Init+0x1fa>
 80012a0:	2306      	movs	r3, #6
 80012a2:	e008      	b.n	80012b6 <HAL_GPIO_Init+0x1fa>
 80012a4:	2304      	movs	r3, #4
 80012a6:	e006      	b.n	80012b6 <HAL_GPIO_Init+0x1fa>
 80012a8:	2303      	movs	r3, #3
 80012aa:	e004      	b.n	80012b6 <HAL_GPIO_Init+0x1fa>
 80012ac:	2302      	movs	r3, #2
 80012ae:	e002      	b.n	80012b6 <HAL_GPIO_Init+0x1fa>
 80012b0:	2301      	movs	r3, #1
 80012b2:	e000      	b.n	80012b6 <HAL_GPIO_Init+0x1fa>
 80012b4:	2300      	movs	r3, #0
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	f002 0203 	and.w	r2, r2, #3
 80012bc:	0092      	lsls	r2, r2, #2
 80012be:	4093      	lsls	r3, r2
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012c6:	4937      	ldr	r1, [pc, #220]	; (80013a4 <HAL_GPIO_Init+0x2e8>)
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	089b      	lsrs	r3, r3, #2
 80012cc:	3302      	adds	r3, #2
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012d4:	4b39      	ldr	r3, [pc, #228]	; (80013bc <HAL_GPIO_Init+0x300>)
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	43db      	mvns	r3, r3
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	4013      	ands	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012f8:	4a30      	ldr	r2, [pc, #192]	; (80013bc <HAL_GPIO_Init+0x300>)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012fe:	4b2f      	ldr	r3, [pc, #188]	; (80013bc <HAL_GPIO_Init+0x300>)
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	43db      	mvns	r3, r3
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4013      	ands	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d003      	beq.n	8001322 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	4313      	orrs	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001322:	4a26      	ldr	r2, [pc, #152]	; (80013bc <HAL_GPIO_Init+0x300>)
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001328:	4b24      	ldr	r3, [pc, #144]	; (80013bc <HAL_GPIO_Init+0x300>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	43db      	mvns	r3, r3
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4013      	ands	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001344:	693a      	ldr	r2, [r7, #16]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4313      	orrs	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800134c:	4a1b      	ldr	r2, [pc, #108]	; (80013bc <HAL_GPIO_Init+0x300>)
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001352:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <HAL_GPIO_Init+0x300>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	43db      	mvns	r3, r3
 800135c:	693a      	ldr	r2, [r7, #16]
 800135e:	4013      	ands	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d003      	beq.n	8001376 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	4313      	orrs	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001376:	4a11      	ldr	r2, [pc, #68]	; (80013bc <HAL_GPIO_Init+0x300>)
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	3301      	adds	r3, #1
 8001380:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	fa22 f303 	lsr.w	r3, r2, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	f47f ae9d 	bne.w	80010cc <HAL_GPIO_Init+0x10>
  }
}
 8001392:	bf00      	nop
 8001394:	bf00      	nop
 8001396:	371c      	adds	r7, #28
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010000 	.word	0x40010000
 80013a8:	48000400 	.word	0x48000400
 80013ac:	48000800 	.word	0x48000800
 80013b0:	48000c00 	.word	0x48000c00
 80013b4:	48001000 	.word	0x48001000
 80013b8:	48001400 	.word	0x48001400
 80013bc:	40010400 	.word	0x40010400

080013c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	807b      	strh	r3, [r7, #2]
 80013cc:	4613      	mov	r3, r2
 80013ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013d0:	787b      	ldrb	r3, [r7, #1]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013d6:	887a      	ldrh	r2, [r7, #2]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013dc:	e002      	b.n	80013e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013de:	887a      	ldrh	r2, [r7, #2]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d101      	bne.n	8001402 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e081      	b.n	8001506 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d106      	bne.n	800141c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2200      	movs	r2, #0
 8001412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff f9ae 	bl	8000778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2224      	movs	r2, #36	; 0x24
 8001420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 0201 	bic.w	r2, r2, #1
 8001432:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685a      	ldr	r2, [r3, #4]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001440:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001450:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d107      	bne.n	800146a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689a      	ldr	r2, [r3, #8]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	e006      	b.n	8001478 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	689a      	ldr	r2, [r3, #8]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001476:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	2b02      	cmp	r3, #2
 800147e:	d104      	bne.n	800148a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001488:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001498:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800149c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	68da      	ldr	r2, [r3, #12]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80014ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	691a      	ldr	r2, [r3, #16]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	69d9      	ldr	r1, [r3, #28]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a1a      	ldr	r2, [r3, #32]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	430a      	orrs	r2, r1
 80014d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f042 0201 	orr.w	r2, r2, #1
 80014e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2200      	movs	r2, #0
 80014ec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2220      	movs	r2, #32
 80014f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b088      	sub	sp, #32
 8001514:	af02      	add	r7, sp, #8
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	607a      	str	r2, [r7, #4]
 800151a:	461a      	mov	r2, r3
 800151c:	460b      	mov	r3, r1
 800151e:	817b      	strh	r3, [r7, #10]
 8001520:	4613      	mov	r3, r2
 8001522:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b20      	cmp	r3, #32
 800152e:	f040 80da 	bne.w	80016e6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001538:	2b01      	cmp	r3, #1
 800153a:	d101      	bne.n	8001540 <HAL_I2C_Master_Transmit+0x30>
 800153c:	2302      	movs	r3, #2
 800153e:	e0d3      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x1d8>
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2201      	movs	r2, #1
 8001544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001548:	f7ff fca6 	bl	8000e98 <HAL_GetTick>
 800154c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	2319      	movs	r3, #25
 8001554:	2201      	movs	r2, #1
 8001556:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f000 faed 	bl	8001b3a <I2C_WaitOnFlagUntilTimeout>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e0be      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2221      	movs	r2, #33	; 0x21
 800156e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2210      	movs	r2, #16
 8001576:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	2200      	movs	r2, #0
 800157e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	893a      	ldrh	r2, [r7, #8]
 800158a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2200      	movs	r2, #0
 8001590:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001596:	b29b      	uxth	r3, r3
 8001598:	2bff      	cmp	r3, #255	; 0xff
 800159a:	d90e      	bls.n	80015ba <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	22ff      	movs	r2, #255	; 0xff
 80015a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	8979      	ldrh	r1, [r7, #10]
 80015aa:	4b51      	ldr	r3, [pc, #324]	; (80016f0 <HAL_I2C_Master_Transmit+0x1e0>)
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015b2:	68f8      	ldr	r0, [r7, #12]
 80015b4:	f000 fce4 	bl	8001f80 <I2C_TransferConfig>
 80015b8:	e06c      	b.n	8001694 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015be:	b29a      	uxth	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	8979      	ldrh	r1, [r7, #10]
 80015cc:	4b48      	ldr	r3, [pc, #288]	; (80016f0 <HAL_I2C_Master_Transmit+0x1e0>)
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015d4:	68f8      	ldr	r0, [r7, #12]
 80015d6:	f000 fcd3 	bl	8001f80 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80015da:	e05b      	b.n	8001694 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	6a39      	ldr	r1, [r7, #32]
 80015e0:	68f8      	ldr	r0, [r7, #12]
 80015e2:	f000 faea 	bl	8001bba <I2C_WaitOnTXISFlagUntilTimeout>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e07b      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	781a      	ldrb	r2, [r3, #0]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	1c5a      	adds	r2, r3, #1
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800160a:	b29b      	uxth	r3, r3
 800160c:	3b01      	subs	r3, #1
 800160e:	b29a      	uxth	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001618:	3b01      	subs	r3, #1
 800161a:	b29a      	uxth	r2, r3
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001624:	b29b      	uxth	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d034      	beq.n	8001694 <HAL_I2C_Master_Transmit+0x184>
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800162e:	2b00      	cmp	r3, #0
 8001630:	d130      	bne.n	8001694 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	2200      	movs	r2, #0
 800163a:	2180      	movs	r1, #128	; 0x80
 800163c:	68f8      	ldr	r0, [r7, #12]
 800163e:	f000 fa7c 	bl	8001b3a <I2C_WaitOnFlagUntilTimeout>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e04d      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001650:	b29b      	uxth	r3, r3
 8001652:	2bff      	cmp	r3, #255	; 0xff
 8001654:	d90e      	bls.n	8001674 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	22ff      	movs	r2, #255	; 0xff
 800165a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001660:	b2da      	uxtb	r2, r3
 8001662:	8979      	ldrh	r1, [r7, #10]
 8001664:	2300      	movs	r3, #0
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f000 fc87 	bl	8001f80 <I2C_TransferConfig>
 8001672:	e00f      	b.n	8001694 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001678:	b29a      	uxth	r2, r3
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001682:	b2da      	uxtb	r2, r3
 8001684:	8979      	ldrh	r1, [r7, #10]
 8001686:	2300      	movs	r3, #0
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800168e:	68f8      	ldr	r0, [r7, #12]
 8001690:	f000 fc76 	bl	8001f80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001698:	b29b      	uxth	r3, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	d19e      	bne.n	80015dc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	6a39      	ldr	r1, [r7, #32]
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f000 fac9 	bl	8001c3a <I2C_WaitOnSTOPFlagUntilTimeout>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e01a      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2220      	movs	r2, #32
 80016b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	6859      	ldr	r1, [r3, #4]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <HAL_I2C_Master_Transmit+0x1e4>)
 80016c6:	400b      	ands	r3, r1
 80016c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2220      	movs	r2, #32
 80016ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80016e2:	2300      	movs	r3, #0
 80016e4:	e000      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80016e6:	2302      	movs	r3, #2
  }
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	80002000 	.word	0x80002000
 80016f4:	fe00e800 	.word	0xfe00e800

080016f8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	607a      	str	r2, [r7, #4]
 8001702:	461a      	mov	r2, r3
 8001704:	460b      	mov	r3, r1
 8001706:	817b      	strh	r3, [r7, #10]
 8001708:	4613      	mov	r3, r2
 800170a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b20      	cmp	r3, #32
 8001716:	f040 80db 	bne.w	80018d0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001720:	2b01      	cmp	r3, #1
 8001722:	d101      	bne.n	8001728 <HAL_I2C_Master_Receive+0x30>
 8001724:	2302      	movs	r3, #2
 8001726:	e0d4      	b.n	80018d2 <HAL_I2C_Master_Receive+0x1da>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2201      	movs	r2, #1
 800172c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001730:	f7ff fbb2 	bl	8000e98 <HAL_GetTick>
 8001734:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	9300      	str	r3, [sp, #0]
 800173a:	2319      	movs	r3, #25
 800173c:	2201      	movs	r2, #1
 800173e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f000 f9f9 	bl	8001b3a <I2C_WaitOnFlagUntilTimeout>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e0bf      	b.n	80018d2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2222      	movs	r2, #34	; 0x22
 8001756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2210      	movs	r2, #16
 800175e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	893a      	ldrh	r2, [r7, #8]
 8001772:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2200      	movs	r2, #0
 8001778:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800177e:	b29b      	uxth	r3, r3
 8001780:	2bff      	cmp	r3, #255	; 0xff
 8001782:	d90e      	bls.n	80017a2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	22ff      	movs	r2, #255	; 0xff
 8001788:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800178e:	b2da      	uxtb	r2, r3
 8001790:	8979      	ldrh	r1, [r7, #10]
 8001792:	4b52      	ldr	r3, [pc, #328]	; (80018dc <HAL_I2C_Master_Receive+0x1e4>)
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f000 fbf0 	bl	8001f80 <I2C_TransferConfig>
 80017a0:	e06d      	b.n	800187e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	8979      	ldrh	r1, [r7, #10]
 80017b4:	4b49      	ldr	r3, [pc, #292]	; (80018dc <HAL_I2C_Master_Receive+0x1e4>)
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	f000 fbdf 	bl	8001f80 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80017c2:	e05c      	b.n	800187e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	6a39      	ldr	r1, [r7, #32]
 80017c8:	68f8      	ldr	r0, [r7, #12]
 80017ca:	f000 fa73 	bl	8001cb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e07c      	b.n	80018d2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ea:	1c5a      	adds	r2, r3, #1
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017f4:	3b01      	subs	r3, #1
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001800:	b29b      	uxth	r3, r3
 8001802:	3b01      	subs	r3, #1
 8001804:	b29a      	uxth	r2, r3
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800180e:	b29b      	uxth	r3, r3
 8001810:	2b00      	cmp	r3, #0
 8001812:	d034      	beq.n	800187e <HAL_I2C_Master_Receive+0x186>
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001818:	2b00      	cmp	r3, #0
 800181a:	d130      	bne.n	800187e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	6a3b      	ldr	r3, [r7, #32]
 8001822:	2200      	movs	r2, #0
 8001824:	2180      	movs	r1, #128	; 0x80
 8001826:	68f8      	ldr	r0, [r7, #12]
 8001828:	f000 f987 	bl	8001b3a <I2C_WaitOnFlagUntilTimeout>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e04d      	b.n	80018d2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800183a:	b29b      	uxth	r3, r3
 800183c:	2bff      	cmp	r3, #255	; 0xff
 800183e:	d90e      	bls.n	800185e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	22ff      	movs	r2, #255	; 0xff
 8001844:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800184a:	b2da      	uxtb	r2, r3
 800184c:	8979      	ldrh	r1, [r7, #10]
 800184e:	2300      	movs	r3, #0
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 fb92 	bl	8001f80 <I2C_TransferConfig>
 800185c:	e00f      	b.n	800187e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001862:	b29a      	uxth	r2, r3
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800186c:	b2da      	uxtb	r2, r3
 800186e:	8979      	ldrh	r1, [r7, #10]
 8001870:	2300      	movs	r3, #0
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001878:	68f8      	ldr	r0, [r7, #12]
 800187a:	f000 fb81 	bl	8001f80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001882:	b29b      	uxth	r3, r3
 8001884:	2b00      	cmp	r3, #0
 8001886:	d19d      	bne.n	80017c4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001888:	697a      	ldr	r2, [r7, #20]
 800188a:	6a39      	ldr	r1, [r7, #32]
 800188c:	68f8      	ldr	r0, [r7, #12]
 800188e:	f000 f9d4 	bl	8001c3a <I2C_WaitOnSTOPFlagUntilTimeout>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e01a      	b.n	80018d2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2220      	movs	r2, #32
 80018a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6859      	ldr	r1, [r3, #4]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <HAL_I2C_Master_Receive+0x1e8>)
 80018b0:	400b      	ands	r3, r1
 80018b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2220      	movs	r2, #32
 80018b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018cc:	2300      	movs	r3, #0
 80018ce:	e000      	b.n	80018d2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80018d0:	2302      	movs	r3, #2
  }
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	80002400 	.word	0x80002400
 80018e0:	fe00e800 	.word	0xfe00e800

080018e4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	; 0x28
 80018e8:	af02      	add	r7, sp, #8
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	603b      	str	r3, [r7, #0]
 80018f0:	460b      	mov	r3, r1
 80018f2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b20      	cmp	r3, #32
 8001902:	f040 80f1 	bne.w	8001ae8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001910:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001914:	d101      	bne.n	800191a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001916:	2302      	movs	r3, #2
 8001918:	e0e7      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001920:	2b01      	cmp	r3, #1
 8001922:	d101      	bne.n	8001928 <HAL_I2C_IsDeviceReady+0x44>
 8001924:	2302      	movs	r3, #2
 8001926:	e0e0      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2224      	movs	r2, #36	; 0x24
 8001934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2200      	movs	r2, #0
 800193c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d107      	bne.n	8001956 <HAL_I2C_IsDeviceReady+0x72>
 8001946:	897b      	ldrh	r3, [r7, #10]
 8001948:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800194c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001950:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001954:	e004      	b.n	8001960 <HAL_I2C_IsDeviceReady+0x7c>
 8001956:	897b      	ldrh	r3, [r7, #10]
 8001958:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800195c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	6812      	ldr	r2, [r2, #0]
 8001964:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001966:	f7ff fa97 	bl	8000e98 <HAL_GetTick>
 800196a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	f003 0320 	and.w	r3, r3, #32
 8001976:	2b20      	cmp	r3, #32
 8001978:	bf0c      	ite	eq
 800197a:	2301      	moveq	r3, #1
 800197c:	2300      	movne	r3, #0
 800197e:	b2db      	uxtb	r3, r3
 8001980:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	f003 0310 	and.w	r3, r3, #16
 800198c:	2b10      	cmp	r3, #16
 800198e:	bf0c      	ite	eq
 8001990:	2301      	moveq	r3, #1
 8001992:	2300      	movne	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001998:	e034      	b.n	8001a04 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a0:	d01a      	beq.n	80019d8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80019a2:	f7ff fa79 	bl	8000e98 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	683a      	ldr	r2, [r7, #0]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d302      	bcc.n	80019b8 <HAL_I2C_IsDeviceReady+0xd4>
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d10f      	bne.n	80019d8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2220      	movs	r2, #32
 80019bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c4:	f043 0220 	orr.w	r2, r3, #32
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2200      	movs	r2, #0
 80019d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e088      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 0320 	and.w	r3, r3, #32
 80019e2:	2b20      	cmp	r3, #32
 80019e4:	bf0c      	ite	eq
 80019e6:	2301      	moveq	r3, #1
 80019e8:	2300      	movne	r3, #0
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f003 0310 	and.w	r3, r3, #16
 80019f8:	2b10      	cmp	r3, #16
 80019fa:	bf0c      	ite	eq
 80019fc:	2301      	moveq	r3, #1
 80019fe:	2300      	movne	r3, #0
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001a04:	7ffb      	ldrb	r3, [r7, #31]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d102      	bne.n	8001a10 <HAL_I2C_IsDeviceReady+0x12c>
 8001a0a:	7fbb      	ldrb	r3, [r7, #30]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0c4      	beq.n	800199a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	699b      	ldr	r3, [r3, #24]
 8001a16:	f003 0310 	and.w	r3, r3, #16
 8001a1a:	2b10      	cmp	r3, #16
 8001a1c:	d01a      	beq.n	8001a54 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	9300      	str	r3, [sp, #0]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	2200      	movs	r2, #0
 8001a26:	2120      	movs	r1, #32
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f000 f886 	bl	8001b3a <I2C_WaitOnFlagUntilTimeout>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e058      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2220      	movs	r2, #32
 8001a3e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2220      	movs	r2, #32
 8001a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	e04a      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2120      	movs	r1, #32
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f000 f86b 	bl	8001b3a <I2C_WaitOnFlagUntilTimeout>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e03d      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2210      	movs	r2, #16
 8001a74:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2220      	movs	r2, #32
 8001a7c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d118      	bne.n	8001ab8 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a94:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2120      	movs	r1, #32
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f000 f84a 	bl	8001b3a <I2C_WaitOnFlagUntilTimeout>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e01c      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2220      	movs	r2, #32
 8001ab6:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	f63f af3b 	bhi.w	800193e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2220      	movs	r2, #32
 8001acc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad4:	f043 0220 	orr.w	r2, r3, #32
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e000      	b.n	8001aea <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8001ae8:	2302      	movs	r3, #2
  }
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3720      	adds	r7, #32
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d103      	bne.n	8001b10 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d007      	beq.n	8001b2e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	699a      	ldr	r2, [r3, #24]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f042 0201 	orr.w	r2, r2, #1
 8001b2c:	619a      	str	r2, [r3, #24]
  }
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b084      	sub	sp, #16
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	603b      	str	r3, [r7, #0]
 8001b46:	4613      	mov	r3, r2
 8001b48:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b4a:	e022      	b.n	8001b92 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b52:	d01e      	beq.n	8001b92 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b54:	f7ff f9a0 	bl	8000e98 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d302      	bcc.n	8001b6a <I2C_WaitOnFlagUntilTimeout+0x30>
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d113      	bne.n	8001b92 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	f043 0220 	orr.w	r2, r3, #32
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2220      	movs	r2, #32
 8001b7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e00f      	b.n	8001bb2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	699a      	ldr	r2, [r3, #24]
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	bf0c      	ite	eq
 8001ba2:	2301      	moveq	r3, #1
 8001ba4:	2300      	movne	r3, #0
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	461a      	mov	r2, r3
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d0cd      	beq.n	8001b4c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b084      	sub	sp, #16
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	60f8      	str	r0, [r7, #12]
 8001bc2:	60b9      	str	r1, [r7, #8]
 8001bc4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bc6:	e02c      	b.n	8001c22 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f000 f8eb 	bl	8001da8 <I2C_IsErrorOccurred>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e02a      	b.n	8001c32 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be2:	d01e      	beq.n	8001c22 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001be4:	f7ff f958 	bl	8000e98 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	68ba      	ldr	r2, [r7, #8]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d302      	bcc.n	8001bfa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d113      	bne.n	8001c22 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	f043 0220 	orr.w	r2, r3, #32
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2220      	movs	r2, #32
 8001c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e007      	b.n	8001c32 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d1cb      	bne.n	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	60f8      	str	r0, [r7, #12]
 8001c42:	60b9      	str	r1, [r7, #8]
 8001c44:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c46:	e028      	b.n	8001c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	68b9      	ldr	r1, [r7, #8]
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 f8ab 	bl	8001da8 <I2C_IsErrorOccurred>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e026      	b.n	8001caa <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c5c:	f7ff f91c 	bl	8000e98 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d302      	bcc.n	8001c72 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d113      	bne.n	8001c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	f043 0220 	orr.w	r2, r3, #32
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2220      	movs	r2, #32
 8001c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e007      	b.n	8001caa <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f003 0320 	and.w	r3, r3, #32
 8001ca4:	2b20      	cmp	r3, #32
 8001ca6:	d1cf      	bne.n	8001c48 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001cc0:	e064      	b.n	8001d8c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	68b9      	ldr	r1, [r7, #8]
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	f000 f86e 	bl	8001da8 <I2C_IsErrorOccurred>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e062      	b.n	8001d9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	f003 0320 	and.w	r3, r3, #32
 8001ce0:	2b20      	cmp	r3, #32
 8001ce2:	d138      	bne.n	8001d56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	2b04      	cmp	r3, #4
 8001cf0:	d105      	bne.n	8001cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e04e      	b.n	8001d9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	f003 0310 	and.w	r3, r3, #16
 8001d08:	2b10      	cmp	r3, #16
 8001d0a:	d107      	bne.n	8001d1c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2210      	movs	r2, #16
 8001d12:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2204      	movs	r2, #4
 8001d18:	645a      	str	r2, [r3, #68]	; 0x44
 8001d1a:	e002      	b.n	8001d22 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2220      	movs	r2, #32
 8001d28:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6859      	ldr	r1, [r3, #4]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8001d36:	400b      	ands	r3, r1
 8001d38:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2220      	movs	r2, #32
 8001d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e022      	b.n	8001d9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d56:	f7ff f89f 	bl	8000e98 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d302      	bcc.n	8001d6c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10f      	bne.n	8001d8c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d70:	f043 0220 	orr.w	r2, r3, #32
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e007      	b.n	8001d9c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	2b04      	cmp	r3, #4
 8001d98:	d193      	bne.n	8001cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	fe00e800 	.word	0xfe00e800

08001da8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001db4:	2300      	movs	r3, #0
 8001db6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	f003 0310 	and.w	r3, r3, #16
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d075      	beq.n	8001ec0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2210      	movs	r2, #16
 8001dda:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001ddc:	e056      	b.n	8001e8c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de4:	d052      	beq.n	8001e8c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001de6:	f7ff f857 	bl	8000e98 <HAL_GetTick>
 8001dea:	4602      	mov	r2, r0
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	68ba      	ldr	r2, [r7, #8]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d302      	bcc.n	8001dfc <I2C_IsErrorOccurred+0x54>
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d147      	bne.n	8001e8c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e0e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e1e:	d12e      	bne.n	8001e7e <I2C_IsErrorOccurred+0xd6>
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e26:	d02a      	beq.n	8001e7e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8001e28:	7cfb      	ldrb	r3, [r7, #19]
 8001e2a:	2b20      	cmp	r3, #32
 8001e2c:	d027      	beq.n	8001e7e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e3c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001e3e:	f7ff f82b 	bl	8000e98 <HAL_GetTick>
 8001e42:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e44:	e01b      	b.n	8001e7e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001e46:	f7ff f827 	bl	8000e98 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b19      	cmp	r3, #25
 8001e52:	d914      	bls.n	8001e7e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e58:	f043 0220 	orr.w	r2, r3, #32
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2220      	movs	r2, #32
 8001e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	f003 0320 	and.w	r3, r3, #32
 8001e88:	2b20      	cmp	r3, #32
 8001e8a:	d1dc      	bne.n	8001e46 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	f003 0320 	and.w	r3, r3, #32
 8001e96:	2b20      	cmp	r3, #32
 8001e98:	d003      	beq.n	8001ea2 <I2C_IsErrorOccurred+0xfa>
 8001e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d09d      	beq.n	8001dde <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001ea2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d103      	bne.n	8001eb2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2220      	movs	r2, #32
 8001eb0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001eb2:	6a3b      	ldr	r3, [r7, #32]
 8001eb4:	f043 0304 	orr.w	r3, r3, #4
 8001eb8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00b      	beq.n	8001eea <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001ed2:	6a3b      	ldr	r3, [r7, #32]
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ee2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d00b      	beq.n	8001f0c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001ef4:	6a3b      	ldr	r3, [r7, #32]
 8001ef6:	f043 0308 	orr.w	r3, r3, #8
 8001efa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00b      	beq.n	8001f2e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d01c      	beq.n	8001f70 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f36:	68f8      	ldr	r0, [r7, #12]
 8001f38:	f7ff fddb 	bl	8001af2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6859      	ldr	r1, [r3, #4]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4b0d      	ldr	r3, [pc, #52]	; (8001f7c <I2C_IsErrorOccurred+0x1d4>)
 8001f48:	400b      	ands	r3, r1
 8001f4a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f50:	6a3b      	ldr	r3, [r7, #32]
 8001f52:	431a      	orrs	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8001f70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3728      	adds	r7, #40	; 0x28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	fe00e800 	.word	0xfe00e800

08001f80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b087      	sub	sp, #28
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	607b      	str	r3, [r7, #4]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	817b      	strh	r3, [r7, #10]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f92:	897b      	ldrh	r3, [r7, #10]
 8001f94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f98:	7a7b      	ldrb	r3, [r7, #9]
 8001f9a:	041b      	lsls	r3, r3, #16
 8001f9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fa0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fa6:	6a3b      	ldr	r3, [r7, #32]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001fae:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	0d5b      	lsrs	r3, r3, #21
 8001fba:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001fbe:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <I2C_TransferConfig+0x60>)
 8001fc0:	430b      	orrs	r3, r1
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	ea02 0103 	and.w	r1, r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001fd2:	bf00      	nop
 8001fd4:	371c      	adds	r7, #28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	03ff63ff 	.word	0x03ff63ff

08001fe4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b20      	cmp	r3, #32
 8001ff8:	d138      	bne.n	800206c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002000:	2b01      	cmp	r3, #1
 8002002:	d101      	bne.n	8002008 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002004:	2302      	movs	r3, #2
 8002006:	e032      	b.n	800206e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2224      	movs	r2, #36	; 0x24
 8002014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002036:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6819      	ldr	r1, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 0201 	orr.w	r2, r2, #1
 8002056:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2220      	movs	r2, #32
 800205c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002068:	2300      	movs	r3, #0
 800206a:	e000      	b.n	800206e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800206c:	2302      	movs	r3, #2
  }
}
 800206e:	4618      	mov	r0, r3
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800207a:	b480      	push	{r7}
 800207c:	b085      	sub	sp, #20
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
 8002082:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b20      	cmp	r3, #32
 800208e:	d139      	bne.n	8002104 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002096:	2b01      	cmp	r3, #1
 8002098:	d101      	bne.n	800209e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800209a:	2302      	movs	r3, #2
 800209c:	e033      	b.n	8002106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2201      	movs	r2, #1
 80020a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2224      	movs	r2, #36	; 0x24
 80020aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f022 0201 	bic.w	r2, r2, #1
 80020bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80020cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	021b      	lsls	r3, r3, #8
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 0201 	orr.w	r2, r2, #1
 80020ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2220      	movs	r2, #32
 80020f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002100:	2300      	movs	r3, #0
 8002102:	e000      	b.n	8002106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002104:	2302      	movs	r3, #2
  }
}
 8002106:	4618      	mov	r0, r3
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d141      	bne.n	80021a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002122:	4b4b      	ldr	r3, [pc, #300]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800212a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800212e:	d131      	bne.n	8002194 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002130:	4b47      	ldr	r3, [pc, #284]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002132:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002136:	4a46      	ldr	r2, [pc, #280]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800213c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002140:	4b43      	ldr	r3, [pc, #268]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002148:	4a41      	ldr	r2, [pc, #260]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800214a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800214e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002150:	4b40      	ldr	r3, [pc, #256]	; (8002254 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2232      	movs	r2, #50	; 0x32
 8002156:	fb02 f303 	mul.w	r3, r2, r3
 800215a:	4a3f      	ldr	r2, [pc, #252]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800215c:	fba2 2303 	umull	r2, r3, r2, r3
 8002160:	0c9b      	lsrs	r3, r3, #18
 8002162:	3301      	adds	r3, #1
 8002164:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002166:	e002      	b.n	800216e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	3b01      	subs	r3, #1
 800216c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800216e:	4b38      	ldr	r3, [pc, #224]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002176:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800217a:	d102      	bne.n	8002182 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f2      	bne.n	8002168 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002182:	4b33      	ldr	r3, [pc, #204]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800218a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800218e:	d158      	bne.n	8002242 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e057      	b.n	8002244 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002194:	4b2e      	ldr	r3, [pc, #184]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002196:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800219a:	4a2d      	ldr	r2, [pc, #180]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800219c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80021a4:	e04d      	b.n	8002242 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021ac:	d141      	bne.n	8002232 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021ae:	4b28      	ldr	r3, [pc, #160]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ba:	d131      	bne.n	8002220 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021bc:	4b24      	ldr	r3, [pc, #144]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021c2:	4a23      	ldr	r2, [pc, #140]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021cc:	4b20      	ldr	r3, [pc, #128]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021d4:	4a1e      	ldr	r2, [pc, #120]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021dc:	4b1d      	ldr	r3, [pc, #116]	; (8002254 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2232      	movs	r2, #50	; 0x32
 80021e2:	fb02 f303 	mul.w	r3, r2, r3
 80021e6:	4a1c      	ldr	r2, [pc, #112]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80021e8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ec:	0c9b      	lsrs	r3, r3, #18
 80021ee:	3301      	adds	r3, #1
 80021f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021f2:	e002      	b.n	80021fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	3b01      	subs	r3, #1
 80021f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021fa:	4b15      	ldr	r3, [pc, #84]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002206:	d102      	bne.n	800220e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f2      	bne.n	80021f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800220e:	4b10      	ldr	r3, [pc, #64]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002216:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800221a:	d112      	bne.n	8002242 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e011      	b.n	8002244 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002222:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002226:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800222c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002230:	e007      	b.n	8002242 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002232:	4b07      	ldr	r3, [pc, #28]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800223a:	4a05      	ldr	r2, [pc, #20]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800223c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002240:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3714      	adds	r7, #20
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	40007000 	.word	0x40007000
 8002254:	20000000 	.word	0x20000000
 8002258:	431bde83 	.word	0x431bde83

0800225c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	4a04      	ldr	r2, [pc, #16]	; (8002278 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002266:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800226a:	6093      	str	r3, [r2, #8]
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40007000 	.word	0x40007000

0800227c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b088      	sub	sp, #32
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e306      	b.n	800289c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	d075      	beq.n	8002386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800229a:	4b97      	ldr	r3, [pc, #604]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a4:	4b94      	ldr	r3, [pc, #592]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	2b0c      	cmp	r3, #12
 80022b2:	d102      	bne.n	80022ba <HAL_RCC_OscConfig+0x3e>
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	d002      	beq.n	80022c0 <HAL_RCC_OscConfig+0x44>
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d10b      	bne.n	80022d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c0:	4b8d      	ldr	r3, [pc, #564]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d05b      	beq.n	8002384 <HAL_RCC_OscConfig+0x108>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d157      	bne.n	8002384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e2e1      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022e0:	d106      	bne.n	80022f0 <HAL_RCC_OscConfig+0x74>
 80022e2:	4b85      	ldr	r3, [pc, #532]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a84      	ldr	r2, [pc, #528]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80022e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022ec:	6013      	str	r3, [r2, #0]
 80022ee:	e01d      	b.n	800232c <HAL_RCC_OscConfig+0xb0>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022f8:	d10c      	bne.n	8002314 <HAL_RCC_OscConfig+0x98>
 80022fa:	4b7f      	ldr	r3, [pc, #508]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a7e      	ldr	r2, [pc, #504]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002304:	6013      	str	r3, [r2, #0]
 8002306:	4b7c      	ldr	r3, [pc, #496]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a7b      	ldr	r2, [pc, #492]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 800230c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	e00b      	b.n	800232c <HAL_RCC_OscConfig+0xb0>
 8002314:	4b78      	ldr	r3, [pc, #480]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a77      	ldr	r2, [pc, #476]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 800231a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	4b75      	ldr	r3, [pc, #468]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a74      	ldr	r2, [pc, #464]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800232a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d013      	beq.n	800235c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7fe fdb0 	bl	8000e98 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800233c:	f7fe fdac 	bl	8000e98 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b64      	cmp	r3, #100	; 0x64
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e2a6      	b.n	800289c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800234e:	4b6a      	ldr	r3, [pc, #424]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0f0      	beq.n	800233c <HAL_RCC_OscConfig+0xc0>
 800235a:	e014      	b.n	8002386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7fe fd9c 	bl	8000e98 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002364:	f7fe fd98 	bl	8000e98 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b64      	cmp	r3, #100	; 0x64
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e292      	b.n	800289c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002376:	4b60      	ldr	r3, [pc, #384]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0xe8>
 8002382:	e000      	b.n	8002386 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d075      	beq.n	800247e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002392:	4b59      	ldr	r3, [pc, #356]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 030c 	and.w	r3, r3, #12
 800239a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800239c:	4b56      	ldr	r3, [pc, #344]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	f003 0303 	and.w	r3, r3, #3
 80023a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	2b0c      	cmp	r3, #12
 80023aa:	d102      	bne.n	80023b2 <HAL_RCC_OscConfig+0x136>
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d002      	beq.n	80023b8 <HAL_RCC_OscConfig+0x13c>
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	d11f      	bne.n	80023f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023b8:	4b4f      	ldr	r3, [pc, #316]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_OscConfig+0x154>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e265      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d0:	4b49      	ldr	r3, [pc, #292]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	061b      	lsls	r3, r3, #24
 80023de:	4946      	ldr	r1, [pc, #280]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80023e4:	4b45      	ldr	r3, [pc, #276]	; (80024fc <HAL_RCC_OscConfig+0x280>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe fd09 	bl	8000e00 <HAL_InitTick>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d043      	beq.n	800247c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e251      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d023      	beq.n	8002448 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002400:	4b3d      	ldr	r3, [pc, #244]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a3c      	ldr	r2, [pc, #240]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002406:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800240a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800240c:	f7fe fd44 	bl	8000e98 <HAL_GetTick>
 8002410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002414:	f7fe fd40 	bl	8000e98 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e23a      	b.n	800289c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002426:	4b34      	ldr	r3, [pc, #208]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800242e:	2b00      	cmp	r3, #0
 8002430:	d0f0      	beq.n	8002414 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002432:	4b31      	ldr	r3, [pc, #196]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	061b      	lsls	r3, r3, #24
 8002440:	492d      	ldr	r1, [pc, #180]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002442:	4313      	orrs	r3, r2
 8002444:	604b      	str	r3, [r1, #4]
 8002446:	e01a      	b.n	800247e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002448:	4b2b      	ldr	r3, [pc, #172]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a2a      	ldr	r2, [pc, #168]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 800244e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002452:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002454:	f7fe fd20 	bl	8000e98 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800245c:	f7fe fd1c 	bl	8000e98 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e216      	b.n	800289c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800246e:	4b22      	ldr	r3, [pc, #136]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f0      	bne.n	800245c <HAL_RCC_OscConfig+0x1e0>
 800247a:	e000      	b.n	800247e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800247c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	2b00      	cmp	r3, #0
 8002488:	d041      	beq.n	800250e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d01c      	beq.n	80024cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002492:	4b19      	ldr	r3, [pc, #100]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 8002494:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002498:	4a17      	ldr	r2, [pc, #92]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 800249a:	f043 0301 	orr.w	r3, r3, #1
 800249e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a2:	f7fe fcf9 	bl	8000e98 <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024aa:	f7fe fcf5 	bl	8000e98 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e1ef      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024bc:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80024be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d0ef      	beq.n	80024aa <HAL_RCC_OscConfig+0x22e>
 80024ca:	e020      	b.n	800250e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024cc:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80024ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024d2:	4a09      	ldr	r2, [pc, #36]	; (80024f8 <HAL_RCC_OscConfig+0x27c>)
 80024d4:	f023 0301 	bic.w	r3, r3, #1
 80024d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024dc:	f7fe fcdc 	bl	8000e98 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024e2:	e00d      	b.n	8002500 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024e4:	f7fe fcd8 	bl	8000e98 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d906      	bls.n	8002500 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e1d2      	b.n	800289c <HAL_RCC_OscConfig+0x620>
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000
 80024fc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002500:	4b8c      	ldr	r3, [pc, #560]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002502:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1ea      	bne.n	80024e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0304 	and.w	r3, r3, #4
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 80a6 	beq.w	8002668 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800251c:	2300      	movs	r3, #0
 800251e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002520:	4b84      	ldr	r3, [pc, #528]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_RCC_OscConfig+0x2b4>
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <HAL_RCC_OscConfig+0x2b6>
 8002530:	2300      	movs	r3, #0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00d      	beq.n	8002552 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002536:	4b7f      	ldr	r3, [pc, #508]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253a:	4a7e      	ldr	r2, [pc, #504]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 800253c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002540:	6593      	str	r3, [r2, #88]	; 0x58
 8002542:	4b7c      	ldr	r3, [pc, #496]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800254e:	2301      	movs	r3, #1
 8002550:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002552:	4b79      	ldr	r3, [pc, #484]	; (8002738 <HAL_RCC_OscConfig+0x4bc>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255a:	2b00      	cmp	r3, #0
 800255c:	d118      	bne.n	8002590 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800255e:	4b76      	ldr	r3, [pc, #472]	; (8002738 <HAL_RCC_OscConfig+0x4bc>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a75      	ldr	r2, [pc, #468]	; (8002738 <HAL_RCC_OscConfig+0x4bc>)
 8002564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800256a:	f7fe fc95 	bl	8000e98 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002572:	f7fe fc91 	bl	8000e98 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e18b      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002584:	4b6c      	ldr	r3, [pc, #432]	; (8002738 <HAL_RCC_OscConfig+0x4bc>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0f0      	beq.n	8002572 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d108      	bne.n	80025aa <HAL_RCC_OscConfig+0x32e>
 8002598:	4b66      	ldr	r3, [pc, #408]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 800259a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800259e:	4a65      	ldr	r2, [pc, #404]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025a8:	e024      	b.n	80025f4 <HAL_RCC_OscConfig+0x378>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	2b05      	cmp	r3, #5
 80025b0:	d110      	bne.n	80025d4 <HAL_RCC_OscConfig+0x358>
 80025b2:	4b60      	ldr	r3, [pc, #384]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b8:	4a5e      	ldr	r2, [pc, #376]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025ba:	f043 0304 	orr.w	r3, r3, #4
 80025be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025c2:	4b5c      	ldr	r3, [pc, #368]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c8:	4a5a      	ldr	r2, [pc, #360]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025ca:	f043 0301 	orr.w	r3, r3, #1
 80025ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025d2:	e00f      	b.n	80025f4 <HAL_RCC_OscConfig+0x378>
 80025d4:	4b57      	ldr	r3, [pc, #348]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025da:	4a56      	ldr	r2, [pc, #344]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025e4:	4b53      	ldr	r3, [pc, #332]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ea:	4a52      	ldr	r2, [pc, #328]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80025ec:	f023 0304 	bic.w	r3, r3, #4
 80025f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d016      	beq.n	800262a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fc:	f7fe fc4c 	bl	8000e98 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002602:	e00a      	b.n	800261a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002604:	f7fe fc48 	bl	8000e98 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002612:	4293      	cmp	r3, r2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e140      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800261a:	4b46      	ldr	r3, [pc, #280]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 800261c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0ed      	beq.n	8002604 <HAL_RCC_OscConfig+0x388>
 8002628:	e015      	b.n	8002656 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800262a:	f7fe fc35 	bl	8000e98 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002630:	e00a      	b.n	8002648 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002632:	f7fe fc31 	bl	8000e98 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002640:	4293      	cmp	r3, r2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e129      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002648:	4b3a      	ldr	r3, [pc, #232]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 800264a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1ed      	bne.n	8002632 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002656:	7ffb      	ldrb	r3, [r7, #31]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d105      	bne.n	8002668 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800265c:	4b35      	ldr	r3, [pc, #212]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 800265e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002660:	4a34      	ldr	r2, [pc, #208]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002662:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002666:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0320 	and.w	r3, r3, #32
 8002670:	2b00      	cmp	r3, #0
 8002672:	d03c      	beq.n	80026ee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01c      	beq.n	80026b6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800267c:	4b2d      	ldr	r3, [pc, #180]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 800267e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002682:	4a2c      	ldr	r2, [pc, #176]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268c:	f7fe fc04 	bl	8000e98 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002694:	f7fe fc00 	bl	8000e98 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e0fa      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026a6:	4b23      	ldr	r3, [pc, #140]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80026a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0ef      	beq.n	8002694 <HAL_RCC_OscConfig+0x418>
 80026b4:	e01b      	b.n	80026ee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026b6:	4b1f      	ldr	r3, [pc, #124]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80026b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026bc:	4a1d      	ldr	r2, [pc, #116]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80026be:	f023 0301 	bic.w	r3, r3, #1
 80026c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c6:	f7fe fbe7 	bl	8000e98 <HAL_GetTick>
 80026ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026ce:	f7fe fbe3 	bl	8000e98 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e0dd      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026e0:	4b14      	ldr	r3, [pc, #80]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80026e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1ef      	bne.n	80026ce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 80d1 	beq.w	800289a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026f8:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 030c 	and.w	r3, r3, #12
 8002700:	2b0c      	cmp	r3, #12
 8002702:	f000 808b 	beq.w	800281c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d15e      	bne.n	80027cc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800270e:	4b09      	ldr	r3, [pc, #36]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a08      	ldr	r2, [pc, #32]	; (8002734 <HAL_RCC_OscConfig+0x4b8>)
 8002714:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002718:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271a:	f7fe fbbd 	bl	8000e98 <HAL_GetTick>
 800271e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002720:	e00c      	b.n	800273c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002722:	f7fe fbb9 	bl	8000e98 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d905      	bls.n	800273c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e0b3      	b.n	800289c <HAL_RCC_OscConfig+0x620>
 8002734:	40021000 	.word	0x40021000
 8002738:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800273c:	4b59      	ldr	r3, [pc, #356]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1ec      	bne.n	8002722 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002748:	4b56      	ldr	r3, [pc, #344]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 800274a:	68da      	ldr	r2, [r3, #12]
 800274c:	4b56      	ldr	r3, [pc, #344]	; (80028a8 <HAL_RCC_OscConfig+0x62c>)
 800274e:	4013      	ands	r3, r2
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6a11      	ldr	r1, [r2, #32]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002758:	3a01      	subs	r2, #1
 800275a:	0112      	lsls	r2, r2, #4
 800275c:	4311      	orrs	r1, r2
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002762:	0212      	lsls	r2, r2, #8
 8002764:	4311      	orrs	r1, r2
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800276a:	0852      	lsrs	r2, r2, #1
 800276c:	3a01      	subs	r2, #1
 800276e:	0552      	lsls	r2, r2, #21
 8002770:	4311      	orrs	r1, r2
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002776:	0852      	lsrs	r2, r2, #1
 8002778:	3a01      	subs	r2, #1
 800277a:	0652      	lsls	r2, r2, #25
 800277c:	4311      	orrs	r1, r2
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002782:	06d2      	lsls	r2, r2, #27
 8002784:	430a      	orrs	r2, r1
 8002786:	4947      	ldr	r1, [pc, #284]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 8002788:	4313      	orrs	r3, r2
 800278a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800278c:	4b45      	ldr	r3, [pc, #276]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a44      	ldr	r2, [pc, #272]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 8002792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002796:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002798:	4b42      	ldr	r3, [pc, #264]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	4a41      	ldr	r2, [pc, #260]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 800279e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a4:	f7fe fb78 	bl	8000e98 <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ac:	f7fe fb74 	bl	8000e98 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e06e      	b.n	800289c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027be:	4b39      	ldr	r3, [pc, #228]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d0f0      	beq.n	80027ac <HAL_RCC_OscConfig+0x530>
 80027ca:	e066      	b.n	800289a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027cc:	4b35      	ldr	r3, [pc, #212]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a34      	ldr	r2, [pc, #208]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 80027d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027d6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80027d8:	4b32      	ldr	r3, [pc, #200]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	4a31      	ldr	r2, [pc, #196]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 80027de:	f023 0303 	bic.w	r3, r3, #3
 80027e2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80027e4:	4b2f      	ldr	r3, [pc, #188]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	4a2e      	ldr	r2, [pc, #184]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 80027ea:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80027ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f4:	f7fe fb50 	bl	8000e98 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027fc:	f7fe fb4c 	bl	8000e98 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e046      	b.n	800289c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800280e:	4b25      	ldr	r3, [pc, #148]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f0      	bne.n	80027fc <HAL_RCC_OscConfig+0x580>
 800281a:	e03e      	b.n	800289a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e039      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002828:	4b1e      	ldr	r3, [pc, #120]	; (80028a4 <HAL_RCC_OscConfig+0x628>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	f003 0203 	and.w	r2, r3, #3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	429a      	cmp	r2, r3
 800283a:	d12c      	bne.n	8002896 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002846:	3b01      	subs	r3, #1
 8002848:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800284a:	429a      	cmp	r2, r3
 800284c:	d123      	bne.n	8002896 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002858:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800285a:	429a      	cmp	r2, r3
 800285c:	d11b      	bne.n	8002896 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002868:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800286a:	429a      	cmp	r2, r3
 800286c:	d113      	bne.n	8002896 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002878:	085b      	lsrs	r3, r3, #1
 800287a:	3b01      	subs	r3, #1
 800287c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800287e:	429a      	cmp	r2, r3
 8002880:	d109      	bne.n	8002896 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800288c:	085b      	lsrs	r3, r3, #1
 800288e:	3b01      	subs	r3, #1
 8002890:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002892:	429a      	cmp	r2, r3
 8002894:	d001      	beq.n	800289a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3720      	adds	r7, #32
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40021000 	.word	0x40021000
 80028a8:	019f800c 	.word	0x019f800c

080028ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80028b6:	2300      	movs	r3, #0
 80028b8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d101      	bne.n	80028c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e11e      	b.n	8002b02 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028c4:	4b91      	ldr	r3, [pc, #580]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 030f 	and.w	r3, r3, #15
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d910      	bls.n	80028f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028d2:	4b8e      	ldr	r3, [pc, #568]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f023 020f 	bic.w	r2, r3, #15
 80028da:	498c      	ldr	r1, [pc, #560]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	4313      	orrs	r3, r2
 80028e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e2:	4b8a      	ldr	r3, [pc, #552]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d001      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e106      	b.n	8002b02 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d073      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2b03      	cmp	r3, #3
 8002906:	d129      	bne.n	800295c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002908:	4b81      	ldr	r3, [pc, #516]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e0f4      	b.n	8002b02 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002918:	f000 f99e 	bl	8002c58 <RCC_GetSysClockFreqFromPLLSource>
 800291c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	4a7c      	ldr	r2, [pc, #496]	; (8002b14 <HAL_RCC_ClockConfig+0x268>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d93f      	bls.n	80029a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002926:	4b7a      	ldr	r3, [pc, #488]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d009      	beq.n	8002946 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800293a:	2b00      	cmp	r3, #0
 800293c:	d033      	beq.n	80029a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002942:	2b00      	cmp	r3, #0
 8002944:	d12f      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002946:	4b72      	ldr	r3, [pc, #456]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800294e:	4a70      	ldr	r2, [pc, #448]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002954:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002956:	2380      	movs	r3, #128	; 0x80
 8002958:	617b      	str	r3, [r7, #20]
 800295a:	e024      	b.n	80029a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b02      	cmp	r3, #2
 8002962:	d107      	bne.n	8002974 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002964:	4b6a      	ldr	r3, [pc, #424]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d109      	bne.n	8002984 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e0c6      	b.n	8002b02 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002974:	4b66      	ldr	r3, [pc, #408]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0be      	b.n	8002b02 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002984:	f000 f8ce 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 8002988:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	4a61      	ldr	r2, [pc, #388]	; (8002b14 <HAL_RCC_ClockConfig+0x268>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d909      	bls.n	80029a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002992:	4b5f      	ldr	r3, [pc, #380]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800299a:	4a5d      	ldr	r2, [pc, #372]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 800299c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80029a2:	2380      	movs	r3, #128	; 0x80
 80029a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029a6:	4b5a      	ldr	r3, [pc, #360]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f023 0203 	bic.w	r2, r3, #3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	4957      	ldr	r1, [pc, #348]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029b8:	f7fe fa6e 	bl	8000e98 <HAL_GetTick>
 80029bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029be:	e00a      	b.n	80029d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c0:	f7fe fa6a 	bl	8000e98 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e095      	b.n	8002b02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029d6:	4b4e      	ldr	r3, [pc, #312]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 020c 	and.w	r2, r3, #12
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d1eb      	bne.n	80029c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d023      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a00:	4b43      	ldr	r3, [pc, #268]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	4a42      	ldr	r2, [pc, #264]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a0a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d007      	beq.n	8002a28 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002a18:	4b3d      	ldr	r3, [pc, #244]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002a20:	4a3b      	ldr	r2, [pc, #236]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a28:	4b39      	ldr	r3, [pc, #228]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	4936      	ldr	r1, [pc, #216]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	608b      	str	r3, [r1, #8]
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	2b80      	cmp	r3, #128	; 0x80
 8002a40:	d105      	bne.n	8002a4e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a42:	4b33      	ldr	r3, [pc, #204]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	4a32      	ldr	r2, [pc, #200]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002a48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a4c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a4e:	4b2f      	ldr	r3, [pc, #188]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 030f 	and.w	r3, r3, #15
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d21d      	bcs.n	8002a98 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5c:	4b2b      	ldr	r3, [pc, #172]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f023 020f 	bic.w	r2, r3, #15
 8002a64:	4929      	ldr	r1, [pc, #164]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a6c:	f7fe fa14 	bl	8000e98 <HAL_GetTick>
 8002a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a72:	e00a      	b.n	8002a8a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a74:	f7fe fa10 	bl	8000e98 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e03b      	b.n	8002b02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a8a:	4b20      	ldr	r3, [pc, #128]	; (8002b0c <HAL_RCC_ClockConfig+0x260>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d1ed      	bne.n	8002a74 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0304 	and.w	r3, r3, #4
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d008      	beq.n	8002ab6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aa4:	4b1a      	ldr	r3, [pc, #104]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	4917      	ldr	r1, [pc, #92]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ac2:	4b13      	ldr	r3, [pc, #76]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	00db      	lsls	r3, r3, #3
 8002ad0:	490f      	ldr	r1, [pc, #60]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ad6:	f000 f825 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 8002ada:	4602      	mov	r2, r0
 8002adc:	4b0c      	ldr	r3, [pc, #48]	; (8002b10 <HAL_RCC_ClockConfig+0x264>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	091b      	lsrs	r3, r3, #4
 8002ae2:	f003 030f 	and.w	r3, r3, #15
 8002ae6:	490c      	ldr	r1, [pc, #48]	; (8002b18 <HAL_RCC_ClockConfig+0x26c>)
 8002ae8:	5ccb      	ldrb	r3, [r1, r3]
 8002aea:	f003 031f 	and.w	r3, r3, #31
 8002aee:	fa22 f303 	lsr.w	r3, r2, r3
 8002af2:	4a0a      	ldr	r2, [pc, #40]	; (8002b1c <HAL_RCC_ClockConfig+0x270>)
 8002af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002af6:	4b0a      	ldr	r3, [pc, #40]	; (8002b20 <HAL_RCC_ClockConfig+0x274>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fe f980 	bl	8000e00 <HAL_InitTick>
 8002b00:	4603      	mov	r3, r0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3718      	adds	r7, #24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40022000 	.word	0x40022000
 8002b10:	40021000 	.word	0x40021000
 8002b14:	04c4b400 	.word	0x04c4b400
 8002b18:	08006254 	.word	0x08006254
 8002b1c:	20000000 	.word	0x20000000
 8002b20:	20000004 	.word	0x20000004

08002b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b087      	sub	sp, #28
 8002b28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b2a:	4b2c      	ldr	r3, [pc, #176]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d102      	bne.n	8002b3c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b36:	4b2a      	ldr	r3, [pc, #168]	; (8002be0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	e047      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b3c:	4b27      	ldr	r3, [pc, #156]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 030c 	and.w	r3, r3, #12
 8002b44:	2b08      	cmp	r3, #8
 8002b46:	d102      	bne.n	8002b4e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b48:	4b26      	ldr	r3, [pc, #152]	; (8002be4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	e03e      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002b4e:	4b23      	ldr	r3, [pc, #140]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	2b0c      	cmp	r3, #12
 8002b58:	d136      	bne.n	8002bc8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b5a:	4b20      	ldr	r3, [pc, #128]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b64:	4b1d      	ldr	r3, [pc, #116]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	091b      	lsrs	r3, r3, #4
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	3301      	adds	r3, #1
 8002b70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d10c      	bne.n	8002b92 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b78:	4a1a      	ldr	r2, [pc, #104]	; (8002be4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b80:	4a16      	ldr	r2, [pc, #88]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b82:	68d2      	ldr	r2, [r2, #12]
 8002b84:	0a12      	lsrs	r2, r2, #8
 8002b86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b8a:	fb02 f303 	mul.w	r3, r2, r3
 8002b8e:	617b      	str	r3, [r7, #20]
      break;
 8002b90:	e00c      	b.n	8002bac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b92:	4a13      	ldr	r2, [pc, #76]	; (8002be0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9a:	4a10      	ldr	r2, [pc, #64]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b9c:	68d2      	ldr	r2, [r2, #12]
 8002b9e:	0a12      	lsrs	r2, r2, #8
 8002ba0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ba4:	fb02 f303 	mul.w	r3, r2, r3
 8002ba8:	617b      	str	r3, [r7, #20]
      break;
 8002baa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bac:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	0e5b      	lsrs	r3, r3, #25
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	e001      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002bcc:	693b      	ldr	r3, [r7, #16]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	371c      	adds	r7, #28
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	00f42400 	.word	0x00f42400
 8002be4:	016e3600 	.word	0x016e3600

08002be8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bec:	4b03      	ldr	r3, [pc, #12]	; (8002bfc <HAL_RCC_GetHCLKFreq+0x14>)
 8002bee:	681b      	ldr	r3, [r3, #0]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20000000 	.word	0x20000000

08002c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c04:	f7ff fff0 	bl	8002be8 <HAL_RCC_GetHCLKFreq>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	0a1b      	lsrs	r3, r3, #8
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	4904      	ldr	r1, [pc, #16]	; (8002c28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c16:	5ccb      	ldrb	r3, [r1, r3]
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000
 8002c28:	08006264 	.word	0x08006264

08002c2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c30:	f7ff ffda 	bl	8002be8 <HAL_RCC_GetHCLKFreq>
 8002c34:	4602      	mov	r2, r0
 8002c36:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	0adb      	lsrs	r3, r3, #11
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	4904      	ldr	r1, [pc, #16]	; (8002c54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c42:	5ccb      	ldrb	r3, [r1, r3]
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40021000 	.word	0x40021000
 8002c54:	08006264 	.word	0x08006264

08002c58 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c5e:	4b1e      	ldr	r3, [pc, #120]	; (8002cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c68:	4b1b      	ldr	r3, [pc, #108]	; (8002cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	091b      	lsrs	r3, r3, #4
 8002c6e:	f003 030f 	and.w	r3, r3, #15
 8002c72:	3301      	adds	r3, #1
 8002c74:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	2b03      	cmp	r3, #3
 8002c7a:	d10c      	bne.n	8002c96 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c7c:	4a17      	ldr	r2, [pc, #92]	; (8002cdc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c84:	4a14      	ldr	r2, [pc, #80]	; (8002cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c86:	68d2      	ldr	r2, [r2, #12]
 8002c88:	0a12      	lsrs	r2, r2, #8
 8002c8a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c8e:	fb02 f303 	mul.w	r3, r2, r3
 8002c92:	617b      	str	r3, [r7, #20]
    break;
 8002c94:	e00c      	b.n	8002cb0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c96:	4a12      	ldr	r2, [pc, #72]	; (8002ce0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c9e:	4a0e      	ldr	r2, [pc, #56]	; (8002cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ca0:	68d2      	ldr	r2, [r2, #12]
 8002ca2:	0a12      	lsrs	r2, r2, #8
 8002ca4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ca8:	fb02 f303 	mul.w	r3, r2, r3
 8002cac:	617b      	str	r3, [r7, #20]
    break;
 8002cae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cb0:	4b09      	ldr	r3, [pc, #36]	; (8002cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	0e5b      	lsrs	r3, r3, #25
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	3301      	adds	r3, #1
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002cc0:	697a      	ldr	r2, [r7, #20]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002cca:	687b      	ldr	r3, [r7, #4]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	016e3600 	.word	0x016e3600
 8002ce0:	00f42400 	.word	0x00f42400

08002ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cec:	2300      	movs	r3, #0
 8002cee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 8098 	beq.w	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d02:	2300      	movs	r3, #0
 8002d04:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d06:	4b43      	ldr	r3, [pc, #268]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10d      	bne.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d12:	4b40      	ldr	r3, [pc, #256]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d16:	4a3f      	ldr	r2, [pc, #252]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d1c:	6593      	str	r3, [r2, #88]	; 0x58
 8002d1e:	4b3d      	ldr	r3, [pc, #244]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d26:	60bb      	str	r3, [r7, #8]
 8002d28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d2e:	4b3a      	ldr	r3, [pc, #232]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a39      	ldr	r2, [pc, #228]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d38:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d3a:	f7fe f8ad 	bl	8000e98 <HAL_GetTick>
 8002d3e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d40:	e009      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d42:	f7fe f8a9 	bl	8000e98 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d902      	bls.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	74fb      	strb	r3, [r7, #19]
        break;
 8002d54:	e005      	b.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d56:	4b30      	ldr	r3, [pc, #192]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0ef      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002d62:	7cfb      	ldrb	r3, [r7, #19]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d159      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d68:	4b2a      	ldr	r3, [pc, #168]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d72:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d01e      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d019      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d84:	4b23      	ldr	r3, [pc, #140]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d90:	4b20      	ldr	r3, [pc, #128]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d96:	4a1f      	ldr	r2, [pc, #124]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002da0:	4b1c      	ldr	r3, [pc, #112]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da6:	4a1b      	ldr	r2, [pc, #108]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002db0:	4a18      	ldr	r2, [pc, #96]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d016      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc2:	f7fe f869 	bl	8000e98 <HAL_GetTick>
 8002dc6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dc8:	e00b      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dca:	f7fe f865 	bl	8000e98 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d902      	bls.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	74fb      	strb	r3, [r7, #19]
            break;
 8002de0:	e006      	b.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002de2:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0ec      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002df0:	7cfb      	ldrb	r3, [r7, #19]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10b      	bne.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002df6:	4b07      	ldr	r3, [pc, #28]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dfc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e04:	4903      	ldr	r1, [pc, #12]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002e0c:	e008      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e0e:	7cfb      	ldrb	r3, [r7, #19]
 8002e10:	74bb      	strb	r3, [r7, #18]
 8002e12:	e005      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002e14:	40021000 	.word	0x40021000
 8002e18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e1c:	7cfb      	ldrb	r3, [r7, #19]
 8002e1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e20:	7c7b      	ldrb	r3, [r7, #17]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d105      	bne.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e26:	4ba6      	ldr	r3, [pc, #664]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2a:	4aa5      	ldr	r2, [pc, #660]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00a      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e3e:	4ba0      	ldr	r3, [pc, #640]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e44:	f023 0203 	bic.w	r2, r3, #3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	499c      	ldr	r1, [pc, #624]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00a      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e60:	4b97      	ldr	r3, [pc, #604]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e66:	f023 020c 	bic.w	r2, r3, #12
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	4994      	ldr	r1, [pc, #592]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e82:	4b8f      	ldr	r3, [pc, #572]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e88:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	498b      	ldr	r1, [pc, #556]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0308 	and.w	r3, r3, #8
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ea4:	4b86      	ldr	r3, [pc, #536]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eaa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	4983      	ldr	r1, [pc, #524]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0320 	and.w	r3, r3, #32
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ec6:	4b7e      	ldr	r3, [pc, #504]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ecc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	497a      	ldr	r1, [pc, #488]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00a      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ee8:	4b75      	ldr	r3, [pc, #468]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	4972      	ldr	r1, [pc, #456]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f0a:	4b6d      	ldr	r3, [pc, #436]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f10:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69db      	ldr	r3, [r3, #28]
 8002f18:	4969      	ldr	r1, [pc, #420]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00a      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f2c:	4b64      	ldr	r3, [pc, #400]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	4961      	ldr	r1, [pc, #388]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f4e:	4b5c      	ldr	r3, [pc, #368]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	4958      	ldr	r1, [pc, #352]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d015      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f70:	4b53      	ldr	r3, [pc, #332]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f76:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7e:	4950      	ldr	r1, [pc, #320]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f8e:	d105      	bne.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f90:	4b4b      	ldr	r3, [pc, #300]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	4a4a      	ldr	r2, [pc, #296]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f9a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d015      	beq.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002fa8:	4b45      	ldr	r3, [pc, #276]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb6:	4942      	ldr	r1, [pc, #264]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fc6:	d105      	bne.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fc8:	4b3d      	ldr	r3, [pc, #244]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	4a3c      	ldr	r2, [pc, #240]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fd2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d015      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002fe0:	4b37      	ldr	r3, [pc, #220]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4934      	ldr	r1, [pc, #208]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ffe:	d105      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003000:	4b2f      	ldr	r3, [pc, #188]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	4a2e      	ldr	r2, [pc, #184]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003006:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800300a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d015      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003018:	4b29      	ldr	r3, [pc, #164]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800301a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800301e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003026:	4926      	ldr	r1, [pc, #152]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003028:	4313      	orrs	r3, r2
 800302a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003032:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003036:	d105      	bne.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003038:	4b21      	ldr	r3, [pc, #132]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	4a20      	ldr	r2, [pc, #128]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800303e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003042:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d015      	beq.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003050:	4b1b      	ldr	r3, [pc, #108]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305e:	4918      	ldr	r1, [pc, #96]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003060:	4313      	orrs	r3, r2
 8003062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800306a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800306e:	d105      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003070:	4b13      	ldr	r3, [pc, #76]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	4a12      	ldr	r2, [pc, #72]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003076:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800307a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d015      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003088:	4b0d      	ldr	r3, [pc, #52]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800308a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800308e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003096:	490a      	ldr	r1, [pc, #40]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003098:	4313      	orrs	r3, r2
 800309a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030a6:	d105      	bne.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	4a04      	ldr	r2, [pc, #16]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80030b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000

080030c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e042      	b.n	800315c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d106      	bne.n	80030ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7fd fdef 	bl	8000ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2224      	movs	r2, #36	; 0x24
 80030f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 0201 	bic.w	r2, r2, #1
 8003104:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f8c2 	bl	8003290 <UART_SetConfig>
 800310c:	4603      	mov	r3, r0
 800310e:	2b01      	cmp	r3, #1
 8003110:	d101      	bne.n	8003116 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e022      	b.n	800315c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311a:	2b00      	cmp	r3, #0
 800311c:	d002      	beq.n	8003124 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fb82 	bl	8003828 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003132:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003142:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f042 0201 	orr.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 fc09 	bl	800396c <UART_CheckIdleState>
 800315a:	4603      	mov	r3, r0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b08a      	sub	sp, #40	; 0x28
 8003168:	af02      	add	r7, sp, #8
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	603b      	str	r3, [r7, #0]
 8003170:	4613      	mov	r3, r2
 8003172:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800317a:	2b20      	cmp	r3, #32
 800317c:	f040 8083 	bne.w	8003286 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d002      	beq.n	800318c <HAL_UART_Transmit+0x28>
 8003186:	88fb      	ldrh	r3, [r7, #6]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d101      	bne.n	8003190 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e07b      	b.n	8003288 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_UART_Transmit+0x3a>
 800319a:	2302      	movs	r3, #2
 800319c:	e074      	b.n	8003288 <HAL_UART_Transmit+0x124>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2221      	movs	r2, #33	; 0x21
 80031b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031b6:	f7fd fe6f 	bl	8000e98 <HAL_GetTick>
 80031ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	88fa      	ldrh	r2, [r7, #6]
 80031c0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	88fa      	ldrh	r2, [r7, #6]
 80031c8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031d4:	d108      	bne.n	80031e8 <HAL_UART_Transmit+0x84>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d104      	bne.n	80031e8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e003      	b.n	80031f0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80031f8:	e02c      	b.n	8003254 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2200      	movs	r2, #0
 8003202:	2180      	movs	r1, #128	; 0x80
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 fbfc 	bl	8003a02 <UART_WaitOnFlagUntilTimeout>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e039      	b.n	8003288 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10b      	bne.n	8003232 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	881b      	ldrh	r3, [r3, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003228:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	3302      	adds	r3, #2
 800322e:	61bb      	str	r3, [r7, #24]
 8003230:	e007      	b.n	8003242 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	781a      	ldrb	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	3301      	adds	r3, #1
 8003240:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003248:	b29b      	uxth	r3, r3
 800324a:	3b01      	subs	r3, #1
 800324c:	b29a      	uxth	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800325a:	b29b      	uxth	r3, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1cc      	bne.n	80031fa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2200      	movs	r2, #0
 8003268:	2140      	movs	r1, #64	; 0x40
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f000 fbc9 	bl	8003a02 <UART_WaitOnFlagUntilTimeout>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e006      	b.n	8003288 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2220      	movs	r2, #32
 800327e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003282:	2300      	movs	r3, #0
 8003284:	e000      	b.n	8003288 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003286:	2302      	movs	r3, #2
  }
}
 8003288:	4618      	mov	r0, r3
 800328a:	3720      	adds	r7, #32
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003294:	b08c      	sub	sp, #48	; 0x30
 8003296:	af00      	add	r7, sp, #0
 8003298:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	431a      	orrs	r2, r3
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	69db      	ldr	r3, [r3, #28]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	4bab      	ldr	r3, [pc, #684]	; (800356c <UART_SetConfig+0x2dc>)
 80032c0:	4013      	ands	r3, r2
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	6812      	ldr	r2, [r2, #0]
 80032c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032c8:	430b      	orrs	r3, r1
 80032ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	430a      	orrs	r2, r1
 80032e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4aa0      	ldr	r2, [pc, #640]	; (8003570 <UART_SetConfig+0x2e0>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d004      	beq.n	80032fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032f8:	4313      	orrs	r3, r2
 80032fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003306:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	6812      	ldr	r2, [r2, #0]
 800330e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003310:	430b      	orrs	r3, r1
 8003312:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331a:	f023 010f 	bic.w	r1, r3, #15
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	430a      	orrs	r2, r1
 8003328:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a91      	ldr	r2, [pc, #580]	; (8003574 <UART_SetConfig+0x2e4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d125      	bne.n	8003380 <UART_SetConfig+0xf0>
 8003334:	4b90      	ldr	r3, [pc, #576]	; (8003578 <UART_SetConfig+0x2e8>)
 8003336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	2b03      	cmp	r3, #3
 8003340:	d81a      	bhi.n	8003378 <UART_SetConfig+0xe8>
 8003342:	a201      	add	r2, pc, #4	; (adr r2, 8003348 <UART_SetConfig+0xb8>)
 8003344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003348:	08003359 	.word	0x08003359
 800334c:	08003369 	.word	0x08003369
 8003350:	08003361 	.word	0x08003361
 8003354:	08003371 	.word	0x08003371
 8003358:	2301      	movs	r3, #1
 800335a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800335e:	e0d6      	b.n	800350e <UART_SetConfig+0x27e>
 8003360:	2302      	movs	r3, #2
 8003362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003366:	e0d2      	b.n	800350e <UART_SetConfig+0x27e>
 8003368:	2304      	movs	r3, #4
 800336a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800336e:	e0ce      	b.n	800350e <UART_SetConfig+0x27e>
 8003370:	2308      	movs	r3, #8
 8003372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003376:	e0ca      	b.n	800350e <UART_SetConfig+0x27e>
 8003378:	2310      	movs	r3, #16
 800337a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800337e:	e0c6      	b.n	800350e <UART_SetConfig+0x27e>
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a7d      	ldr	r2, [pc, #500]	; (800357c <UART_SetConfig+0x2ec>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d138      	bne.n	80033fc <UART_SetConfig+0x16c>
 800338a:	4b7b      	ldr	r3, [pc, #492]	; (8003578 <UART_SetConfig+0x2e8>)
 800338c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003390:	f003 030c 	and.w	r3, r3, #12
 8003394:	2b0c      	cmp	r3, #12
 8003396:	d82d      	bhi.n	80033f4 <UART_SetConfig+0x164>
 8003398:	a201      	add	r2, pc, #4	; (adr r2, 80033a0 <UART_SetConfig+0x110>)
 800339a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800339e:	bf00      	nop
 80033a0:	080033d5 	.word	0x080033d5
 80033a4:	080033f5 	.word	0x080033f5
 80033a8:	080033f5 	.word	0x080033f5
 80033ac:	080033f5 	.word	0x080033f5
 80033b0:	080033e5 	.word	0x080033e5
 80033b4:	080033f5 	.word	0x080033f5
 80033b8:	080033f5 	.word	0x080033f5
 80033bc:	080033f5 	.word	0x080033f5
 80033c0:	080033dd 	.word	0x080033dd
 80033c4:	080033f5 	.word	0x080033f5
 80033c8:	080033f5 	.word	0x080033f5
 80033cc:	080033f5 	.word	0x080033f5
 80033d0:	080033ed 	.word	0x080033ed
 80033d4:	2300      	movs	r3, #0
 80033d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033da:	e098      	b.n	800350e <UART_SetConfig+0x27e>
 80033dc:	2302      	movs	r3, #2
 80033de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033e2:	e094      	b.n	800350e <UART_SetConfig+0x27e>
 80033e4:	2304      	movs	r3, #4
 80033e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033ea:	e090      	b.n	800350e <UART_SetConfig+0x27e>
 80033ec:	2308      	movs	r3, #8
 80033ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033f2:	e08c      	b.n	800350e <UART_SetConfig+0x27e>
 80033f4:	2310      	movs	r3, #16
 80033f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033fa:	e088      	b.n	800350e <UART_SetConfig+0x27e>
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a5f      	ldr	r2, [pc, #380]	; (8003580 <UART_SetConfig+0x2f0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d125      	bne.n	8003452 <UART_SetConfig+0x1c2>
 8003406:	4b5c      	ldr	r3, [pc, #368]	; (8003578 <UART_SetConfig+0x2e8>)
 8003408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800340c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003410:	2b30      	cmp	r3, #48	; 0x30
 8003412:	d016      	beq.n	8003442 <UART_SetConfig+0x1b2>
 8003414:	2b30      	cmp	r3, #48	; 0x30
 8003416:	d818      	bhi.n	800344a <UART_SetConfig+0x1ba>
 8003418:	2b20      	cmp	r3, #32
 800341a:	d00a      	beq.n	8003432 <UART_SetConfig+0x1a2>
 800341c:	2b20      	cmp	r3, #32
 800341e:	d814      	bhi.n	800344a <UART_SetConfig+0x1ba>
 8003420:	2b00      	cmp	r3, #0
 8003422:	d002      	beq.n	800342a <UART_SetConfig+0x19a>
 8003424:	2b10      	cmp	r3, #16
 8003426:	d008      	beq.n	800343a <UART_SetConfig+0x1aa>
 8003428:	e00f      	b.n	800344a <UART_SetConfig+0x1ba>
 800342a:	2300      	movs	r3, #0
 800342c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003430:	e06d      	b.n	800350e <UART_SetConfig+0x27e>
 8003432:	2302      	movs	r3, #2
 8003434:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003438:	e069      	b.n	800350e <UART_SetConfig+0x27e>
 800343a:	2304      	movs	r3, #4
 800343c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003440:	e065      	b.n	800350e <UART_SetConfig+0x27e>
 8003442:	2308      	movs	r3, #8
 8003444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003448:	e061      	b.n	800350e <UART_SetConfig+0x27e>
 800344a:	2310      	movs	r3, #16
 800344c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003450:	e05d      	b.n	800350e <UART_SetConfig+0x27e>
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a4b      	ldr	r2, [pc, #300]	; (8003584 <UART_SetConfig+0x2f4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d125      	bne.n	80034a8 <UART_SetConfig+0x218>
 800345c:	4b46      	ldr	r3, [pc, #280]	; (8003578 <UART_SetConfig+0x2e8>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003462:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003466:	2bc0      	cmp	r3, #192	; 0xc0
 8003468:	d016      	beq.n	8003498 <UART_SetConfig+0x208>
 800346a:	2bc0      	cmp	r3, #192	; 0xc0
 800346c:	d818      	bhi.n	80034a0 <UART_SetConfig+0x210>
 800346e:	2b80      	cmp	r3, #128	; 0x80
 8003470:	d00a      	beq.n	8003488 <UART_SetConfig+0x1f8>
 8003472:	2b80      	cmp	r3, #128	; 0x80
 8003474:	d814      	bhi.n	80034a0 <UART_SetConfig+0x210>
 8003476:	2b00      	cmp	r3, #0
 8003478:	d002      	beq.n	8003480 <UART_SetConfig+0x1f0>
 800347a:	2b40      	cmp	r3, #64	; 0x40
 800347c:	d008      	beq.n	8003490 <UART_SetConfig+0x200>
 800347e:	e00f      	b.n	80034a0 <UART_SetConfig+0x210>
 8003480:	2300      	movs	r3, #0
 8003482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003486:	e042      	b.n	800350e <UART_SetConfig+0x27e>
 8003488:	2302      	movs	r3, #2
 800348a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800348e:	e03e      	b.n	800350e <UART_SetConfig+0x27e>
 8003490:	2304      	movs	r3, #4
 8003492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003496:	e03a      	b.n	800350e <UART_SetConfig+0x27e>
 8003498:	2308      	movs	r3, #8
 800349a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800349e:	e036      	b.n	800350e <UART_SetConfig+0x27e>
 80034a0:	2310      	movs	r3, #16
 80034a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034a6:	e032      	b.n	800350e <UART_SetConfig+0x27e>
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a30      	ldr	r2, [pc, #192]	; (8003570 <UART_SetConfig+0x2e0>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d12a      	bne.n	8003508 <UART_SetConfig+0x278>
 80034b2:	4b31      	ldr	r3, [pc, #196]	; (8003578 <UART_SetConfig+0x2e8>)
 80034b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034c0:	d01a      	beq.n	80034f8 <UART_SetConfig+0x268>
 80034c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034c6:	d81b      	bhi.n	8003500 <UART_SetConfig+0x270>
 80034c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034cc:	d00c      	beq.n	80034e8 <UART_SetConfig+0x258>
 80034ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034d2:	d815      	bhi.n	8003500 <UART_SetConfig+0x270>
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <UART_SetConfig+0x250>
 80034d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034dc:	d008      	beq.n	80034f0 <UART_SetConfig+0x260>
 80034de:	e00f      	b.n	8003500 <UART_SetConfig+0x270>
 80034e0:	2300      	movs	r3, #0
 80034e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034e6:	e012      	b.n	800350e <UART_SetConfig+0x27e>
 80034e8:	2302      	movs	r3, #2
 80034ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034ee:	e00e      	b.n	800350e <UART_SetConfig+0x27e>
 80034f0:	2304      	movs	r3, #4
 80034f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034f6:	e00a      	b.n	800350e <UART_SetConfig+0x27e>
 80034f8:	2308      	movs	r3, #8
 80034fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034fe:	e006      	b.n	800350e <UART_SetConfig+0x27e>
 8003500:	2310      	movs	r3, #16
 8003502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003506:	e002      	b.n	800350e <UART_SetConfig+0x27e>
 8003508:	2310      	movs	r3, #16
 800350a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a17      	ldr	r2, [pc, #92]	; (8003570 <UART_SetConfig+0x2e0>)
 8003514:	4293      	cmp	r3, r2
 8003516:	f040 80a8 	bne.w	800366a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800351a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800351e:	2b08      	cmp	r3, #8
 8003520:	d834      	bhi.n	800358c <UART_SetConfig+0x2fc>
 8003522:	a201      	add	r2, pc, #4	; (adr r2, 8003528 <UART_SetConfig+0x298>)
 8003524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003528:	0800354d 	.word	0x0800354d
 800352c:	0800358d 	.word	0x0800358d
 8003530:	08003555 	.word	0x08003555
 8003534:	0800358d 	.word	0x0800358d
 8003538:	0800355b 	.word	0x0800355b
 800353c:	0800358d 	.word	0x0800358d
 8003540:	0800358d 	.word	0x0800358d
 8003544:	0800358d 	.word	0x0800358d
 8003548:	08003563 	.word	0x08003563
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800354c:	f7ff fb58 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 8003550:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003552:	e021      	b.n	8003598 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003554:	4b0c      	ldr	r3, [pc, #48]	; (8003588 <UART_SetConfig+0x2f8>)
 8003556:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003558:	e01e      	b.n	8003598 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800355a:	f7ff fae3 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 800355e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003560:	e01a      	b.n	8003598 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003566:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003568:	e016      	b.n	8003598 <UART_SetConfig+0x308>
 800356a:	bf00      	nop
 800356c:	cfff69f3 	.word	0xcfff69f3
 8003570:	40008000 	.word	0x40008000
 8003574:	40013800 	.word	0x40013800
 8003578:	40021000 	.word	0x40021000
 800357c:	40004400 	.word	0x40004400
 8003580:	40004800 	.word	0x40004800
 8003584:	40004c00 	.word	0x40004c00
 8003588:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003596:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 812a 	beq.w	80037f4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	4a9e      	ldr	r2, [pc, #632]	; (8003820 <UART_SetConfig+0x590>)
 80035a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035aa:	461a      	mov	r2, r3
 80035ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4413      	add	r3, r2
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d305      	bcc.n	80035d0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d903      	bls.n	80035d8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80035d6:	e10d      	b.n	80037f4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035da:	2200      	movs	r2, #0
 80035dc:	60bb      	str	r3, [r7, #8]
 80035de:	60fa      	str	r2, [r7, #12]
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e4:	4a8e      	ldr	r2, [pc, #568]	; (8003820 <UART_SetConfig+0x590>)
 80035e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2200      	movs	r2, #0
 80035ee:	603b      	str	r3, [r7, #0]
 80035f0:	607a      	str	r2, [r7, #4]
 80035f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035fa:	f7fc fe61 	bl	80002c0 <__aeabi_uldivmod>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	4610      	mov	r0, r2
 8003604:	4619      	mov	r1, r3
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	020b      	lsls	r3, r1, #8
 8003610:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003614:	0202      	lsls	r2, r0, #8
 8003616:	6979      	ldr	r1, [r7, #20]
 8003618:	6849      	ldr	r1, [r1, #4]
 800361a:	0849      	lsrs	r1, r1, #1
 800361c:	2000      	movs	r0, #0
 800361e:	460c      	mov	r4, r1
 8003620:	4605      	mov	r5, r0
 8003622:	eb12 0804 	adds.w	r8, r2, r4
 8003626:	eb43 0905 	adc.w	r9, r3, r5
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	469a      	mov	sl, r3
 8003632:	4693      	mov	fp, r2
 8003634:	4652      	mov	r2, sl
 8003636:	465b      	mov	r3, fp
 8003638:	4640      	mov	r0, r8
 800363a:	4649      	mov	r1, r9
 800363c:	f7fc fe40 	bl	80002c0 <__aeabi_uldivmod>
 8003640:	4602      	mov	r2, r0
 8003642:	460b      	mov	r3, r1
 8003644:	4613      	mov	r3, r2
 8003646:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003648:	6a3b      	ldr	r3, [r7, #32]
 800364a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800364e:	d308      	bcc.n	8003662 <UART_SetConfig+0x3d2>
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003656:	d204      	bcs.n	8003662 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6a3a      	ldr	r2, [r7, #32]
 800365e:	60da      	str	r2, [r3, #12]
 8003660:	e0c8      	b.n	80037f4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003668:	e0c4      	b.n	80037f4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	69db      	ldr	r3, [r3, #28]
 800366e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003672:	d167      	bne.n	8003744 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003674:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003678:	2b08      	cmp	r3, #8
 800367a:	d828      	bhi.n	80036ce <UART_SetConfig+0x43e>
 800367c:	a201      	add	r2, pc, #4	; (adr r2, 8003684 <UART_SetConfig+0x3f4>)
 800367e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003682:	bf00      	nop
 8003684:	080036a9 	.word	0x080036a9
 8003688:	080036b1 	.word	0x080036b1
 800368c:	080036b9 	.word	0x080036b9
 8003690:	080036cf 	.word	0x080036cf
 8003694:	080036bf 	.word	0x080036bf
 8003698:	080036cf 	.word	0x080036cf
 800369c:	080036cf 	.word	0x080036cf
 80036a0:	080036cf 	.word	0x080036cf
 80036a4:	080036c7 	.word	0x080036c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036a8:	f7ff faaa 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 80036ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036ae:	e014      	b.n	80036da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036b0:	f7ff fabc 	bl	8002c2c <HAL_RCC_GetPCLK2Freq>
 80036b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036b6:	e010      	b.n	80036da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036b8:	4b5a      	ldr	r3, [pc, #360]	; (8003824 <UART_SetConfig+0x594>)
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036bc:	e00d      	b.n	80036da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036be:	f7ff fa31 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 80036c2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036c4:	e009      	b.n	80036da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036cc:	e005      	b.n	80036da <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80036ce:	2300      	movs	r3, #0
 80036d0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80036d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f000 8089 	beq.w	80037f4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e6:	4a4e      	ldr	r2, [pc, #312]	; (8003820 <UART_SetConfig+0x590>)
 80036e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036ec:	461a      	mov	r2, r3
 80036ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80036f4:	005a      	lsls	r2, r3, #1
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	085b      	lsrs	r3, r3, #1
 80036fc:	441a      	add	r2, r3
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	fbb2 f3f3 	udiv	r3, r2, r3
 8003706:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003708:	6a3b      	ldr	r3, [r7, #32]
 800370a:	2b0f      	cmp	r3, #15
 800370c:	d916      	bls.n	800373c <UART_SetConfig+0x4ac>
 800370e:	6a3b      	ldr	r3, [r7, #32]
 8003710:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003714:	d212      	bcs.n	800373c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003716:	6a3b      	ldr	r3, [r7, #32]
 8003718:	b29b      	uxth	r3, r3
 800371a:	f023 030f 	bic.w	r3, r3, #15
 800371e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003720:	6a3b      	ldr	r3, [r7, #32]
 8003722:	085b      	lsrs	r3, r3, #1
 8003724:	b29b      	uxth	r3, r3
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	b29a      	uxth	r2, r3
 800372c:	8bfb      	ldrh	r3, [r7, #30]
 800372e:	4313      	orrs	r3, r2
 8003730:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	8bfa      	ldrh	r2, [r7, #30]
 8003738:	60da      	str	r2, [r3, #12]
 800373a:	e05b      	b.n	80037f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003742:	e057      	b.n	80037f4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003744:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003748:	2b08      	cmp	r3, #8
 800374a:	d828      	bhi.n	800379e <UART_SetConfig+0x50e>
 800374c:	a201      	add	r2, pc, #4	; (adr r2, 8003754 <UART_SetConfig+0x4c4>)
 800374e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003752:	bf00      	nop
 8003754:	08003779 	.word	0x08003779
 8003758:	08003781 	.word	0x08003781
 800375c:	08003789 	.word	0x08003789
 8003760:	0800379f 	.word	0x0800379f
 8003764:	0800378f 	.word	0x0800378f
 8003768:	0800379f 	.word	0x0800379f
 800376c:	0800379f 	.word	0x0800379f
 8003770:	0800379f 	.word	0x0800379f
 8003774:	08003797 	.word	0x08003797
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003778:	f7ff fa42 	bl	8002c00 <HAL_RCC_GetPCLK1Freq>
 800377c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800377e:	e014      	b.n	80037aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003780:	f7ff fa54 	bl	8002c2c <HAL_RCC_GetPCLK2Freq>
 8003784:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003786:	e010      	b.n	80037aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003788:	4b26      	ldr	r3, [pc, #152]	; (8003824 <UART_SetConfig+0x594>)
 800378a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800378c:	e00d      	b.n	80037aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800378e:	f7ff f9c9 	bl	8002b24 <HAL_RCC_GetSysClockFreq>
 8003792:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003794:	e009      	b.n	80037aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003796:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800379c:	e005      	b.n	80037aa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80037a8:	bf00      	nop
    }

    if (pclk != 0U)
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d021      	beq.n	80037f4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	4a1a      	ldr	r2, [pc, #104]	; (8003820 <UART_SetConfig+0x590>)
 80037b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037ba:	461a      	mov	r2, r3
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	fbb3 f2f2 	udiv	r2, r3, r2
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	085b      	lsrs	r3, r3, #1
 80037c8:	441a      	add	r2, r3
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037d4:	6a3b      	ldr	r3, [r7, #32]
 80037d6:	2b0f      	cmp	r3, #15
 80037d8:	d909      	bls.n	80037ee <UART_SetConfig+0x55e>
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e0:	d205      	bcs.n	80037ee <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037e2:	6a3b      	ldr	r3, [r7, #32]
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	60da      	str	r2, [r3, #12]
 80037ec:	e002      	b.n	80037f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	2201      	movs	r2, #1
 8003800:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2200      	movs	r2, #0
 8003808:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	2200      	movs	r2, #0
 800380e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003810:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003814:	4618      	mov	r0, r3
 8003816:	3730      	adds	r7, #48	; 0x30
 8003818:	46bd      	mov	sp, r7
 800381a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800381e:	bf00      	nop
 8003820:	0800626c 	.word	0x0800626c
 8003824:	00f42400 	.word	0x00f42400

08003828 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00a      	beq.n	8003852 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00a      	beq.n	8003874 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003878:	f003 0304 	and.w	r3, r3, #4
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00a      	beq.n	8003896 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389a:	f003 0308 	and.w	r3, r3, #8
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00a      	beq.n	80038b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038bc:	f003 0310 	and.w	r3, r3, #16
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00a      	beq.n	80038da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038de:	f003 0320 	and.w	r3, r3, #32
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00a      	beq.n	80038fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003904:	2b00      	cmp	r3, #0
 8003906:	d01a      	beq.n	800393e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003922:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003926:	d10a      	bne.n	800393e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	430a      	orrs	r2, r1
 800393c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00a      	beq.n	8003960 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	430a      	orrs	r2, r1
 800395e:	605a      	str	r2, [r3, #4]
  }
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af02      	add	r7, sp, #8
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800397c:	f7fd fa8c 	bl	8000e98 <HAL_GetTick>
 8003980:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b08      	cmp	r3, #8
 800398e:	d10e      	bne.n	80039ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003990:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f82f 	bl	8003a02 <UART_WaitOnFlagUntilTimeout>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e025      	b.n	80039fa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b04      	cmp	r3, #4
 80039ba:	d10e      	bne.n	80039da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f819 	bl	8003a02 <UART_WaitOnFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e00f      	b.n	80039fa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2220      	movs	r2, #32
 80039de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b09c      	sub	sp, #112	; 0x70
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	603b      	str	r3, [r7, #0]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a12:	e0a9      	b.n	8003b68 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a1a:	f000 80a5 	beq.w	8003b68 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a1e:	f7fd fa3b 	bl	8000e98 <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d302      	bcc.n	8003a34 <UART_WaitOnFlagUntilTimeout+0x32>
 8003a2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d140      	bne.n	8003ab6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a3c:	e853 3f00 	ldrex	r3, [r3]
 8003a40:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a44:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a48:	667b      	str	r3, [r7, #100]	; 0x64
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a54:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a56:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003a58:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003a5a:	e841 2300 	strex	r3, r2, [r1]
 8003a5e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003a60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1e6      	bne.n	8003a34 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	3308      	adds	r3, #8
 8003a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a70:	e853 3f00 	ldrex	r3, [r3]
 8003a74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	f023 0301 	bic.w	r3, r3, #1
 8003a7c:	663b      	str	r3, [r7, #96]	; 0x60
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3308      	adds	r3, #8
 8003a84:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003a86:	64ba      	str	r2, [r7, #72]	; 0x48
 8003a88:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003a8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a8e:	e841 2300 	strex	r3, r2, [r1]
 8003a92:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003a94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1e5      	bne.n	8003a66 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2220      	movs	r2, #32
 8003aa6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e069      	b.n	8003b8a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d051      	beq.n	8003b68 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ace:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ad2:	d149      	bne.n	8003b68 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003adc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae6:	e853 3f00 	ldrex	r3, [r3]
 8003aea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003af2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	461a      	mov	r2, r3
 8003afa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003afc:	637b      	str	r3, [r7, #52]	; 0x34
 8003afe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b04:	e841 2300 	strex	r3, r2, [r1]
 8003b08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1e6      	bne.n	8003ade <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	3308      	adds	r3, #8
 8003b16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	e853 3f00 	ldrex	r3, [r3]
 8003b1e:	613b      	str	r3, [r7, #16]
   return(result);
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	f023 0301 	bic.w	r3, r3, #1
 8003b26:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	3308      	adds	r3, #8
 8003b2e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003b30:	623a      	str	r2, [r7, #32]
 8003b32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b34:	69f9      	ldr	r1, [r7, #28]
 8003b36:	6a3a      	ldr	r2, [r7, #32]
 8003b38:	e841 2300 	strex	r3, r2, [r1]
 8003b3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1e5      	bne.n	8003b10 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e010      	b.n	8003b8a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	69da      	ldr	r2, [r3, #28]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	4013      	ands	r3, r2
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	bf0c      	ite	eq
 8003b78:	2301      	moveq	r3, #1
 8003b7a:	2300      	movne	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	f43f af46 	beq.w	8003a14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3770      	adds	r7, #112	; 0x70
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b085      	sub	sp, #20
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_UARTEx_DisableFifoMode+0x16>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e027      	b.n	8003bf8 <HAL_UARTEx_DisableFifoMode+0x66>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2224      	movs	r2, #36	; 0x24
 8003bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0201 	bic.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003bd6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2220      	movs	r2, #32
 8003bea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3714      	adds	r7, #20
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d101      	bne.n	8003c1c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003c18:	2302      	movs	r3, #2
 8003c1a:	e02d      	b.n	8003c78 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2224      	movs	r2, #36	; 0x24
 8003c28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0201 	bic.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	430a      	orrs	r2, r1
 8003c56:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 f84f 	bl	8003cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2220      	movs	r2, #32
 8003c6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d101      	bne.n	8003c98 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e02d      	b.n	8003cf4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2224      	movs	r2, #36	; 0x24
 8003ca4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0201 	bic.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	683a      	ldr	r2, [r7, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f811 	bl	8003cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d108      	bne.n	8003d1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003d1c:	e031      	b.n	8003d82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003d1e:	2308      	movs	r3, #8
 8003d20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003d22:	2308      	movs	r3, #8
 8003d24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	0e5b      	lsrs	r3, r3, #25
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	0f5b      	lsrs	r3, r3, #29
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d46:	7bbb      	ldrb	r3, [r7, #14]
 8003d48:	7b3a      	ldrb	r2, [r7, #12]
 8003d4a:	4911      	ldr	r1, [pc, #68]	; (8003d90 <UARTEx_SetNbDataToProcess+0x94>)
 8003d4c:	5c8a      	ldrb	r2, [r1, r2]
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003d52:	7b3a      	ldrb	r2, [r7, #12]
 8003d54:	490f      	ldr	r1, [pc, #60]	; (8003d94 <UARTEx_SetNbDataToProcess+0x98>)
 8003d56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d58:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	7b7a      	ldrb	r2, [r7, #13]
 8003d68:	4909      	ldr	r1, [pc, #36]	; (8003d90 <UARTEx_SetNbDataToProcess+0x94>)
 8003d6a:	5c8a      	ldrb	r2, [r1, r2]
 8003d6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003d70:	7b7a      	ldrb	r2, [r7, #13]
 8003d72:	4908      	ldr	r1, [pc, #32]	; (8003d94 <UARTEx_SetNbDataToProcess+0x98>)
 8003d74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d76:	fb93 f3f2 	sdiv	r3, r3, r2
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003d82:	bf00      	nop
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	08006284 	.word	0x08006284
 8003d94:	0800628c 	.word	0x0800628c

08003d98 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003da2:	2300      	movs	r3, #0
 8003da4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003da6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003daa:	2b84      	cmp	r3, #132	; 0x84
 8003dac:	d005      	beq.n	8003dba <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003dae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	4413      	add	r3, r2
 8003db6:	3303      	adds	r3, #3
 8003db8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003dba:	68fb      	ldr	r3, [r7, #12]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003dcc:	f000 fa58 	bl	8004280 <vTaskStartScheduler>
  
  return osOK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003dd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dd8:	b087      	sub	sp, #28
 8003dda:	af02      	add	r7, sp, #8
 8003ddc:	6078      	str	r0, [r7, #4]
 8003dde:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685c      	ldr	r4, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003dec:	b29e      	uxth	r6, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff ffcf 	bl	8003d98 <makeFreeRtosPriority>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	f107 030c 	add.w	r3, r7, #12
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	9200      	str	r2, [sp, #0]
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	4632      	mov	r2, r6
 8003e08:	4629      	mov	r1, r5
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	f000 f8d2 	bl	8003fb4 <xTaskCreate>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d001      	beq.n	8003e1a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8003e16:	2300      	movs	r3, #0
 8003e18:	e000      	b.n	8003e1c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e24 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <osDelay+0x16>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	e000      	b.n	8003e3c <osDelay+0x18>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f000 f9eb 	bl	8004218 <vTaskDelay>
  
  return osOK;
 8003e42:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f103 0208 	add.w	r2, r3, #8
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f04f 32ff 	mov.w	r2, #4294967295
 8003e64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f103 0208 	add.w	r2, r3, #8
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f103 0208 	add.w	r2, r3, #8
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b085      	sub	sp, #20
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
 8003eae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	601a      	str	r2, [r3, #0]
}
 8003ee2:	bf00      	nop
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b085      	sub	sp, #20
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
 8003ef6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d103      	bne.n	8003f0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	60fb      	str	r3, [r7, #12]
 8003f0c:	e00c      	b.n	8003f28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3308      	adds	r3, #8
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	e002      	b.n	8003f1c <vListInsert+0x2e>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	60fb      	str	r3, [r7, #12]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d2f6      	bcs.n	8003f16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	1c5a      	adds	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	601a      	str	r2, [r3, #0]
}
 8003f54:	bf00      	nop
 8003f56:	3714      	adds	r7, #20
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	691b      	ldr	r3, [r3, #16]
 8003f6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6892      	ldr	r2, [r2, #8]
 8003f76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	6852      	ldr	r2, [r2, #4]
 8003f80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d103      	bne.n	8003f94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689a      	ldr	r2, [r3, #8]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	1e5a      	subs	r2, r3, #1
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08c      	sub	sp, #48	; 0x30
 8003fb8:	af04      	add	r7, sp, #16
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	603b      	str	r3, [r7, #0]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003fc4:	88fb      	ldrh	r3, [r7, #6]
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f000 fea5 	bl	8004d18 <pvPortMalloc>
 8003fce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00e      	beq.n	8003ff4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003fd6:	2054      	movs	r0, #84	; 0x54
 8003fd8:	f000 fe9e 	bl	8004d18 <pvPortMalloc>
 8003fdc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	631a      	str	r2, [r3, #48]	; 0x30
 8003fea:	e005      	b.n	8003ff8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003fec:	6978      	ldr	r0, [r7, #20]
 8003fee:	f000 ff5f 	bl	8004eb0 <vPortFree>
 8003ff2:	e001      	b.n	8003ff8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d013      	beq.n	8004026 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003ffe:	88fa      	ldrh	r2, [r7, #6]
 8004000:	2300      	movs	r3, #0
 8004002:	9303      	str	r3, [sp, #12]
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	9302      	str	r3, [sp, #8]
 8004008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800400a:	9301      	str	r3, [sp, #4]
 800400c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800400e:	9300      	str	r3, [sp, #0]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	68b9      	ldr	r1, [r7, #8]
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 f80e 	bl	8004036 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800401a:	69f8      	ldr	r0, [r7, #28]
 800401c:	f000 f892 	bl	8004144 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004020:	2301      	movs	r3, #1
 8004022:	61bb      	str	r3, [r7, #24]
 8004024:	e002      	b.n	800402c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004026:	f04f 33ff 	mov.w	r3, #4294967295
 800402a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800402c:	69bb      	ldr	r3, [r7, #24]
	}
 800402e:	4618      	mov	r0, r3
 8004030:	3720      	adds	r7, #32
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b088      	sub	sp, #32
 800403a:	af00      	add	r7, sp, #0
 800403c:	60f8      	str	r0, [r7, #12]
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	607a      	str	r2, [r7, #4]
 8004042:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800404e:	3b01      	subs	r3, #1
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4413      	add	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	f023 0307 	bic.w	r3, r3, #7
 800405c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	f003 0307 	and.w	r3, r3, #7
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <prvInitialiseNewTask+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406c:	f383 8811 	msr	BASEPRI, r3
 8004070:	f3bf 8f6f 	isb	sy
 8004074:	f3bf 8f4f 	dsb	sy
 8004078:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800407a:	bf00      	nop
 800407c:	e7fe      	b.n	800407c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01f      	beq.n	80040c4 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004084:	2300      	movs	r3, #0
 8004086:	61fb      	str	r3, [r7, #28]
 8004088:	e012      	b.n	80040b0 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	4413      	add	r3, r2
 8004090:	7819      	ldrb	r1, [r3, #0]
 8004092:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	4413      	add	r3, r2
 8004098:	3334      	adds	r3, #52	; 0x34
 800409a:	460a      	mov	r2, r1
 800409c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	4413      	add	r3, r2
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d006      	beq.n	80040b8 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	3301      	adds	r3, #1
 80040ae:	61fb      	str	r3, [r7, #28]
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	2b0f      	cmp	r3, #15
 80040b4:	d9e9      	bls.n	800408a <prvInitialiseNewTask+0x54>
 80040b6:	e000      	b.n	80040ba <prvInitialiseNewTask+0x84>
			{
				break;
 80040b8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040c2:	e003      	b.n	80040cc <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80040c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ce:	2b06      	cmp	r3, #6
 80040d0:	d901      	bls.n	80040d6 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80040d2:	2306      	movs	r3, #6
 80040d4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80040d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040da:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80040dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040e0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80040e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040e4:	2200      	movs	r2, #0
 80040e6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80040e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ea:	3304      	adds	r3, #4
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff fecd 	bl	8003e8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80040f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f4:	3318      	adds	r3, #24
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff fec8 	bl	8003e8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80040fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004100:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004104:	f1c3 0207 	rsb	r2, r3, #7
 8004108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800410c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004110:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004114:	2200      	movs	r2, #0
 8004116:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	68f9      	ldr	r1, [r7, #12]
 8004124:	69b8      	ldr	r0, [r7, #24]
 8004126:	f000 fbeb 	bl	8004900 <pxPortInitialiseStack>
 800412a:	4602      	mov	r2, r0
 800412c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004132:	2b00      	cmp	r3, #0
 8004134:	d002      	beq.n	800413c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004138:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800413a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800413c:	bf00      	nop
 800413e:	3720      	adds	r7, #32
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800414c:	f000 fd02 	bl	8004b54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004150:	4b2a      	ldr	r3, [pc, #168]	; (80041fc <prvAddNewTaskToReadyList+0xb8>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3301      	adds	r3, #1
 8004156:	4a29      	ldr	r2, [pc, #164]	; (80041fc <prvAddNewTaskToReadyList+0xb8>)
 8004158:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800415a:	4b29      	ldr	r3, [pc, #164]	; (8004200 <prvAddNewTaskToReadyList+0xbc>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d109      	bne.n	8004176 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004162:	4a27      	ldr	r2, [pc, #156]	; (8004200 <prvAddNewTaskToReadyList+0xbc>)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004168:	4b24      	ldr	r3, [pc, #144]	; (80041fc <prvAddNewTaskToReadyList+0xb8>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d110      	bne.n	8004192 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004170:	f000 faa4 	bl	80046bc <prvInitialiseTaskLists>
 8004174:	e00d      	b.n	8004192 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004176:	4b23      	ldr	r3, [pc, #140]	; (8004204 <prvAddNewTaskToReadyList+0xc0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d109      	bne.n	8004192 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800417e:	4b20      	ldr	r3, [pc, #128]	; (8004200 <prvAddNewTaskToReadyList+0xbc>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004188:	429a      	cmp	r2, r3
 800418a:	d802      	bhi.n	8004192 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800418c:	4a1c      	ldr	r2, [pc, #112]	; (8004200 <prvAddNewTaskToReadyList+0xbc>)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004192:	4b1d      	ldr	r3, [pc, #116]	; (8004208 <prvAddNewTaskToReadyList+0xc4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3301      	adds	r3, #1
 8004198:	4a1b      	ldr	r2, [pc, #108]	; (8004208 <prvAddNewTaskToReadyList+0xc4>)
 800419a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a0:	2201      	movs	r2, #1
 80041a2:	409a      	lsls	r2, r3
 80041a4:	4b19      	ldr	r3, [pc, #100]	; (800420c <prvAddNewTaskToReadyList+0xc8>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	4a18      	ldr	r2, [pc, #96]	; (800420c <prvAddNewTaskToReadyList+0xc8>)
 80041ac:	6013      	str	r3, [r2, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b2:	4613      	mov	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4a15      	ldr	r2, [pc, #84]	; (8004210 <prvAddNewTaskToReadyList+0xcc>)
 80041bc:	441a      	add	r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	3304      	adds	r3, #4
 80041c2:	4619      	mov	r1, r3
 80041c4:	4610      	mov	r0, r2
 80041c6:	f7ff fe6e 	bl	8003ea6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80041ca:	f000 fcf3 	bl	8004bb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80041ce:	4b0d      	ldr	r3, [pc, #52]	; (8004204 <prvAddNewTaskToReadyList+0xc0>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00e      	beq.n	80041f4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80041d6:	4b0a      	ldr	r3, [pc, #40]	; (8004200 <prvAddNewTaskToReadyList+0xbc>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d207      	bcs.n	80041f4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80041e4:	4b0b      	ldr	r3, [pc, #44]	; (8004214 <prvAddNewTaskToReadyList+0xd0>)
 80041e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041ea:	601a      	str	r2, [r3, #0]
 80041ec:	f3bf 8f4f 	dsb	sy
 80041f0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80041f4:	bf00      	nop
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	20000278 	.word	0x20000278
 8004200:	20000178 	.word	0x20000178
 8004204:	20000284 	.word	0x20000284
 8004208:	20000294 	.word	0x20000294
 800420c:	20000280 	.word	0x20000280
 8004210:	2000017c 	.word	0x2000017c
 8004214:	e000ed04 	.word	0xe000ed04

08004218 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004220:	2300      	movs	r3, #0
 8004222:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d017      	beq.n	800425a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800422a:	4b13      	ldr	r3, [pc, #76]	; (8004278 <vTaskDelay+0x60>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00a      	beq.n	8004248 <vTaskDelay+0x30>
	__asm volatile
 8004232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004236:	f383 8811 	msr	BASEPRI, r3
 800423a:	f3bf 8f6f 	isb	sy
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	60bb      	str	r3, [r7, #8]
}
 8004244:	bf00      	nop
 8004246:	e7fe      	b.n	8004246 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004248:	f000 f862 	bl	8004310 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800424c:	2100      	movs	r1, #0
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 faf0 	bl	8004834 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004254:	f000 f86a 	bl	800432c <xTaskResumeAll>
 8004258:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d107      	bne.n	8004270 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004260:	4b06      	ldr	r3, [pc, #24]	; (800427c <vTaskDelay+0x64>)
 8004262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004270:	bf00      	nop
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	200002a0 	.word	0x200002a0
 800427c:	e000ed04 	.word	0xe000ed04

08004280 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8004286:	4b1c      	ldr	r3, [pc, #112]	; (80042f8 <vTaskStartScheduler+0x78>)
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	2300      	movs	r3, #0
 800428c:	9300      	str	r3, [sp, #0]
 800428e:	2300      	movs	r3, #0
 8004290:	2280      	movs	r2, #128	; 0x80
 8004292:	491a      	ldr	r1, [pc, #104]	; (80042fc <vTaskStartScheduler+0x7c>)
 8004294:	481a      	ldr	r0, [pc, #104]	; (8004300 <vTaskStartScheduler+0x80>)
 8004296:	f7ff fe8d 	bl	8003fb4 <xTaskCreate>
 800429a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d116      	bne.n	80042d0 <vTaskStartScheduler+0x50>
	__asm volatile
 80042a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a6:	f383 8811 	msr	BASEPRI, r3
 80042aa:	f3bf 8f6f 	isb	sy
 80042ae:	f3bf 8f4f 	dsb	sy
 80042b2:	60bb      	str	r3, [r7, #8]
}
 80042b4:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80042b6:	4b13      	ldr	r3, [pc, #76]	; (8004304 <vTaskStartScheduler+0x84>)
 80042b8:	f04f 32ff 	mov.w	r2, #4294967295
 80042bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80042be:	4b12      	ldr	r3, [pc, #72]	; (8004308 <vTaskStartScheduler+0x88>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80042c4:	4b11      	ldr	r3, [pc, #68]	; (800430c <vTaskStartScheduler+0x8c>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80042ca:	f000 fba1 	bl	8004a10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80042ce:	e00e      	b.n	80042ee <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d6:	d10a      	bne.n	80042ee <vTaskStartScheduler+0x6e>
	__asm volatile
 80042d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042dc:	f383 8811 	msr	BASEPRI, r3
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	607b      	str	r3, [r7, #4]
}
 80042ea:	bf00      	nop
 80042ec:	e7fe      	b.n	80042ec <vTaskStartScheduler+0x6c>
}
 80042ee:	bf00      	nop
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	2000029c 	.word	0x2000029c
 80042fc:	0800624c 	.word	0x0800624c
 8004300:	0800468d 	.word	0x0800468d
 8004304:	20000298 	.word	0x20000298
 8004308:	20000284 	.word	0x20000284
 800430c:	2000027c 	.word	0x2000027c

08004310 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004310:	b480      	push	{r7}
 8004312:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004314:	4b04      	ldr	r3, [pc, #16]	; (8004328 <vTaskSuspendAll+0x18>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	3301      	adds	r3, #1
 800431a:	4a03      	ldr	r2, [pc, #12]	; (8004328 <vTaskSuspendAll+0x18>)
 800431c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800431e:	bf00      	nop
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr
 8004328:	200002a0 	.word	0x200002a0

0800432c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004336:	2300      	movs	r3, #0
 8004338:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800433a:	4b41      	ldr	r3, [pc, #260]	; (8004440 <xTaskResumeAll+0x114>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10a      	bne.n	8004358 <xTaskResumeAll+0x2c>
	__asm volatile
 8004342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004346:	f383 8811 	msr	BASEPRI, r3
 800434a:	f3bf 8f6f 	isb	sy
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	603b      	str	r3, [r7, #0]
}
 8004354:	bf00      	nop
 8004356:	e7fe      	b.n	8004356 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004358:	f000 fbfc 	bl	8004b54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800435c:	4b38      	ldr	r3, [pc, #224]	; (8004440 <xTaskResumeAll+0x114>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	3b01      	subs	r3, #1
 8004362:	4a37      	ldr	r2, [pc, #220]	; (8004440 <xTaskResumeAll+0x114>)
 8004364:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004366:	4b36      	ldr	r3, [pc, #216]	; (8004440 <xTaskResumeAll+0x114>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d161      	bne.n	8004432 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800436e:	4b35      	ldr	r3, [pc, #212]	; (8004444 <xTaskResumeAll+0x118>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d05d      	beq.n	8004432 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004376:	e02e      	b.n	80043d6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004378:	4b33      	ldr	r3, [pc, #204]	; (8004448 <xTaskResumeAll+0x11c>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	3318      	adds	r3, #24
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff fdeb 	bl	8003f60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	3304      	adds	r3, #4
 800438e:	4618      	mov	r0, r3
 8004390:	f7ff fde6 	bl	8003f60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	2201      	movs	r2, #1
 800439a:	409a      	lsls	r2, r3
 800439c:	4b2b      	ldr	r3, [pc, #172]	; (800444c <xTaskResumeAll+0x120>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	4a2a      	ldr	r2, [pc, #168]	; (800444c <xTaskResumeAll+0x120>)
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043aa:	4613      	mov	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4a27      	ldr	r2, [pc, #156]	; (8004450 <xTaskResumeAll+0x124>)
 80043b4:	441a      	add	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	3304      	adds	r3, #4
 80043ba:	4619      	mov	r1, r3
 80043bc:	4610      	mov	r0, r2
 80043be:	f7ff fd72 	bl	8003ea6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c6:	4b23      	ldr	r3, [pc, #140]	; (8004454 <xTaskResumeAll+0x128>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d302      	bcc.n	80043d6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80043d0:	4b21      	ldr	r3, [pc, #132]	; (8004458 <xTaskResumeAll+0x12c>)
 80043d2:	2201      	movs	r2, #1
 80043d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043d6:	4b1c      	ldr	r3, [pc, #112]	; (8004448 <xTaskResumeAll+0x11c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1cc      	bne.n	8004378 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80043e4:	f000 f9e8 	bl	80047b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80043e8:	4b1c      	ldr	r3, [pc, #112]	; (800445c <xTaskResumeAll+0x130>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d010      	beq.n	8004416 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80043f4:	f000 f836 	bl	8004464 <xTaskIncrementTick>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d002      	beq.n	8004404 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80043fe:	4b16      	ldr	r3, [pc, #88]	; (8004458 <xTaskResumeAll+0x12c>)
 8004400:	2201      	movs	r2, #1
 8004402:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	3b01      	subs	r3, #1
 8004408:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f1      	bne.n	80043f4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004410:	4b12      	ldr	r3, [pc, #72]	; (800445c <xTaskResumeAll+0x130>)
 8004412:	2200      	movs	r2, #0
 8004414:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004416:	4b10      	ldr	r3, [pc, #64]	; (8004458 <xTaskResumeAll+0x12c>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d009      	beq.n	8004432 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800441e:	2301      	movs	r3, #1
 8004420:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004422:	4b0f      	ldr	r3, [pc, #60]	; (8004460 <xTaskResumeAll+0x134>)
 8004424:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	f3bf 8f4f 	dsb	sy
 800442e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004432:	f000 fbbf 	bl	8004bb4 <vPortExitCritical>

	return xAlreadyYielded;
 8004436:	68bb      	ldr	r3, [r7, #8]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	200002a0 	.word	0x200002a0
 8004444:	20000278 	.word	0x20000278
 8004448:	20000238 	.word	0x20000238
 800444c:	20000280 	.word	0x20000280
 8004450:	2000017c 	.word	0x2000017c
 8004454:	20000178 	.word	0x20000178
 8004458:	2000028c 	.word	0x2000028c
 800445c:	20000288 	.word	0x20000288
 8004460:	e000ed04 	.word	0xe000ed04

08004464 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800446a:	2300      	movs	r3, #0
 800446c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800446e:	4b4e      	ldr	r3, [pc, #312]	; (80045a8 <xTaskIncrementTick+0x144>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	f040 808e 	bne.w	8004594 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004478:	4b4c      	ldr	r3, [pc, #304]	; (80045ac <xTaskIncrementTick+0x148>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	3301      	adds	r3, #1
 800447e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004480:	4a4a      	ldr	r2, [pc, #296]	; (80045ac <xTaskIncrementTick+0x148>)
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d120      	bne.n	80044ce <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800448c:	4b48      	ldr	r3, [pc, #288]	; (80045b0 <xTaskIncrementTick+0x14c>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00a      	beq.n	80044ac <xTaskIncrementTick+0x48>
	__asm volatile
 8004496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800449a:	f383 8811 	msr	BASEPRI, r3
 800449e:	f3bf 8f6f 	isb	sy
 80044a2:	f3bf 8f4f 	dsb	sy
 80044a6:	603b      	str	r3, [r7, #0]
}
 80044a8:	bf00      	nop
 80044aa:	e7fe      	b.n	80044aa <xTaskIncrementTick+0x46>
 80044ac:	4b40      	ldr	r3, [pc, #256]	; (80045b0 <xTaskIncrementTick+0x14c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	4b40      	ldr	r3, [pc, #256]	; (80045b4 <xTaskIncrementTick+0x150>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a3e      	ldr	r2, [pc, #248]	; (80045b0 <xTaskIncrementTick+0x14c>)
 80044b8:	6013      	str	r3, [r2, #0]
 80044ba:	4a3e      	ldr	r2, [pc, #248]	; (80045b4 <xTaskIncrementTick+0x150>)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	4b3d      	ldr	r3, [pc, #244]	; (80045b8 <xTaskIncrementTick+0x154>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3301      	adds	r3, #1
 80044c6:	4a3c      	ldr	r2, [pc, #240]	; (80045b8 <xTaskIncrementTick+0x154>)
 80044c8:	6013      	str	r3, [r2, #0]
 80044ca:	f000 f975 	bl	80047b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80044ce:	4b3b      	ldr	r3, [pc, #236]	; (80045bc <xTaskIncrementTick+0x158>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d348      	bcc.n	800456a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044d8:	4b35      	ldr	r3, [pc, #212]	; (80045b0 <xTaskIncrementTick+0x14c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d104      	bne.n	80044ec <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044e2:	4b36      	ldr	r3, [pc, #216]	; (80045bc <xTaskIncrementTick+0x158>)
 80044e4:	f04f 32ff 	mov.w	r2, #4294967295
 80044e8:	601a      	str	r2, [r3, #0]
					break;
 80044ea:	e03e      	b.n	800456a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044ec:	4b30      	ldr	r3, [pc, #192]	; (80045b0 <xTaskIncrementTick+0x14c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	429a      	cmp	r2, r3
 8004502:	d203      	bcs.n	800450c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004504:	4a2d      	ldr	r2, [pc, #180]	; (80045bc <xTaskIncrementTick+0x158>)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800450a:	e02e      	b.n	800456a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	3304      	adds	r3, #4
 8004510:	4618      	mov	r0, r3
 8004512:	f7ff fd25 	bl	8003f60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800451a:	2b00      	cmp	r3, #0
 800451c:	d004      	beq.n	8004528 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	3318      	adds	r3, #24
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff fd1c 	bl	8003f60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452c:	2201      	movs	r2, #1
 800452e:	409a      	lsls	r2, r3
 8004530:	4b23      	ldr	r3, [pc, #140]	; (80045c0 <xTaskIncrementTick+0x15c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4313      	orrs	r3, r2
 8004536:	4a22      	ldr	r2, [pc, #136]	; (80045c0 <xTaskIncrementTick+0x15c>)
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800453e:	4613      	mov	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4a1f      	ldr	r2, [pc, #124]	; (80045c4 <xTaskIncrementTick+0x160>)
 8004548:	441a      	add	r2, r3
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	3304      	adds	r3, #4
 800454e:	4619      	mov	r1, r3
 8004550:	4610      	mov	r0, r2
 8004552:	f7ff fca8 	bl	8003ea6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800455a:	4b1b      	ldr	r3, [pc, #108]	; (80045c8 <xTaskIncrementTick+0x164>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004560:	429a      	cmp	r2, r3
 8004562:	d3b9      	bcc.n	80044d8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004564:	2301      	movs	r3, #1
 8004566:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004568:	e7b6      	b.n	80044d8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800456a:	4b17      	ldr	r3, [pc, #92]	; (80045c8 <xTaskIncrementTick+0x164>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004570:	4914      	ldr	r1, [pc, #80]	; (80045c4 <xTaskIncrementTick+0x160>)
 8004572:	4613      	mov	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4413      	add	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d901      	bls.n	8004586 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004582:	2301      	movs	r3, #1
 8004584:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004586:	4b11      	ldr	r3, [pc, #68]	; (80045cc <xTaskIncrementTick+0x168>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d007      	beq.n	800459e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800458e:	2301      	movs	r3, #1
 8004590:	617b      	str	r3, [r7, #20]
 8004592:	e004      	b.n	800459e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004594:	4b0e      	ldr	r3, [pc, #56]	; (80045d0 <xTaskIncrementTick+0x16c>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3301      	adds	r3, #1
 800459a:	4a0d      	ldr	r2, [pc, #52]	; (80045d0 <xTaskIncrementTick+0x16c>)
 800459c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800459e:	697b      	ldr	r3, [r7, #20]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	200002a0 	.word	0x200002a0
 80045ac:	2000027c 	.word	0x2000027c
 80045b0:	20000230 	.word	0x20000230
 80045b4:	20000234 	.word	0x20000234
 80045b8:	20000290 	.word	0x20000290
 80045bc:	20000298 	.word	0x20000298
 80045c0:	20000280 	.word	0x20000280
 80045c4:	2000017c 	.word	0x2000017c
 80045c8:	20000178 	.word	0x20000178
 80045cc:	2000028c 	.word	0x2000028c
 80045d0:	20000288 	.word	0x20000288

080045d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80045da:	4b27      	ldr	r3, [pc, #156]	; (8004678 <vTaskSwitchContext+0xa4>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80045e2:	4b26      	ldr	r3, [pc, #152]	; (800467c <vTaskSwitchContext+0xa8>)
 80045e4:	2201      	movs	r2, #1
 80045e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80045e8:	e03f      	b.n	800466a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80045ea:	4b24      	ldr	r3, [pc, #144]	; (800467c <vTaskSwitchContext+0xa8>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045f0:	4b23      	ldr	r3, [pc, #140]	; (8004680 <vTaskSwitchContext+0xac>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	fab3 f383 	clz	r3, r3
 80045fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80045fe:	7afb      	ldrb	r3, [r7, #11]
 8004600:	f1c3 031f 	rsb	r3, r3, #31
 8004604:	617b      	str	r3, [r7, #20]
 8004606:	491f      	ldr	r1, [pc, #124]	; (8004684 <vTaskSwitchContext+0xb0>)
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	4613      	mov	r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4413      	add	r3, r2
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	440b      	add	r3, r1
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10a      	bne.n	8004630 <vTaskSwitchContext+0x5c>
	__asm volatile
 800461a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800461e:	f383 8811 	msr	BASEPRI, r3
 8004622:	f3bf 8f6f 	isb	sy
 8004626:	f3bf 8f4f 	dsb	sy
 800462a:	607b      	str	r3, [r7, #4]
}
 800462c:	bf00      	nop
 800462e:	e7fe      	b.n	800462e <vTaskSwitchContext+0x5a>
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	4613      	mov	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4413      	add	r3, r2
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	4a12      	ldr	r2, [pc, #72]	; (8004684 <vTaskSwitchContext+0xb0>)
 800463c:	4413      	add	r3, r2
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	605a      	str	r2, [r3, #4]
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	3308      	adds	r3, #8
 8004652:	429a      	cmp	r2, r3
 8004654:	d104      	bne.n	8004660 <vTaskSwitchContext+0x8c>
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	605a      	str	r2, [r3, #4]
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	4a08      	ldr	r2, [pc, #32]	; (8004688 <vTaskSwitchContext+0xb4>)
 8004668:	6013      	str	r3, [r2, #0]
}
 800466a:	bf00      	nop
 800466c:	371c      	adds	r7, #28
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	200002a0 	.word	0x200002a0
 800467c:	2000028c 	.word	0x2000028c
 8004680:	20000280 	.word	0x20000280
 8004684:	2000017c 	.word	0x2000017c
 8004688:	20000178 	.word	0x20000178

0800468c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004694:	f000 f852 	bl	800473c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004698:	4b06      	ldr	r3, [pc, #24]	; (80046b4 <prvIdleTask+0x28>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d9f9      	bls.n	8004694 <prvIdleTask+0x8>
			{
				taskYIELD();
 80046a0:	4b05      	ldr	r3, [pc, #20]	; (80046b8 <prvIdleTask+0x2c>)
 80046a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80046b0:	e7f0      	b.n	8004694 <prvIdleTask+0x8>
 80046b2:	bf00      	nop
 80046b4:	2000017c 	.word	0x2000017c
 80046b8:	e000ed04 	.word	0xe000ed04

080046bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046c2:	2300      	movs	r3, #0
 80046c4:	607b      	str	r3, [r7, #4]
 80046c6:	e00c      	b.n	80046e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	4613      	mov	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	4413      	add	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4a12      	ldr	r2, [pc, #72]	; (800471c <prvInitialiseTaskLists+0x60>)
 80046d4:	4413      	add	r3, r2
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff fbb8 	bl	8003e4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3301      	adds	r3, #1
 80046e0:	607b      	str	r3, [r7, #4]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b06      	cmp	r3, #6
 80046e6:	d9ef      	bls.n	80046c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046e8:	480d      	ldr	r0, [pc, #52]	; (8004720 <prvInitialiseTaskLists+0x64>)
 80046ea:	f7ff fbaf 	bl	8003e4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046ee:	480d      	ldr	r0, [pc, #52]	; (8004724 <prvInitialiseTaskLists+0x68>)
 80046f0:	f7ff fbac 	bl	8003e4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046f4:	480c      	ldr	r0, [pc, #48]	; (8004728 <prvInitialiseTaskLists+0x6c>)
 80046f6:	f7ff fba9 	bl	8003e4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046fa:	480c      	ldr	r0, [pc, #48]	; (800472c <prvInitialiseTaskLists+0x70>)
 80046fc:	f7ff fba6 	bl	8003e4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004700:	480b      	ldr	r0, [pc, #44]	; (8004730 <prvInitialiseTaskLists+0x74>)
 8004702:	f7ff fba3 	bl	8003e4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004706:	4b0b      	ldr	r3, [pc, #44]	; (8004734 <prvInitialiseTaskLists+0x78>)
 8004708:	4a05      	ldr	r2, [pc, #20]	; (8004720 <prvInitialiseTaskLists+0x64>)
 800470a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800470c:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <prvInitialiseTaskLists+0x7c>)
 800470e:	4a05      	ldr	r2, [pc, #20]	; (8004724 <prvInitialiseTaskLists+0x68>)
 8004710:	601a      	str	r2, [r3, #0]
}
 8004712:	bf00      	nop
 8004714:	3708      	adds	r7, #8
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	2000017c 	.word	0x2000017c
 8004720:	20000208 	.word	0x20000208
 8004724:	2000021c 	.word	0x2000021c
 8004728:	20000238 	.word	0x20000238
 800472c:	2000024c 	.word	0x2000024c
 8004730:	20000264 	.word	0x20000264
 8004734:	20000230 	.word	0x20000230
 8004738:	20000234 	.word	0x20000234

0800473c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004742:	e019      	b.n	8004778 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004744:	f000 fa06 	bl	8004b54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004748:	4b10      	ldr	r3, [pc, #64]	; (800478c <prvCheckTasksWaitingTermination+0x50>)
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3304      	adds	r3, #4
 8004754:	4618      	mov	r0, r3
 8004756:	f7ff fc03 	bl	8003f60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800475a:	4b0d      	ldr	r3, [pc, #52]	; (8004790 <prvCheckTasksWaitingTermination+0x54>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3b01      	subs	r3, #1
 8004760:	4a0b      	ldr	r2, [pc, #44]	; (8004790 <prvCheckTasksWaitingTermination+0x54>)
 8004762:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004764:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <prvCheckTasksWaitingTermination+0x58>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	3b01      	subs	r3, #1
 800476a:	4a0a      	ldr	r2, [pc, #40]	; (8004794 <prvCheckTasksWaitingTermination+0x58>)
 800476c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800476e:	f000 fa21 	bl	8004bb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f810 	bl	8004798 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004778:	4b06      	ldr	r3, [pc, #24]	; (8004794 <prvCheckTasksWaitingTermination+0x58>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1e1      	bne.n	8004744 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004780:	bf00      	nop
 8004782:	bf00      	nop
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	2000024c 	.word	0x2000024c
 8004790:	20000278 	.word	0x20000278
 8004794:	20000260 	.word	0x20000260

08004798 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 fb83 	bl	8004eb0 <vPortFree>
			vPortFree( pxTCB );
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fb80 	bl	8004eb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80047b0:	bf00      	nop
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047be:	4b0c      	ldr	r3, [pc, #48]	; (80047f0 <prvResetNextTaskUnblockTime+0x38>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d104      	bne.n	80047d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047c8:	4b0a      	ldr	r3, [pc, #40]	; (80047f4 <prvResetNextTaskUnblockTime+0x3c>)
 80047ca:	f04f 32ff 	mov.w	r2, #4294967295
 80047ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047d0:	e008      	b.n	80047e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047d2:	4b07      	ldr	r3, [pc, #28]	; (80047f0 <prvResetNextTaskUnblockTime+0x38>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	4a04      	ldr	r2, [pc, #16]	; (80047f4 <prvResetNextTaskUnblockTime+0x3c>)
 80047e2:	6013      	str	r3, [r2, #0]
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	20000230 	.word	0x20000230
 80047f4:	20000298 	.word	0x20000298

080047f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80047fe:	4b0b      	ldr	r3, [pc, #44]	; (800482c <xTaskGetSchedulerState+0x34>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d102      	bne.n	800480c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004806:	2301      	movs	r3, #1
 8004808:	607b      	str	r3, [r7, #4]
 800480a:	e008      	b.n	800481e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800480c:	4b08      	ldr	r3, [pc, #32]	; (8004830 <xTaskGetSchedulerState+0x38>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d102      	bne.n	800481a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004814:	2302      	movs	r3, #2
 8004816:	607b      	str	r3, [r7, #4]
 8004818:	e001      	b.n	800481e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800481a:	2300      	movs	r3, #0
 800481c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800481e:	687b      	ldr	r3, [r7, #4]
	}
 8004820:	4618      	mov	r0, r3
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	20000284 	.word	0x20000284
 8004830:	200002a0 	.word	0x200002a0

08004834 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800483e:	4b29      	ldr	r3, [pc, #164]	; (80048e4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004844:	4b28      	ldr	r3, [pc, #160]	; (80048e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3304      	adds	r3, #4
 800484a:	4618      	mov	r0, r3
 800484c:	f7ff fb88 	bl	8003f60 <uxListRemove>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10b      	bne.n	800486e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004856:	4b24      	ldr	r3, [pc, #144]	; (80048e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485c:	2201      	movs	r2, #1
 800485e:	fa02 f303 	lsl.w	r3, r2, r3
 8004862:	43da      	mvns	r2, r3
 8004864:	4b21      	ldr	r3, [pc, #132]	; (80048ec <prvAddCurrentTaskToDelayedList+0xb8>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4013      	ands	r3, r2
 800486a:	4a20      	ldr	r2, [pc, #128]	; (80048ec <prvAddCurrentTaskToDelayedList+0xb8>)
 800486c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004874:	d10a      	bne.n	800488c <prvAddCurrentTaskToDelayedList+0x58>
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d007      	beq.n	800488c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800487c:	4b1a      	ldr	r3, [pc, #104]	; (80048e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3304      	adds	r3, #4
 8004882:	4619      	mov	r1, r3
 8004884:	481a      	ldr	r0, [pc, #104]	; (80048f0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004886:	f7ff fb0e 	bl	8003ea6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800488a:	e026      	b.n	80048da <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4413      	add	r3, r2
 8004892:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004894:	4b14      	ldr	r3, [pc, #80]	; (80048e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68ba      	ldr	r2, [r7, #8]
 800489a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d209      	bcs.n	80048b8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048a4:	4b13      	ldr	r3, [pc, #76]	; (80048f4 <prvAddCurrentTaskToDelayedList+0xc0>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	4b0f      	ldr	r3, [pc, #60]	; (80048e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	3304      	adds	r3, #4
 80048ae:	4619      	mov	r1, r3
 80048b0:	4610      	mov	r0, r2
 80048b2:	f7ff fb1c 	bl	8003eee <vListInsert>
}
 80048b6:	e010      	b.n	80048da <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048b8:	4b0f      	ldr	r3, [pc, #60]	; (80048f8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	4b0a      	ldr	r3, [pc, #40]	; (80048e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	3304      	adds	r3, #4
 80048c2:	4619      	mov	r1, r3
 80048c4:	4610      	mov	r0, r2
 80048c6:	f7ff fb12 	bl	8003eee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80048ca:	4b0c      	ldr	r3, [pc, #48]	; (80048fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d202      	bcs.n	80048da <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80048d4:	4a09      	ldr	r2, [pc, #36]	; (80048fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	6013      	str	r3, [r2, #0]
}
 80048da:	bf00      	nop
 80048dc:	3710      	adds	r7, #16
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	2000027c 	.word	0x2000027c
 80048e8:	20000178 	.word	0x20000178
 80048ec:	20000280 	.word	0x20000280
 80048f0:	20000264 	.word	0x20000264
 80048f4:	20000234 	.word	0x20000234
 80048f8:	20000230 	.word	0x20000230
 80048fc:	20000298 	.word	0x20000298

08004900 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	3b04      	subs	r3, #4
 8004910:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004918:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3b04      	subs	r3, #4
 800491e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f023 0201 	bic.w	r2, r3, #1
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	3b04      	subs	r3, #4
 800492e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004930:	4a0c      	ldr	r2, [pc, #48]	; (8004964 <pxPortInitialiseStack+0x64>)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3b14      	subs	r3, #20
 800493a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	3b04      	subs	r3, #4
 8004946:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f06f 0202 	mvn.w	r2, #2
 800494e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	3b20      	subs	r3, #32
 8004954:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004956:	68fb      	ldr	r3, [r7, #12]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	08004969 	.word	0x08004969

08004968 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800496e:	2300      	movs	r3, #0
 8004970:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004972:	4b12      	ldr	r3, [pc, #72]	; (80049bc <prvTaskExitError+0x54>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497a:	d00a      	beq.n	8004992 <prvTaskExitError+0x2a>
	__asm volatile
 800497c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004980:	f383 8811 	msr	BASEPRI, r3
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	f3bf 8f4f 	dsb	sy
 800498c:	60fb      	str	r3, [r7, #12]
}
 800498e:	bf00      	nop
 8004990:	e7fe      	b.n	8004990 <prvTaskExitError+0x28>
	__asm volatile
 8004992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004996:	f383 8811 	msr	BASEPRI, r3
 800499a:	f3bf 8f6f 	isb	sy
 800499e:	f3bf 8f4f 	dsb	sy
 80049a2:	60bb      	str	r3, [r7, #8]
}
 80049a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80049a6:	bf00      	nop
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d0fc      	beq.n	80049a8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80049ae:	bf00      	nop
 80049b0:	bf00      	nop
 80049b2:	3714      	adds	r7, #20
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	2000000c 	.word	0x2000000c

080049c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80049c0:	4b07      	ldr	r3, [pc, #28]	; (80049e0 <pxCurrentTCBConst2>)
 80049c2:	6819      	ldr	r1, [r3, #0]
 80049c4:	6808      	ldr	r0, [r1, #0]
 80049c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ca:	f380 8809 	msr	PSP, r0
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f04f 0000 	mov.w	r0, #0
 80049d6:	f380 8811 	msr	BASEPRI, r0
 80049da:	4770      	bx	lr
 80049dc:	f3af 8000 	nop.w

080049e0 <pxCurrentTCBConst2>:
 80049e0:	20000178 	.word	0x20000178
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop

080049e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80049e8:	4808      	ldr	r0, [pc, #32]	; (8004a0c <prvPortStartFirstTask+0x24>)
 80049ea:	6800      	ldr	r0, [r0, #0]
 80049ec:	6800      	ldr	r0, [r0, #0]
 80049ee:	f380 8808 	msr	MSP, r0
 80049f2:	f04f 0000 	mov.w	r0, #0
 80049f6:	f380 8814 	msr	CONTROL, r0
 80049fa:	b662      	cpsie	i
 80049fc:	b661      	cpsie	f
 80049fe:	f3bf 8f4f 	dsb	sy
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	df00      	svc	0
 8004a08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004a0a:	bf00      	nop
 8004a0c:	e000ed08 	.word	0xe000ed08

08004a10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004a16:	4b46      	ldr	r3, [pc, #280]	; (8004b30 <xPortStartScheduler+0x120>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a46      	ldr	r2, [pc, #280]	; (8004b34 <xPortStartScheduler+0x124>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d10a      	bne.n	8004a36 <xPortStartScheduler+0x26>
	__asm volatile
 8004a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a24:	f383 8811 	msr	BASEPRI, r3
 8004a28:	f3bf 8f6f 	isb	sy
 8004a2c:	f3bf 8f4f 	dsb	sy
 8004a30:	613b      	str	r3, [r7, #16]
}
 8004a32:	bf00      	nop
 8004a34:	e7fe      	b.n	8004a34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004a36:	4b3e      	ldr	r3, [pc, #248]	; (8004b30 <xPortStartScheduler+0x120>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a3f      	ldr	r2, [pc, #252]	; (8004b38 <xPortStartScheduler+0x128>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d10a      	bne.n	8004a56 <xPortStartScheduler+0x46>
	__asm volatile
 8004a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	60fb      	str	r3, [r7, #12]
}
 8004a52:	bf00      	nop
 8004a54:	e7fe      	b.n	8004a54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a56:	4b39      	ldr	r3, [pc, #228]	; (8004b3c <xPortStartScheduler+0x12c>)
 8004a58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	22ff      	movs	r2, #255	; 0xff
 8004a66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a70:	78fb      	ldrb	r3, [r7, #3]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a78:	b2da      	uxtb	r2, r3
 8004a7a:	4b31      	ldr	r3, [pc, #196]	; (8004b40 <xPortStartScheduler+0x130>)
 8004a7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a7e:	4b31      	ldr	r3, [pc, #196]	; (8004b44 <xPortStartScheduler+0x134>)
 8004a80:	2207      	movs	r2, #7
 8004a82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a84:	e009      	b.n	8004a9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004a86:	4b2f      	ldr	r3, [pc, #188]	; (8004b44 <xPortStartScheduler+0x134>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	4a2d      	ldr	r2, [pc, #180]	; (8004b44 <xPortStartScheduler+0x134>)
 8004a8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a90:	78fb      	ldrb	r3, [r7, #3]
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a9a:	78fb      	ldrb	r3, [r7, #3]
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa2:	2b80      	cmp	r3, #128	; 0x80
 8004aa4:	d0ef      	beq.n	8004a86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004aa6:	4b27      	ldr	r3, [pc, #156]	; (8004b44 <xPortStartScheduler+0x134>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f1c3 0307 	rsb	r3, r3, #7
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d00a      	beq.n	8004ac8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	60bb      	str	r3, [r7, #8]
}
 8004ac4:	bf00      	nop
 8004ac6:	e7fe      	b.n	8004ac6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004ac8:	4b1e      	ldr	r3, [pc, #120]	; (8004b44 <xPortStartScheduler+0x134>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	021b      	lsls	r3, r3, #8
 8004ace:	4a1d      	ldr	r2, [pc, #116]	; (8004b44 <xPortStartScheduler+0x134>)
 8004ad0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ad2:	4b1c      	ldr	r3, [pc, #112]	; (8004b44 <xPortStartScheduler+0x134>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ada:	4a1a      	ldr	r2, [pc, #104]	; (8004b44 <xPortStartScheduler+0x134>)
 8004adc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ae6:	4b18      	ldr	r3, [pc, #96]	; (8004b48 <xPortStartScheduler+0x138>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a17      	ldr	r2, [pc, #92]	; (8004b48 <xPortStartScheduler+0x138>)
 8004aec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004af0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004af2:	4b15      	ldr	r3, [pc, #84]	; (8004b48 <xPortStartScheduler+0x138>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a14      	ldr	r2, [pc, #80]	; (8004b48 <xPortStartScheduler+0x138>)
 8004af8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004afc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004afe:	f000 f8dd 	bl	8004cbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004b02:	4b12      	ldr	r3, [pc, #72]	; (8004b4c <xPortStartScheduler+0x13c>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004b08:	f000 f8fc 	bl	8004d04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004b0c:	4b10      	ldr	r3, [pc, #64]	; (8004b50 <xPortStartScheduler+0x140>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a0f      	ldr	r2, [pc, #60]	; (8004b50 <xPortStartScheduler+0x140>)
 8004b12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004b16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004b18:	f7ff ff66 	bl	80049e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004b1c:	f7ff fd5a 	bl	80045d4 <vTaskSwitchContext>
	prvTaskExitError();
 8004b20:	f7ff ff22 	bl	8004968 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	e000ed00 	.word	0xe000ed00
 8004b34:	410fc271 	.word	0x410fc271
 8004b38:	410fc270 	.word	0x410fc270
 8004b3c:	e000e400 	.word	0xe000e400
 8004b40:	200002a4 	.word	0x200002a4
 8004b44:	200002a8 	.word	0x200002a8
 8004b48:	e000ed20 	.word	0xe000ed20
 8004b4c:	2000000c 	.word	0x2000000c
 8004b50:	e000ef34 	.word	0xe000ef34

08004b54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	607b      	str	r3, [r7, #4]
}
 8004b6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b6e:	4b0f      	ldr	r3, [pc, #60]	; (8004bac <vPortEnterCritical+0x58>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	3301      	adds	r3, #1
 8004b74:	4a0d      	ldr	r2, [pc, #52]	; (8004bac <vPortEnterCritical+0x58>)
 8004b76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b78:	4b0c      	ldr	r3, [pc, #48]	; (8004bac <vPortEnterCritical+0x58>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d10f      	bne.n	8004ba0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b80:	4b0b      	ldr	r3, [pc, #44]	; (8004bb0 <vPortEnterCritical+0x5c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00a      	beq.n	8004ba0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	603b      	str	r3, [r7, #0]
}
 8004b9c:	bf00      	nop
 8004b9e:	e7fe      	b.n	8004b9e <vPortEnterCritical+0x4a>
	}
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	2000000c 	.word	0x2000000c
 8004bb0:	e000ed04 	.word	0xe000ed04

08004bb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004bba:	4b12      	ldr	r3, [pc, #72]	; (8004c04 <vPortExitCritical+0x50>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10a      	bne.n	8004bd8 <vPortExitCritical+0x24>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	607b      	str	r3, [r7, #4]
}
 8004bd4:	bf00      	nop
 8004bd6:	e7fe      	b.n	8004bd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004bd8:	4b0a      	ldr	r3, [pc, #40]	; (8004c04 <vPortExitCritical+0x50>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	4a09      	ldr	r2, [pc, #36]	; (8004c04 <vPortExitCritical+0x50>)
 8004be0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004be2:	4b08      	ldr	r3, [pc, #32]	; (8004c04 <vPortExitCritical+0x50>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d105      	bne.n	8004bf6 <vPortExitCritical+0x42>
 8004bea:	2300      	movs	r3, #0
 8004bec:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004bf4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	2000000c 	.word	0x2000000c
	...

08004c10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004c10:	f3ef 8009 	mrs	r0, PSP
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	4b15      	ldr	r3, [pc, #84]	; (8004c70 <pxCurrentTCBConst>)
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	f01e 0f10 	tst.w	lr, #16
 8004c20:	bf08      	it	eq
 8004c22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004c26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c2a:	6010      	str	r0, [r2, #0]
 8004c2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004c30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004c34:	f380 8811 	msr	BASEPRI, r0
 8004c38:	f3bf 8f4f 	dsb	sy
 8004c3c:	f3bf 8f6f 	isb	sy
 8004c40:	f7ff fcc8 	bl	80045d4 <vTaskSwitchContext>
 8004c44:	f04f 0000 	mov.w	r0, #0
 8004c48:	f380 8811 	msr	BASEPRI, r0
 8004c4c:	bc09      	pop	{r0, r3}
 8004c4e:	6819      	ldr	r1, [r3, #0]
 8004c50:	6808      	ldr	r0, [r1, #0]
 8004c52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c56:	f01e 0f10 	tst.w	lr, #16
 8004c5a:	bf08      	it	eq
 8004c5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c60:	f380 8809 	msr	PSP, r0
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	f3af 8000 	nop.w

08004c70 <pxCurrentTCBConst>:
 8004c70:	20000178 	.word	0x20000178
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c74:	bf00      	nop
 8004c76:	bf00      	nop

08004c78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c82:	f383 8811 	msr	BASEPRI, r3
 8004c86:	f3bf 8f6f 	isb	sy
 8004c8a:	f3bf 8f4f 	dsb	sy
 8004c8e:	607b      	str	r3, [r7, #4]
}
 8004c90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c92:	f7ff fbe7 	bl	8004464 <xTaskIncrementTick>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d003      	beq.n	8004ca4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c9c:	4b06      	ldr	r3, [pc, #24]	; (8004cb8 <xPortSysTickHandler+0x40>)
 8004c9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	f383 8811 	msr	BASEPRI, r3
}
 8004cae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004cb0:	bf00      	nop
 8004cb2:	3708      	adds	r7, #8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	e000ed04 	.word	0xe000ed04

08004cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004cc0:	4b0b      	ldr	r3, [pc, #44]	; (8004cf0 <vPortSetupTimerInterrupt+0x34>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004cc6:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <vPortSetupTimerInterrupt+0x38>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004ccc:	4b0a      	ldr	r3, [pc, #40]	; (8004cf8 <vPortSetupTimerInterrupt+0x3c>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a0a      	ldr	r2, [pc, #40]	; (8004cfc <vPortSetupTimerInterrupt+0x40>)
 8004cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd6:	099b      	lsrs	r3, r3, #6
 8004cd8:	4a09      	ldr	r2, [pc, #36]	; (8004d00 <vPortSetupTimerInterrupt+0x44>)
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004cde:	4b04      	ldr	r3, [pc, #16]	; (8004cf0 <vPortSetupTimerInterrupt+0x34>)
 8004ce0:	2207      	movs	r2, #7
 8004ce2:	601a      	str	r2, [r3, #0]
}
 8004ce4:	bf00      	nop
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	e000e010 	.word	0xe000e010
 8004cf4:	e000e018 	.word	0xe000e018
 8004cf8:	20000000 	.word	0x20000000
 8004cfc:	10624dd3 	.word	0x10624dd3
 8004d00:	e000e014 	.word	0xe000e014

08004d04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004d04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004d14 <vPortEnableVFP+0x10>
 8004d08:	6801      	ldr	r1, [r0, #0]
 8004d0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004d0e:	6001      	str	r1, [r0, #0]
 8004d10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004d12:	bf00      	nop
 8004d14:	e000ed88 	.word	0xe000ed88

08004d18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08a      	sub	sp, #40	; 0x28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d20:	2300      	movs	r3, #0
 8004d22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d24:	f7ff faf4 	bl	8004310 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d28:	4b5b      	ldr	r3, [pc, #364]	; (8004e98 <pvPortMalloc+0x180>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d30:	f000 f920 	bl	8004f74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d34:	4b59      	ldr	r3, [pc, #356]	; (8004e9c <pvPortMalloc+0x184>)
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f040 8093 	bne.w	8004e68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d01d      	beq.n	8004d84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004d48:	2208      	movs	r2, #8
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4413      	add	r3, r2
 8004d4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f003 0307 	and.w	r3, r3, #7
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d014      	beq.n	8004d84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f023 0307 	bic.w	r3, r3, #7
 8004d60:	3308      	adds	r3, #8
 8004d62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00a      	beq.n	8004d84 <pvPortMalloc+0x6c>
	__asm volatile
 8004d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d72:	f383 8811 	msr	BASEPRI, r3
 8004d76:	f3bf 8f6f 	isb	sy
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	617b      	str	r3, [r7, #20]
}
 8004d80:	bf00      	nop
 8004d82:	e7fe      	b.n	8004d82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d06e      	beq.n	8004e68 <pvPortMalloc+0x150>
 8004d8a:	4b45      	ldr	r3, [pc, #276]	; (8004ea0 <pvPortMalloc+0x188>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d869      	bhi.n	8004e68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004d94:	4b43      	ldr	r3, [pc, #268]	; (8004ea4 <pvPortMalloc+0x18c>)
 8004d96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004d98:	4b42      	ldr	r3, [pc, #264]	; (8004ea4 <pvPortMalloc+0x18c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d9e:	e004      	b.n	8004daa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d903      	bls.n	8004dbc <pvPortMalloc+0xa4>
 8004db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1f1      	bne.n	8004da0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004dbc:	4b36      	ldr	r3, [pc, #216]	; (8004e98 <pvPortMalloc+0x180>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d050      	beq.n	8004e68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004dc6:	6a3b      	ldr	r3, [r7, #32]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2208      	movs	r2, #8
 8004dcc:	4413      	add	r3, r2
 8004dce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	6a3b      	ldr	r3, [r7, #32]
 8004dd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	1ad2      	subs	r2, r2, r3
 8004de0:	2308      	movs	r3, #8
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d91f      	bls.n	8004e28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4413      	add	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <pvPortMalloc+0xf8>
	__asm volatile
 8004dfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dfe:	f383 8811 	msr	BASEPRI, r3
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	f3bf 8f4f 	dsb	sy
 8004e0a:	613b      	str	r3, [r7, #16]
}
 8004e0c:	bf00      	nop
 8004e0e:	e7fe      	b.n	8004e0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	1ad2      	subs	r2, r2, r3
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e22:	69b8      	ldr	r0, [r7, #24]
 8004e24:	f000 f908 	bl	8005038 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e28:	4b1d      	ldr	r3, [pc, #116]	; (8004ea0 <pvPortMalloc+0x188>)
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	4a1b      	ldr	r2, [pc, #108]	; (8004ea0 <pvPortMalloc+0x188>)
 8004e34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e36:	4b1a      	ldr	r3, [pc, #104]	; (8004ea0 <pvPortMalloc+0x188>)
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	4b1b      	ldr	r3, [pc, #108]	; (8004ea8 <pvPortMalloc+0x190>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d203      	bcs.n	8004e4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e42:	4b17      	ldr	r3, [pc, #92]	; (8004ea0 <pvPortMalloc+0x188>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a18      	ldr	r2, [pc, #96]	; (8004ea8 <pvPortMalloc+0x190>)
 8004e48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	4b13      	ldr	r3, [pc, #76]	; (8004e9c <pvPortMalloc+0x184>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004e5e:	4b13      	ldr	r3, [pc, #76]	; (8004eac <pvPortMalloc+0x194>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3301      	adds	r3, #1
 8004e64:	4a11      	ldr	r2, [pc, #68]	; (8004eac <pvPortMalloc+0x194>)
 8004e66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e68:	f7ff fa60 	bl	800432c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00a      	beq.n	8004e8c <pvPortMalloc+0x174>
	__asm volatile
 8004e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7a:	f383 8811 	msr	BASEPRI, r3
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f3bf 8f4f 	dsb	sy
 8004e86:	60fb      	str	r3, [r7, #12]
}
 8004e88:	bf00      	nop
 8004e8a:	e7fe      	b.n	8004e8a <pvPortMalloc+0x172>
	return pvReturn;
 8004e8c:	69fb      	ldr	r3, [r7, #28]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3728      	adds	r7, #40	; 0x28
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	20000eb4 	.word	0x20000eb4
 8004e9c:	20000ec8 	.word	0x20000ec8
 8004ea0:	20000eb8 	.word	0x20000eb8
 8004ea4:	20000eac 	.word	0x20000eac
 8004ea8:	20000ebc 	.word	0x20000ebc
 8004eac:	20000ec0 	.word	0x20000ec0

08004eb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b086      	sub	sp, #24
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d04d      	beq.n	8004f5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004ec2:	2308      	movs	r3, #8
 8004ec4:	425b      	negs	r3, r3
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	4413      	add	r3, r2
 8004eca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	4b24      	ldr	r3, [pc, #144]	; (8004f68 <vPortFree+0xb8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4013      	ands	r3, r2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10a      	bne.n	8004ef4 <vPortFree+0x44>
	__asm volatile
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	60fb      	str	r3, [r7, #12]
}
 8004ef0:	bf00      	nop
 8004ef2:	e7fe      	b.n	8004ef2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00a      	beq.n	8004f12 <vPortFree+0x62>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	60bb      	str	r3, [r7, #8]
}
 8004f0e:	bf00      	nop
 8004f10:	e7fe      	b.n	8004f10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	4b14      	ldr	r3, [pc, #80]	; (8004f68 <vPortFree+0xb8>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d01e      	beq.n	8004f5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d11a      	bne.n	8004f5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	685a      	ldr	r2, [r3, #4]
 8004f2c:	4b0e      	ldr	r3, [pc, #56]	; (8004f68 <vPortFree+0xb8>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	43db      	mvns	r3, r3
 8004f32:	401a      	ands	r2, r3
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f38:	f7ff f9ea 	bl	8004310 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	4b0a      	ldr	r3, [pc, #40]	; (8004f6c <vPortFree+0xbc>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4413      	add	r3, r2
 8004f46:	4a09      	ldr	r2, [pc, #36]	; (8004f6c <vPortFree+0xbc>)
 8004f48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f4a:	6938      	ldr	r0, [r7, #16]
 8004f4c:	f000 f874 	bl	8005038 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004f50:	4b07      	ldr	r3, [pc, #28]	; (8004f70 <vPortFree+0xc0>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3301      	adds	r3, #1
 8004f56:	4a06      	ldr	r2, [pc, #24]	; (8004f70 <vPortFree+0xc0>)
 8004f58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004f5a:	f7ff f9e7 	bl	800432c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f5e:	bf00      	nop
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20000ec8 	.word	0x20000ec8
 8004f6c:	20000eb8 	.word	0x20000eb8
 8004f70:	20000ec4 	.word	0x20000ec4

08004f74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f7a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004f7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004f80:	4b27      	ldr	r3, [pc, #156]	; (8005020 <prvHeapInit+0xac>)
 8004f82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00c      	beq.n	8004fa8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	3307      	adds	r3, #7
 8004f92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f023 0307 	bic.w	r3, r3, #7
 8004f9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	4a1f      	ldr	r2, [pc, #124]	; (8005020 <prvHeapInit+0xac>)
 8004fa4:	4413      	add	r3, r2
 8004fa6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fac:	4a1d      	ldr	r2, [pc, #116]	; (8005024 <prvHeapInit+0xb0>)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fb2:	4b1c      	ldr	r3, [pc, #112]	; (8005024 <prvHeapInit+0xb0>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004fc0:	2208      	movs	r2, #8
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	1a9b      	subs	r3, r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0307 	bic.w	r3, r3, #7
 8004fce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4a15      	ldr	r2, [pc, #84]	; (8005028 <prvHeapInit+0xb4>)
 8004fd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004fd6:	4b14      	ldr	r3, [pc, #80]	; (8005028 <prvHeapInit+0xb4>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004fde:	4b12      	ldr	r3, [pc, #72]	; (8005028 <prvHeapInit+0xb4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	1ad2      	subs	r2, r2, r3
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ff4:	4b0c      	ldr	r3, [pc, #48]	; (8005028 <prvHeapInit+0xb4>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	4a0a      	ldr	r2, [pc, #40]	; (800502c <prvHeapInit+0xb8>)
 8005002:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	4a09      	ldr	r2, [pc, #36]	; (8005030 <prvHeapInit+0xbc>)
 800500a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800500c:	4b09      	ldr	r3, [pc, #36]	; (8005034 <prvHeapInit+0xc0>)
 800500e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005012:	601a      	str	r2, [r3, #0]
}
 8005014:	bf00      	nop
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	200002ac 	.word	0x200002ac
 8005024:	20000eac 	.word	0x20000eac
 8005028:	20000eb4 	.word	0x20000eb4
 800502c:	20000ebc 	.word	0x20000ebc
 8005030:	20000eb8 	.word	0x20000eb8
 8005034:	20000ec8 	.word	0x20000ec8

08005038 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005040:	4b28      	ldr	r3, [pc, #160]	; (80050e4 <prvInsertBlockIntoFreeList+0xac>)
 8005042:	60fb      	str	r3, [r7, #12]
 8005044:	e002      	b.n	800504c <prvInsertBlockIntoFreeList+0x14>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	429a      	cmp	r2, r3
 8005054:	d8f7      	bhi.n	8005046 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	4413      	add	r3, r2
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	429a      	cmp	r2, r3
 8005066:	d108      	bne.n	800507a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	441a      	add	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	441a      	add	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	429a      	cmp	r2, r3
 800508c:	d118      	bne.n	80050c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	4b15      	ldr	r3, [pc, #84]	; (80050e8 <prvInsertBlockIntoFreeList+0xb0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	429a      	cmp	r2, r3
 8005098:	d00d      	beq.n	80050b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	441a      	add	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	e008      	b.n	80050c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050b6:	4b0c      	ldr	r3, [pc, #48]	; (80050e8 <prvInsertBlockIntoFreeList+0xb0>)
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	601a      	str	r2, [r3, #0]
 80050be:	e003      	b.n	80050c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d002      	beq.n	80050d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000eac 	.word	0x20000eac
 80050e8:	20000eb4 	.word	0x20000eb4

080050ec <__errno>:
 80050ec:	4b01      	ldr	r3, [pc, #4]	; (80050f4 <__errno+0x8>)
 80050ee:	6818      	ldr	r0, [r3, #0]
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	20000010 	.word	0x20000010

080050f8 <__libc_init_array>:
 80050f8:	b570      	push	{r4, r5, r6, lr}
 80050fa:	4d0d      	ldr	r5, [pc, #52]	; (8005130 <__libc_init_array+0x38>)
 80050fc:	4c0d      	ldr	r4, [pc, #52]	; (8005134 <__libc_init_array+0x3c>)
 80050fe:	1b64      	subs	r4, r4, r5
 8005100:	10a4      	asrs	r4, r4, #2
 8005102:	2600      	movs	r6, #0
 8005104:	42a6      	cmp	r6, r4
 8005106:	d109      	bne.n	800511c <__libc_init_array+0x24>
 8005108:	4d0b      	ldr	r5, [pc, #44]	; (8005138 <__libc_init_array+0x40>)
 800510a:	4c0c      	ldr	r4, [pc, #48]	; (800513c <__libc_init_array+0x44>)
 800510c:	f001 f824 	bl	8006158 <_init>
 8005110:	1b64      	subs	r4, r4, r5
 8005112:	10a4      	asrs	r4, r4, #2
 8005114:	2600      	movs	r6, #0
 8005116:	42a6      	cmp	r6, r4
 8005118:	d105      	bne.n	8005126 <__libc_init_array+0x2e>
 800511a:	bd70      	pop	{r4, r5, r6, pc}
 800511c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005120:	4798      	blx	r3
 8005122:	3601      	adds	r6, #1
 8005124:	e7ee      	b.n	8005104 <__libc_init_array+0xc>
 8005126:	f855 3b04 	ldr.w	r3, [r5], #4
 800512a:	4798      	blx	r3
 800512c:	3601      	adds	r6, #1
 800512e:	e7f2      	b.n	8005116 <__libc_init_array+0x1e>
 8005130:	08006334 	.word	0x08006334
 8005134:	08006334 	.word	0x08006334
 8005138:	08006334 	.word	0x08006334
 800513c:	08006338 	.word	0x08006338

08005140 <memset>:
 8005140:	4402      	add	r2, r0
 8005142:	4603      	mov	r3, r0
 8005144:	4293      	cmp	r3, r2
 8005146:	d100      	bne.n	800514a <memset+0xa>
 8005148:	4770      	bx	lr
 800514a:	f803 1b01 	strb.w	r1, [r3], #1
 800514e:	e7f9      	b.n	8005144 <memset+0x4>

08005150 <iprintf>:
 8005150:	b40f      	push	{r0, r1, r2, r3}
 8005152:	4b0a      	ldr	r3, [pc, #40]	; (800517c <iprintf+0x2c>)
 8005154:	b513      	push	{r0, r1, r4, lr}
 8005156:	681c      	ldr	r4, [r3, #0]
 8005158:	b124      	cbz	r4, 8005164 <iprintf+0x14>
 800515a:	69a3      	ldr	r3, [r4, #24]
 800515c:	b913      	cbnz	r3, 8005164 <iprintf+0x14>
 800515e:	4620      	mov	r0, r4
 8005160:	f000 fa5e 	bl	8005620 <__sinit>
 8005164:	ab05      	add	r3, sp, #20
 8005166:	9a04      	ldr	r2, [sp, #16]
 8005168:	68a1      	ldr	r1, [r4, #8]
 800516a:	9301      	str	r3, [sp, #4]
 800516c:	4620      	mov	r0, r4
 800516e:	f000 fc67 	bl	8005a40 <_vfiprintf_r>
 8005172:	b002      	add	sp, #8
 8005174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005178:	b004      	add	sp, #16
 800517a:	4770      	bx	lr
 800517c:	20000010 	.word	0x20000010

08005180 <_puts_r>:
 8005180:	b570      	push	{r4, r5, r6, lr}
 8005182:	460e      	mov	r6, r1
 8005184:	4605      	mov	r5, r0
 8005186:	b118      	cbz	r0, 8005190 <_puts_r+0x10>
 8005188:	6983      	ldr	r3, [r0, #24]
 800518a:	b90b      	cbnz	r3, 8005190 <_puts_r+0x10>
 800518c:	f000 fa48 	bl	8005620 <__sinit>
 8005190:	69ab      	ldr	r3, [r5, #24]
 8005192:	68ac      	ldr	r4, [r5, #8]
 8005194:	b913      	cbnz	r3, 800519c <_puts_r+0x1c>
 8005196:	4628      	mov	r0, r5
 8005198:	f000 fa42 	bl	8005620 <__sinit>
 800519c:	4b2c      	ldr	r3, [pc, #176]	; (8005250 <_puts_r+0xd0>)
 800519e:	429c      	cmp	r4, r3
 80051a0:	d120      	bne.n	80051e4 <_puts_r+0x64>
 80051a2:	686c      	ldr	r4, [r5, #4]
 80051a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051a6:	07db      	lsls	r3, r3, #31
 80051a8:	d405      	bmi.n	80051b6 <_puts_r+0x36>
 80051aa:	89a3      	ldrh	r3, [r4, #12]
 80051ac:	0598      	lsls	r0, r3, #22
 80051ae:	d402      	bmi.n	80051b6 <_puts_r+0x36>
 80051b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051b2:	f000 fad3 	bl	800575c <__retarget_lock_acquire_recursive>
 80051b6:	89a3      	ldrh	r3, [r4, #12]
 80051b8:	0719      	lsls	r1, r3, #28
 80051ba:	d51d      	bpl.n	80051f8 <_puts_r+0x78>
 80051bc:	6923      	ldr	r3, [r4, #16]
 80051be:	b1db      	cbz	r3, 80051f8 <_puts_r+0x78>
 80051c0:	3e01      	subs	r6, #1
 80051c2:	68a3      	ldr	r3, [r4, #8]
 80051c4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80051c8:	3b01      	subs	r3, #1
 80051ca:	60a3      	str	r3, [r4, #8]
 80051cc:	bb39      	cbnz	r1, 800521e <_puts_r+0x9e>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	da38      	bge.n	8005244 <_puts_r+0xc4>
 80051d2:	4622      	mov	r2, r4
 80051d4:	210a      	movs	r1, #10
 80051d6:	4628      	mov	r0, r5
 80051d8:	f000 f848 	bl	800526c <__swbuf_r>
 80051dc:	3001      	adds	r0, #1
 80051de:	d011      	beq.n	8005204 <_puts_r+0x84>
 80051e0:	250a      	movs	r5, #10
 80051e2:	e011      	b.n	8005208 <_puts_r+0x88>
 80051e4:	4b1b      	ldr	r3, [pc, #108]	; (8005254 <_puts_r+0xd4>)
 80051e6:	429c      	cmp	r4, r3
 80051e8:	d101      	bne.n	80051ee <_puts_r+0x6e>
 80051ea:	68ac      	ldr	r4, [r5, #8]
 80051ec:	e7da      	b.n	80051a4 <_puts_r+0x24>
 80051ee:	4b1a      	ldr	r3, [pc, #104]	; (8005258 <_puts_r+0xd8>)
 80051f0:	429c      	cmp	r4, r3
 80051f2:	bf08      	it	eq
 80051f4:	68ec      	ldreq	r4, [r5, #12]
 80051f6:	e7d5      	b.n	80051a4 <_puts_r+0x24>
 80051f8:	4621      	mov	r1, r4
 80051fa:	4628      	mov	r0, r5
 80051fc:	f000 f888 	bl	8005310 <__swsetup_r>
 8005200:	2800      	cmp	r0, #0
 8005202:	d0dd      	beq.n	80051c0 <_puts_r+0x40>
 8005204:	f04f 35ff 	mov.w	r5, #4294967295
 8005208:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800520a:	07da      	lsls	r2, r3, #31
 800520c:	d405      	bmi.n	800521a <_puts_r+0x9a>
 800520e:	89a3      	ldrh	r3, [r4, #12]
 8005210:	059b      	lsls	r3, r3, #22
 8005212:	d402      	bmi.n	800521a <_puts_r+0x9a>
 8005214:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005216:	f000 faa2 	bl	800575e <__retarget_lock_release_recursive>
 800521a:	4628      	mov	r0, r5
 800521c:	bd70      	pop	{r4, r5, r6, pc}
 800521e:	2b00      	cmp	r3, #0
 8005220:	da04      	bge.n	800522c <_puts_r+0xac>
 8005222:	69a2      	ldr	r2, [r4, #24]
 8005224:	429a      	cmp	r2, r3
 8005226:	dc06      	bgt.n	8005236 <_puts_r+0xb6>
 8005228:	290a      	cmp	r1, #10
 800522a:	d004      	beq.n	8005236 <_puts_r+0xb6>
 800522c:	6823      	ldr	r3, [r4, #0]
 800522e:	1c5a      	adds	r2, r3, #1
 8005230:	6022      	str	r2, [r4, #0]
 8005232:	7019      	strb	r1, [r3, #0]
 8005234:	e7c5      	b.n	80051c2 <_puts_r+0x42>
 8005236:	4622      	mov	r2, r4
 8005238:	4628      	mov	r0, r5
 800523a:	f000 f817 	bl	800526c <__swbuf_r>
 800523e:	3001      	adds	r0, #1
 8005240:	d1bf      	bne.n	80051c2 <_puts_r+0x42>
 8005242:	e7df      	b.n	8005204 <_puts_r+0x84>
 8005244:	6823      	ldr	r3, [r4, #0]
 8005246:	250a      	movs	r5, #10
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	6022      	str	r2, [r4, #0]
 800524c:	701d      	strb	r5, [r3, #0]
 800524e:	e7db      	b.n	8005208 <_puts_r+0x88>
 8005250:	080062b8 	.word	0x080062b8
 8005254:	080062d8 	.word	0x080062d8
 8005258:	08006298 	.word	0x08006298

0800525c <puts>:
 800525c:	4b02      	ldr	r3, [pc, #8]	; (8005268 <puts+0xc>)
 800525e:	4601      	mov	r1, r0
 8005260:	6818      	ldr	r0, [r3, #0]
 8005262:	f7ff bf8d 	b.w	8005180 <_puts_r>
 8005266:	bf00      	nop
 8005268:	20000010 	.word	0x20000010

0800526c <__swbuf_r>:
 800526c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800526e:	460e      	mov	r6, r1
 8005270:	4614      	mov	r4, r2
 8005272:	4605      	mov	r5, r0
 8005274:	b118      	cbz	r0, 800527e <__swbuf_r+0x12>
 8005276:	6983      	ldr	r3, [r0, #24]
 8005278:	b90b      	cbnz	r3, 800527e <__swbuf_r+0x12>
 800527a:	f000 f9d1 	bl	8005620 <__sinit>
 800527e:	4b21      	ldr	r3, [pc, #132]	; (8005304 <__swbuf_r+0x98>)
 8005280:	429c      	cmp	r4, r3
 8005282:	d12b      	bne.n	80052dc <__swbuf_r+0x70>
 8005284:	686c      	ldr	r4, [r5, #4]
 8005286:	69a3      	ldr	r3, [r4, #24]
 8005288:	60a3      	str	r3, [r4, #8]
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	071a      	lsls	r2, r3, #28
 800528e:	d52f      	bpl.n	80052f0 <__swbuf_r+0x84>
 8005290:	6923      	ldr	r3, [r4, #16]
 8005292:	b36b      	cbz	r3, 80052f0 <__swbuf_r+0x84>
 8005294:	6923      	ldr	r3, [r4, #16]
 8005296:	6820      	ldr	r0, [r4, #0]
 8005298:	1ac0      	subs	r0, r0, r3
 800529a:	6963      	ldr	r3, [r4, #20]
 800529c:	b2f6      	uxtb	r6, r6
 800529e:	4283      	cmp	r3, r0
 80052a0:	4637      	mov	r7, r6
 80052a2:	dc04      	bgt.n	80052ae <__swbuf_r+0x42>
 80052a4:	4621      	mov	r1, r4
 80052a6:	4628      	mov	r0, r5
 80052a8:	f000 f926 	bl	80054f8 <_fflush_r>
 80052ac:	bb30      	cbnz	r0, 80052fc <__swbuf_r+0x90>
 80052ae:	68a3      	ldr	r3, [r4, #8]
 80052b0:	3b01      	subs	r3, #1
 80052b2:	60a3      	str	r3, [r4, #8]
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	6022      	str	r2, [r4, #0]
 80052ba:	701e      	strb	r6, [r3, #0]
 80052bc:	6963      	ldr	r3, [r4, #20]
 80052be:	3001      	adds	r0, #1
 80052c0:	4283      	cmp	r3, r0
 80052c2:	d004      	beq.n	80052ce <__swbuf_r+0x62>
 80052c4:	89a3      	ldrh	r3, [r4, #12]
 80052c6:	07db      	lsls	r3, r3, #31
 80052c8:	d506      	bpl.n	80052d8 <__swbuf_r+0x6c>
 80052ca:	2e0a      	cmp	r6, #10
 80052cc:	d104      	bne.n	80052d8 <__swbuf_r+0x6c>
 80052ce:	4621      	mov	r1, r4
 80052d0:	4628      	mov	r0, r5
 80052d2:	f000 f911 	bl	80054f8 <_fflush_r>
 80052d6:	b988      	cbnz	r0, 80052fc <__swbuf_r+0x90>
 80052d8:	4638      	mov	r0, r7
 80052da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052dc:	4b0a      	ldr	r3, [pc, #40]	; (8005308 <__swbuf_r+0x9c>)
 80052de:	429c      	cmp	r4, r3
 80052e0:	d101      	bne.n	80052e6 <__swbuf_r+0x7a>
 80052e2:	68ac      	ldr	r4, [r5, #8]
 80052e4:	e7cf      	b.n	8005286 <__swbuf_r+0x1a>
 80052e6:	4b09      	ldr	r3, [pc, #36]	; (800530c <__swbuf_r+0xa0>)
 80052e8:	429c      	cmp	r4, r3
 80052ea:	bf08      	it	eq
 80052ec:	68ec      	ldreq	r4, [r5, #12]
 80052ee:	e7ca      	b.n	8005286 <__swbuf_r+0x1a>
 80052f0:	4621      	mov	r1, r4
 80052f2:	4628      	mov	r0, r5
 80052f4:	f000 f80c 	bl	8005310 <__swsetup_r>
 80052f8:	2800      	cmp	r0, #0
 80052fa:	d0cb      	beq.n	8005294 <__swbuf_r+0x28>
 80052fc:	f04f 37ff 	mov.w	r7, #4294967295
 8005300:	e7ea      	b.n	80052d8 <__swbuf_r+0x6c>
 8005302:	bf00      	nop
 8005304:	080062b8 	.word	0x080062b8
 8005308:	080062d8 	.word	0x080062d8
 800530c:	08006298 	.word	0x08006298

08005310 <__swsetup_r>:
 8005310:	4b32      	ldr	r3, [pc, #200]	; (80053dc <__swsetup_r+0xcc>)
 8005312:	b570      	push	{r4, r5, r6, lr}
 8005314:	681d      	ldr	r5, [r3, #0]
 8005316:	4606      	mov	r6, r0
 8005318:	460c      	mov	r4, r1
 800531a:	b125      	cbz	r5, 8005326 <__swsetup_r+0x16>
 800531c:	69ab      	ldr	r3, [r5, #24]
 800531e:	b913      	cbnz	r3, 8005326 <__swsetup_r+0x16>
 8005320:	4628      	mov	r0, r5
 8005322:	f000 f97d 	bl	8005620 <__sinit>
 8005326:	4b2e      	ldr	r3, [pc, #184]	; (80053e0 <__swsetup_r+0xd0>)
 8005328:	429c      	cmp	r4, r3
 800532a:	d10f      	bne.n	800534c <__swsetup_r+0x3c>
 800532c:	686c      	ldr	r4, [r5, #4]
 800532e:	89a3      	ldrh	r3, [r4, #12]
 8005330:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005334:	0719      	lsls	r1, r3, #28
 8005336:	d42c      	bmi.n	8005392 <__swsetup_r+0x82>
 8005338:	06dd      	lsls	r5, r3, #27
 800533a:	d411      	bmi.n	8005360 <__swsetup_r+0x50>
 800533c:	2309      	movs	r3, #9
 800533e:	6033      	str	r3, [r6, #0]
 8005340:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005344:	81a3      	strh	r3, [r4, #12]
 8005346:	f04f 30ff 	mov.w	r0, #4294967295
 800534a:	e03e      	b.n	80053ca <__swsetup_r+0xba>
 800534c:	4b25      	ldr	r3, [pc, #148]	; (80053e4 <__swsetup_r+0xd4>)
 800534e:	429c      	cmp	r4, r3
 8005350:	d101      	bne.n	8005356 <__swsetup_r+0x46>
 8005352:	68ac      	ldr	r4, [r5, #8]
 8005354:	e7eb      	b.n	800532e <__swsetup_r+0x1e>
 8005356:	4b24      	ldr	r3, [pc, #144]	; (80053e8 <__swsetup_r+0xd8>)
 8005358:	429c      	cmp	r4, r3
 800535a:	bf08      	it	eq
 800535c:	68ec      	ldreq	r4, [r5, #12]
 800535e:	e7e6      	b.n	800532e <__swsetup_r+0x1e>
 8005360:	0758      	lsls	r0, r3, #29
 8005362:	d512      	bpl.n	800538a <__swsetup_r+0x7a>
 8005364:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005366:	b141      	cbz	r1, 800537a <__swsetup_r+0x6a>
 8005368:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800536c:	4299      	cmp	r1, r3
 800536e:	d002      	beq.n	8005376 <__swsetup_r+0x66>
 8005370:	4630      	mov	r0, r6
 8005372:	f000 fa5b 	bl	800582c <_free_r>
 8005376:	2300      	movs	r3, #0
 8005378:	6363      	str	r3, [r4, #52]	; 0x34
 800537a:	89a3      	ldrh	r3, [r4, #12]
 800537c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005380:	81a3      	strh	r3, [r4, #12]
 8005382:	2300      	movs	r3, #0
 8005384:	6063      	str	r3, [r4, #4]
 8005386:	6923      	ldr	r3, [r4, #16]
 8005388:	6023      	str	r3, [r4, #0]
 800538a:	89a3      	ldrh	r3, [r4, #12]
 800538c:	f043 0308 	orr.w	r3, r3, #8
 8005390:	81a3      	strh	r3, [r4, #12]
 8005392:	6923      	ldr	r3, [r4, #16]
 8005394:	b94b      	cbnz	r3, 80053aa <__swsetup_r+0x9a>
 8005396:	89a3      	ldrh	r3, [r4, #12]
 8005398:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800539c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053a0:	d003      	beq.n	80053aa <__swsetup_r+0x9a>
 80053a2:	4621      	mov	r1, r4
 80053a4:	4630      	mov	r0, r6
 80053a6:	f000 fa01 	bl	80057ac <__smakebuf_r>
 80053aa:	89a0      	ldrh	r0, [r4, #12]
 80053ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053b0:	f010 0301 	ands.w	r3, r0, #1
 80053b4:	d00a      	beq.n	80053cc <__swsetup_r+0xbc>
 80053b6:	2300      	movs	r3, #0
 80053b8:	60a3      	str	r3, [r4, #8]
 80053ba:	6963      	ldr	r3, [r4, #20]
 80053bc:	425b      	negs	r3, r3
 80053be:	61a3      	str	r3, [r4, #24]
 80053c0:	6923      	ldr	r3, [r4, #16]
 80053c2:	b943      	cbnz	r3, 80053d6 <__swsetup_r+0xc6>
 80053c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80053c8:	d1ba      	bne.n	8005340 <__swsetup_r+0x30>
 80053ca:	bd70      	pop	{r4, r5, r6, pc}
 80053cc:	0781      	lsls	r1, r0, #30
 80053ce:	bf58      	it	pl
 80053d0:	6963      	ldrpl	r3, [r4, #20]
 80053d2:	60a3      	str	r3, [r4, #8]
 80053d4:	e7f4      	b.n	80053c0 <__swsetup_r+0xb0>
 80053d6:	2000      	movs	r0, #0
 80053d8:	e7f7      	b.n	80053ca <__swsetup_r+0xba>
 80053da:	bf00      	nop
 80053dc:	20000010 	.word	0x20000010
 80053e0:	080062b8 	.word	0x080062b8
 80053e4:	080062d8 	.word	0x080062d8
 80053e8:	08006298 	.word	0x08006298

080053ec <__sflush_r>:
 80053ec:	898a      	ldrh	r2, [r1, #12]
 80053ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053f2:	4605      	mov	r5, r0
 80053f4:	0710      	lsls	r0, r2, #28
 80053f6:	460c      	mov	r4, r1
 80053f8:	d458      	bmi.n	80054ac <__sflush_r+0xc0>
 80053fa:	684b      	ldr	r3, [r1, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	dc05      	bgt.n	800540c <__sflush_r+0x20>
 8005400:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005402:	2b00      	cmp	r3, #0
 8005404:	dc02      	bgt.n	800540c <__sflush_r+0x20>
 8005406:	2000      	movs	r0, #0
 8005408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800540c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800540e:	2e00      	cmp	r6, #0
 8005410:	d0f9      	beq.n	8005406 <__sflush_r+0x1a>
 8005412:	2300      	movs	r3, #0
 8005414:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005418:	682f      	ldr	r7, [r5, #0]
 800541a:	602b      	str	r3, [r5, #0]
 800541c:	d032      	beq.n	8005484 <__sflush_r+0x98>
 800541e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005420:	89a3      	ldrh	r3, [r4, #12]
 8005422:	075a      	lsls	r2, r3, #29
 8005424:	d505      	bpl.n	8005432 <__sflush_r+0x46>
 8005426:	6863      	ldr	r3, [r4, #4]
 8005428:	1ac0      	subs	r0, r0, r3
 800542a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800542c:	b10b      	cbz	r3, 8005432 <__sflush_r+0x46>
 800542e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005430:	1ac0      	subs	r0, r0, r3
 8005432:	2300      	movs	r3, #0
 8005434:	4602      	mov	r2, r0
 8005436:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005438:	6a21      	ldr	r1, [r4, #32]
 800543a:	4628      	mov	r0, r5
 800543c:	47b0      	blx	r6
 800543e:	1c43      	adds	r3, r0, #1
 8005440:	89a3      	ldrh	r3, [r4, #12]
 8005442:	d106      	bne.n	8005452 <__sflush_r+0x66>
 8005444:	6829      	ldr	r1, [r5, #0]
 8005446:	291d      	cmp	r1, #29
 8005448:	d82c      	bhi.n	80054a4 <__sflush_r+0xb8>
 800544a:	4a2a      	ldr	r2, [pc, #168]	; (80054f4 <__sflush_r+0x108>)
 800544c:	40ca      	lsrs	r2, r1
 800544e:	07d6      	lsls	r6, r2, #31
 8005450:	d528      	bpl.n	80054a4 <__sflush_r+0xb8>
 8005452:	2200      	movs	r2, #0
 8005454:	6062      	str	r2, [r4, #4]
 8005456:	04d9      	lsls	r1, r3, #19
 8005458:	6922      	ldr	r2, [r4, #16]
 800545a:	6022      	str	r2, [r4, #0]
 800545c:	d504      	bpl.n	8005468 <__sflush_r+0x7c>
 800545e:	1c42      	adds	r2, r0, #1
 8005460:	d101      	bne.n	8005466 <__sflush_r+0x7a>
 8005462:	682b      	ldr	r3, [r5, #0]
 8005464:	b903      	cbnz	r3, 8005468 <__sflush_r+0x7c>
 8005466:	6560      	str	r0, [r4, #84]	; 0x54
 8005468:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800546a:	602f      	str	r7, [r5, #0]
 800546c:	2900      	cmp	r1, #0
 800546e:	d0ca      	beq.n	8005406 <__sflush_r+0x1a>
 8005470:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005474:	4299      	cmp	r1, r3
 8005476:	d002      	beq.n	800547e <__sflush_r+0x92>
 8005478:	4628      	mov	r0, r5
 800547a:	f000 f9d7 	bl	800582c <_free_r>
 800547e:	2000      	movs	r0, #0
 8005480:	6360      	str	r0, [r4, #52]	; 0x34
 8005482:	e7c1      	b.n	8005408 <__sflush_r+0x1c>
 8005484:	6a21      	ldr	r1, [r4, #32]
 8005486:	2301      	movs	r3, #1
 8005488:	4628      	mov	r0, r5
 800548a:	47b0      	blx	r6
 800548c:	1c41      	adds	r1, r0, #1
 800548e:	d1c7      	bne.n	8005420 <__sflush_r+0x34>
 8005490:	682b      	ldr	r3, [r5, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d0c4      	beq.n	8005420 <__sflush_r+0x34>
 8005496:	2b1d      	cmp	r3, #29
 8005498:	d001      	beq.n	800549e <__sflush_r+0xb2>
 800549a:	2b16      	cmp	r3, #22
 800549c:	d101      	bne.n	80054a2 <__sflush_r+0xb6>
 800549e:	602f      	str	r7, [r5, #0]
 80054a0:	e7b1      	b.n	8005406 <__sflush_r+0x1a>
 80054a2:	89a3      	ldrh	r3, [r4, #12]
 80054a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054a8:	81a3      	strh	r3, [r4, #12]
 80054aa:	e7ad      	b.n	8005408 <__sflush_r+0x1c>
 80054ac:	690f      	ldr	r7, [r1, #16]
 80054ae:	2f00      	cmp	r7, #0
 80054b0:	d0a9      	beq.n	8005406 <__sflush_r+0x1a>
 80054b2:	0793      	lsls	r3, r2, #30
 80054b4:	680e      	ldr	r6, [r1, #0]
 80054b6:	bf08      	it	eq
 80054b8:	694b      	ldreq	r3, [r1, #20]
 80054ba:	600f      	str	r7, [r1, #0]
 80054bc:	bf18      	it	ne
 80054be:	2300      	movne	r3, #0
 80054c0:	eba6 0807 	sub.w	r8, r6, r7
 80054c4:	608b      	str	r3, [r1, #8]
 80054c6:	f1b8 0f00 	cmp.w	r8, #0
 80054ca:	dd9c      	ble.n	8005406 <__sflush_r+0x1a>
 80054cc:	6a21      	ldr	r1, [r4, #32]
 80054ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80054d0:	4643      	mov	r3, r8
 80054d2:	463a      	mov	r2, r7
 80054d4:	4628      	mov	r0, r5
 80054d6:	47b0      	blx	r6
 80054d8:	2800      	cmp	r0, #0
 80054da:	dc06      	bgt.n	80054ea <__sflush_r+0xfe>
 80054dc:	89a3      	ldrh	r3, [r4, #12]
 80054de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054e2:	81a3      	strh	r3, [r4, #12]
 80054e4:	f04f 30ff 	mov.w	r0, #4294967295
 80054e8:	e78e      	b.n	8005408 <__sflush_r+0x1c>
 80054ea:	4407      	add	r7, r0
 80054ec:	eba8 0800 	sub.w	r8, r8, r0
 80054f0:	e7e9      	b.n	80054c6 <__sflush_r+0xda>
 80054f2:	bf00      	nop
 80054f4:	20400001 	.word	0x20400001

080054f8 <_fflush_r>:
 80054f8:	b538      	push	{r3, r4, r5, lr}
 80054fa:	690b      	ldr	r3, [r1, #16]
 80054fc:	4605      	mov	r5, r0
 80054fe:	460c      	mov	r4, r1
 8005500:	b913      	cbnz	r3, 8005508 <_fflush_r+0x10>
 8005502:	2500      	movs	r5, #0
 8005504:	4628      	mov	r0, r5
 8005506:	bd38      	pop	{r3, r4, r5, pc}
 8005508:	b118      	cbz	r0, 8005512 <_fflush_r+0x1a>
 800550a:	6983      	ldr	r3, [r0, #24]
 800550c:	b90b      	cbnz	r3, 8005512 <_fflush_r+0x1a>
 800550e:	f000 f887 	bl	8005620 <__sinit>
 8005512:	4b14      	ldr	r3, [pc, #80]	; (8005564 <_fflush_r+0x6c>)
 8005514:	429c      	cmp	r4, r3
 8005516:	d11b      	bne.n	8005550 <_fflush_r+0x58>
 8005518:	686c      	ldr	r4, [r5, #4]
 800551a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d0ef      	beq.n	8005502 <_fflush_r+0xa>
 8005522:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005524:	07d0      	lsls	r0, r2, #31
 8005526:	d404      	bmi.n	8005532 <_fflush_r+0x3a>
 8005528:	0599      	lsls	r1, r3, #22
 800552a:	d402      	bmi.n	8005532 <_fflush_r+0x3a>
 800552c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800552e:	f000 f915 	bl	800575c <__retarget_lock_acquire_recursive>
 8005532:	4628      	mov	r0, r5
 8005534:	4621      	mov	r1, r4
 8005536:	f7ff ff59 	bl	80053ec <__sflush_r>
 800553a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800553c:	07da      	lsls	r2, r3, #31
 800553e:	4605      	mov	r5, r0
 8005540:	d4e0      	bmi.n	8005504 <_fflush_r+0xc>
 8005542:	89a3      	ldrh	r3, [r4, #12]
 8005544:	059b      	lsls	r3, r3, #22
 8005546:	d4dd      	bmi.n	8005504 <_fflush_r+0xc>
 8005548:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800554a:	f000 f908 	bl	800575e <__retarget_lock_release_recursive>
 800554e:	e7d9      	b.n	8005504 <_fflush_r+0xc>
 8005550:	4b05      	ldr	r3, [pc, #20]	; (8005568 <_fflush_r+0x70>)
 8005552:	429c      	cmp	r4, r3
 8005554:	d101      	bne.n	800555a <_fflush_r+0x62>
 8005556:	68ac      	ldr	r4, [r5, #8]
 8005558:	e7df      	b.n	800551a <_fflush_r+0x22>
 800555a:	4b04      	ldr	r3, [pc, #16]	; (800556c <_fflush_r+0x74>)
 800555c:	429c      	cmp	r4, r3
 800555e:	bf08      	it	eq
 8005560:	68ec      	ldreq	r4, [r5, #12]
 8005562:	e7da      	b.n	800551a <_fflush_r+0x22>
 8005564:	080062b8 	.word	0x080062b8
 8005568:	080062d8 	.word	0x080062d8
 800556c:	08006298 	.word	0x08006298

08005570 <std>:
 8005570:	2300      	movs	r3, #0
 8005572:	b510      	push	{r4, lr}
 8005574:	4604      	mov	r4, r0
 8005576:	e9c0 3300 	strd	r3, r3, [r0]
 800557a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800557e:	6083      	str	r3, [r0, #8]
 8005580:	8181      	strh	r1, [r0, #12]
 8005582:	6643      	str	r3, [r0, #100]	; 0x64
 8005584:	81c2      	strh	r2, [r0, #14]
 8005586:	6183      	str	r3, [r0, #24]
 8005588:	4619      	mov	r1, r3
 800558a:	2208      	movs	r2, #8
 800558c:	305c      	adds	r0, #92	; 0x5c
 800558e:	f7ff fdd7 	bl	8005140 <memset>
 8005592:	4b05      	ldr	r3, [pc, #20]	; (80055a8 <std+0x38>)
 8005594:	6263      	str	r3, [r4, #36]	; 0x24
 8005596:	4b05      	ldr	r3, [pc, #20]	; (80055ac <std+0x3c>)
 8005598:	62a3      	str	r3, [r4, #40]	; 0x28
 800559a:	4b05      	ldr	r3, [pc, #20]	; (80055b0 <std+0x40>)
 800559c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800559e:	4b05      	ldr	r3, [pc, #20]	; (80055b4 <std+0x44>)
 80055a0:	6224      	str	r4, [r4, #32]
 80055a2:	6323      	str	r3, [r4, #48]	; 0x30
 80055a4:	bd10      	pop	{r4, pc}
 80055a6:	bf00      	nop
 80055a8:	08005fe9 	.word	0x08005fe9
 80055ac:	0800600b 	.word	0x0800600b
 80055b0:	08006043 	.word	0x08006043
 80055b4:	08006067 	.word	0x08006067

080055b8 <_cleanup_r>:
 80055b8:	4901      	ldr	r1, [pc, #4]	; (80055c0 <_cleanup_r+0x8>)
 80055ba:	f000 b8af 	b.w	800571c <_fwalk_reent>
 80055be:	bf00      	nop
 80055c0:	080054f9 	.word	0x080054f9

080055c4 <__sfmoreglue>:
 80055c4:	b570      	push	{r4, r5, r6, lr}
 80055c6:	2268      	movs	r2, #104	; 0x68
 80055c8:	1e4d      	subs	r5, r1, #1
 80055ca:	4355      	muls	r5, r2
 80055cc:	460e      	mov	r6, r1
 80055ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80055d2:	f000 f997 	bl	8005904 <_malloc_r>
 80055d6:	4604      	mov	r4, r0
 80055d8:	b140      	cbz	r0, 80055ec <__sfmoreglue+0x28>
 80055da:	2100      	movs	r1, #0
 80055dc:	e9c0 1600 	strd	r1, r6, [r0]
 80055e0:	300c      	adds	r0, #12
 80055e2:	60a0      	str	r0, [r4, #8]
 80055e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80055e8:	f7ff fdaa 	bl	8005140 <memset>
 80055ec:	4620      	mov	r0, r4
 80055ee:	bd70      	pop	{r4, r5, r6, pc}

080055f0 <__sfp_lock_acquire>:
 80055f0:	4801      	ldr	r0, [pc, #4]	; (80055f8 <__sfp_lock_acquire+0x8>)
 80055f2:	f000 b8b3 	b.w	800575c <__retarget_lock_acquire_recursive>
 80055f6:	bf00      	nop
 80055f8:	20000ecd 	.word	0x20000ecd

080055fc <__sfp_lock_release>:
 80055fc:	4801      	ldr	r0, [pc, #4]	; (8005604 <__sfp_lock_release+0x8>)
 80055fe:	f000 b8ae 	b.w	800575e <__retarget_lock_release_recursive>
 8005602:	bf00      	nop
 8005604:	20000ecd 	.word	0x20000ecd

08005608 <__sinit_lock_acquire>:
 8005608:	4801      	ldr	r0, [pc, #4]	; (8005610 <__sinit_lock_acquire+0x8>)
 800560a:	f000 b8a7 	b.w	800575c <__retarget_lock_acquire_recursive>
 800560e:	bf00      	nop
 8005610:	20000ece 	.word	0x20000ece

08005614 <__sinit_lock_release>:
 8005614:	4801      	ldr	r0, [pc, #4]	; (800561c <__sinit_lock_release+0x8>)
 8005616:	f000 b8a2 	b.w	800575e <__retarget_lock_release_recursive>
 800561a:	bf00      	nop
 800561c:	20000ece 	.word	0x20000ece

08005620 <__sinit>:
 8005620:	b510      	push	{r4, lr}
 8005622:	4604      	mov	r4, r0
 8005624:	f7ff fff0 	bl	8005608 <__sinit_lock_acquire>
 8005628:	69a3      	ldr	r3, [r4, #24]
 800562a:	b11b      	cbz	r3, 8005634 <__sinit+0x14>
 800562c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005630:	f7ff bff0 	b.w	8005614 <__sinit_lock_release>
 8005634:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005638:	6523      	str	r3, [r4, #80]	; 0x50
 800563a:	4b13      	ldr	r3, [pc, #76]	; (8005688 <__sinit+0x68>)
 800563c:	4a13      	ldr	r2, [pc, #76]	; (800568c <__sinit+0x6c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	62a2      	str	r2, [r4, #40]	; 0x28
 8005642:	42a3      	cmp	r3, r4
 8005644:	bf04      	itt	eq
 8005646:	2301      	moveq	r3, #1
 8005648:	61a3      	streq	r3, [r4, #24]
 800564a:	4620      	mov	r0, r4
 800564c:	f000 f820 	bl	8005690 <__sfp>
 8005650:	6060      	str	r0, [r4, #4]
 8005652:	4620      	mov	r0, r4
 8005654:	f000 f81c 	bl	8005690 <__sfp>
 8005658:	60a0      	str	r0, [r4, #8]
 800565a:	4620      	mov	r0, r4
 800565c:	f000 f818 	bl	8005690 <__sfp>
 8005660:	2200      	movs	r2, #0
 8005662:	60e0      	str	r0, [r4, #12]
 8005664:	2104      	movs	r1, #4
 8005666:	6860      	ldr	r0, [r4, #4]
 8005668:	f7ff ff82 	bl	8005570 <std>
 800566c:	68a0      	ldr	r0, [r4, #8]
 800566e:	2201      	movs	r2, #1
 8005670:	2109      	movs	r1, #9
 8005672:	f7ff ff7d 	bl	8005570 <std>
 8005676:	68e0      	ldr	r0, [r4, #12]
 8005678:	2202      	movs	r2, #2
 800567a:	2112      	movs	r1, #18
 800567c:	f7ff ff78 	bl	8005570 <std>
 8005680:	2301      	movs	r3, #1
 8005682:	61a3      	str	r3, [r4, #24]
 8005684:	e7d2      	b.n	800562c <__sinit+0xc>
 8005686:	bf00      	nop
 8005688:	08006294 	.word	0x08006294
 800568c:	080055b9 	.word	0x080055b9

08005690 <__sfp>:
 8005690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005692:	4607      	mov	r7, r0
 8005694:	f7ff ffac 	bl	80055f0 <__sfp_lock_acquire>
 8005698:	4b1e      	ldr	r3, [pc, #120]	; (8005714 <__sfp+0x84>)
 800569a:	681e      	ldr	r6, [r3, #0]
 800569c:	69b3      	ldr	r3, [r6, #24]
 800569e:	b913      	cbnz	r3, 80056a6 <__sfp+0x16>
 80056a0:	4630      	mov	r0, r6
 80056a2:	f7ff ffbd 	bl	8005620 <__sinit>
 80056a6:	3648      	adds	r6, #72	; 0x48
 80056a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80056ac:	3b01      	subs	r3, #1
 80056ae:	d503      	bpl.n	80056b8 <__sfp+0x28>
 80056b0:	6833      	ldr	r3, [r6, #0]
 80056b2:	b30b      	cbz	r3, 80056f8 <__sfp+0x68>
 80056b4:	6836      	ldr	r6, [r6, #0]
 80056b6:	e7f7      	b.n	80056a8 <__sfp+0x18>
 80056b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80056bc:	b9d5      	cbnz	r5, 80056f4 <__sfp+0x64>
 80056be:	4b16      	ldr	r3, [pc, #88]	; (8005718 <__sfp+0x88>)
 80056c0:	60e3      	str	r3, [r4, #12]
 80056c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80056c6:	6665      	str	r5, [r4, #100]	; 0x64
 80056c8:	f000 f847 	bl	800575a <__retarget_lock_init_recursive>
 80056cc:	f7ff ff96 	bl	80055fc <__sfp_lock_release>
 80056d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80056d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80056d8:	6025      	str	r5, [r4, #0]
 80056da:	61a5      	str	r5, [r4, #24]
 80056dc:	2208      	movs	r2, #8
 80056de:	4629      	mov	r1, r5
 80056e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80056e4:	f7ff fd2c 	bl	8005140 <memset>
 80056e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80056ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80056f0:	4620      	mov	r0, r4
 80056f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056f4:	3468      	adds	r4, #104	; 0x68
 80056f6:	e7d9      	b.n	80056ac <__sfp+0x1c>
 80056f8:	2104      	movs	r1, #4
 80056fa:	4638      	mov	r0, r7
 80056fc:	f7ff ff62 	bl	80055c4 <__sfmoreglue>
 8005700:	4604      	mov	r4, r0
 8005702:	6030      	str	r0, [r6, #0]
 8005704:	2800      	cmp	r0, #0
 8005706:	d1d5      	bne.n	80056b4 <__sfp+0x24>
 8005708:	f7ff ff78 	bl	80055fc <__sfp_lock_release>
 800570c:	230c      	movs	r3, #12
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	e7ee      	b.n	80056f0 <__sfp+0x60>
 8005712:	bf00      	nop
 8005714:	08006294 	.word	0x08006294
 8005718:	ffff0001 	.word	0xffff0001

0800571c <_fwalk_reent>:
 800571c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005720:	4606      	mov	r6, r0
 8005722:	4688      	mov	r8, r1
 8005724:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005728:	2700      	movs	r7, #0
 800572a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800572e:	f1b9 0901 	subs.w	r9, r9, #1
 8005732:	d505      	bpl.n	8005740 <_fwalk_reent+0x24>
 8005734:	6824      	ldr	r4, [r4, #0]
 8005736:	2c00      	cmp	r4, #0
 8005738:	d1f7      	bne.n	800572a <_fwalk_reent+0xe>
 800573a:	4638      	mov	r0, r7
 800573c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005740:	89ab      	ldrh	r3, [r5, #12]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d907      	bls.n	8005756 <_fwalk_reent+0x3a>
 8005746:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800574a:	3301      	adds	r3, #1
 800574c:	d003      	beq.n	8005756 <_fwalk_reent+0x3a>
 800574e:	4629      	mov	r1, r5
 8005750:	4630      	mov	r0, r6
 8005752:	47c0      	blx	r8
 8005754:	4307      	orrs	r7, r0
 8005756:	3568      	adds	r5, #104	; 0x68
 8005758:	e7e9      	b.n	800572e <_fwalk_reent+0x12>

0800575a <__retarget_lock_init_recursive>:
 800575a:	4770      	bx	lr

0800575c <__retarget_lock_acquire_recursive>:
 800575c:	4770      	bx	lr

0800575e <__retarget_lock_release_recursive>:
 800575e:	4770      	bx	lr

08005760 <__swhatbuf_r>:
 8005760:	b570      	push	{r4, r5, r6, lr}
 8005762:	460e      	mov	r6, r1
 8005764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005768:	2900      	cmp	r1, #0
 800576a:	b096      	sub	sp, #88	; 0x58
 800576c:	4614      	mov	r4, r2
 800576e:	461d      	mov	r5, r3
 8005770:	da08      	bge.n	8005784 <__swhatbuf_r+0x24>
 8005772:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	602a      	str	r2, [r5, #0]
 800577a:	061a      	lsls	r2, r3, #24
 800577c:	d410      	bmi.n	80057a0 <__swhatbuf_r+0x40>
 800577e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005782:	e00e      	b.n	80057a2 <__swhatbuf_r+0x42>
 8005784:	466a      	mov	r2, sp
 8005786:	f000 fc95 	bl	80060b4 <_fstat_r>
 800578a:	2800      	cmp	r0, #0
 800578c:	dbf1      	blt.n	8005772 <__swhatbuf_r+0x12>
 800578e:	9a01      	ldr	r2, [sp, #4]
 8005790:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005794:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005798:	425a      	negs	r2, r3
 800579a:	415a      	adcs	r2, r3
 800579c:	602a      	str	r2, [r5, #0]
 800579e:	e7ee      	b.n	800577e <__swhatbuf_r+0x1e>
 80057a0:	2340      	movs	r3, #64	; 0x40
 80057a2:	2000      	movs	r0, #0
 80057a4:	6023      	str	r3, [r4, #0]
 80057a6:	b016      	add	sp, #88	; 0x58
 80057a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080057ac <__smakebuf_r>:
 80057ac:	898b      	ldrh	r3, [r1, #12]
 80057ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80057b0:	079d      	lsls	r5, r3, #30
 80057b2:	4606      	mov	r6, r0
 80057b4:	460c      	mov	r4, r1
 80057b6:	d507      	bpl.n	80057c8 <__smakebuf_r+0x1c>
 80057b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80057bc:	6023      	str	r3, [r4, #0]
 80057be:	6123      	str	r3, [r4, #16]
 80057c0:	2301      	movs	r3, #1
 80057c2:	6163      	str	r3, [r4, #20]
 80057c4:	b002      	add	sp, #8
 80057c6:	bd70      	pop	{r4, r5, r6, pc}
 80057c8:	ab01      	add	r3, sp, #4
 80057ca:	466a      	mov	r2, sp
 80057cc:	f7ff ffc8 	bl	8005760 <__swhatbuf_r>
 80057d0:	9900      	ldr	r1, [sp, #0]
 80057d2:	4605      	mov	r5, r0
 80057d4:	4630      	mov	r0, r6
 80057d6:	f000 f895 	bl	8005904 <_malloc_r>
 80057da:	b948      	cbnz	r0, 80057f0 <__smakebuf_r+0x44>
 80057dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e0:	059a      	lsls	r2, r3, #22
 80057e2:	d4ef      	bmi.n	80057c4 <__smakebuf_r+0x18>
 80057e4:	f023 0303 	bic.w	r3, r3, #3
 80057e8:	f043 0302 	orr.w	r3, r3, #2
 80057ec:	81a3      	strh	r3, [r4, #12]
 80057ee:	e7e3      	b.n	80057b8 <__smakebuf_r+0xc>
 80057f0:	4b0d      	ldr	r3, [pc, #52]	; (8005828 <__smakebuf_r+0x7c>)
 80057f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80057f4:	89a3      	ldrh	r3, [r4, #12]
 80057f6:	6020      	str	r0, [r4, #0]
 80057f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057fc:	81a3      	strh	r3, [r4, #12]
 80057fe:	9b00      	ldr	r3, [sp, #0]
 8005800:	6163      	str	r3, [r4, #20]
 8005802:	9b01      	ldr	r3, [sp, #4]
 8005804:	6120      	str	r0, [r4, #16]
 8005806:	b15b      	cbz	r3, 8005820 <__smakebuf_r+0x74>
 8005808:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800580c:	4630      	mov	r0, r6
 800580e:	f000 fc63 	bl	80060d8 <_isatty_r>
 8005812:	b128      	cbz	r0, 8005820 <__smakebuf_r+0x74>
 8005814:	89a3      	ldrh	r3, [r4, #12]
 8005816:	f023 0303 	bic.w	r3, r3, #3
 800581a:	f043 0301 	orr.w	r3, r3, #1
 800581e:	81a3      	strh	r3, [r4, #12]
 8005820:	89a0      	ldrh	r0, [r4, #12]
 8005822:	4305      	orrs	r5, r0
 8005824:	81a5      	strh	r5, [r4, #12]
 8005826:	e7cd      	b.n	80057c4 <__smakebuf_r+0x18>
 8005828:	080055b9 	.word	0x080055b9

0800582c <_free_r>:
 800582c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800582e:	2900      	cmp	r1, #0
 8005830:	d044      	beq.n	80058bc <_free_r+0x90>
 8005832:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005836:	9001      	str	r0, [sp, #4]
 8005838:	2b00      	cmp	r3, #0
 800583a:	f1a1 0404 	sub.w	r4, r1, #4
 800583e:	bfb8      	it	lt
 8005840:	18e4      	addlt	r4, r4, r3
 8005842:	f000 fc6b 	bl	800611c <__malloc_lock>
 8005846:	4a1e      	ldr	r2, [pc, #120]	; (80058c0 <_free_r+0x94>)
 8005848:	9801      	ldr	r0, [sp, #4]
 800584a:	6813      	ldr	r3, [r2, #0]
 800584c:	b933      	cbnz	r3, 800585c <_free_r+0x30>
 800584e:	6063      	str	r3, [r4, #4]
 8005850:	6014      	str	r4, [r2, #0]
 8005852:	b003      	add	sp, #12
 8005854:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005858:	f000 bc66 	b.w	8006128 <__malloc_unlock>
 800585c:	42a3      	cmp	r3, r4
 800585e:	d908      	bls.n	8005872 <_free_r+0x46>
 8005860:	6825      	ldr	r5, [r4, #0]
 8005862:	1961      	adds	r1, r4, r5
 8005864:	428b      	cmp	r3, r1
 8005866:	bf01      	itttt	eq
 8005868:	6819      	ldreq	r1, [r3, #0]
 800586a:	685b      	ldreq	r3, [r3, #4]
 800586c:	1949      	addeq	r1, r1, r5
 800586e:	6021      	streq	r1, [r4, #0]
 8005870:	e7ed      	b.n	800584e <_free_r+0x22>
 8005872:	461a      	mov	r2, r3
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	b10b      	cbz	r3, 800587c <_free_r+0x50>
 8005878:	42a3      	cmp	r3, r4
 800587a:	d9fa      	bls.n	8005872 <_free_r+0x46>
 800587c:	6811      	ldr	r1, [r2, #0]
 800587e:	1855      	adds	r5, r2, r1
 8005880:	42a5      	cmp	r5, r4
 8005882:	d10b      	bne.n	800589c <_free_r+0x70>
 8005884:	6824      	ldr	r4, [r4, #0]
 8005886:	4421      	add	r1, r4
 8005888:	1854      	adds	r4, r2, r1
 800588a:	42a3      	cmp	r3, r4
 800588c:	6011      	str	r1, [r2, #0]
 800588e:	d1e0      	bne.n	8005852 <_free_r+0x26>
 8005890:	681c      	ldr	r4, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	6053      	str	r3, [r2, #4]
 8005896:	4421      	add	r1, r4
 8005898:	6011      	str	r1, [r2, #0]
 800589a:	e7da      	b.n	8005852 <_free_r+0x26>
 800589c:	d902      	bls.n	80058a4 <_free_r+0x78>
 800589e:	230c      	movs	r3, #12
 80058a0:	6003      	str	r3, [r0, #0]
 80058a2:	e7d6      	b.n	8005852 <_free_r+0x26>
 80058a4:	6825      	ldr	r5, [r4, #0]
 80058a6:	1961      	adds	r1, r4, r5
 80058a8:	428b      	cmp	r3, r1
 80058aa:	bf04      	itt	eq
 80058ac:	6819      	ldreq	r1, [r3, #0]
 80058ae:	685b      	ldreq	r3, [r3, #4]
 80058b0:	6063      	str	r3, [r4, #4]
 80058b2:	bf04      	itt	eq
 80058b4:	1949      	addeq	r1, r1, r5
 80058b6:	6021      	streq	r1, [r4, #0]
 80058b8:	6054      	str	r4, [r2, #4]
 80058ba:	e7ca      	b.n	8005852 <_free_r+0x26>
 80058bc:	b003      	add	sp, #12
 80058be:	bd30      	pop	{r4, r5, pc}
 80058c0:	20000ed0 	.word	0x20000ed0

080058c4 <sbrk_aligned>:
 80058c4:	b570      	push	{r4, r5, r6, lr}
 80058c6:	4e0e      	ldr	r6, [pc, #56]	; (8005900 <sbrk_aligned+0x3c>)
 80058c8:	460c      	mov	r4, r1
 80058ca:	6831      	ldr	r1, [r6, #0]
 80058cc:	4605      	mov	r5, r0
 80058ce:	b911      	cbnz	r1, 80058d6 <sbrk_aligned+0x12>
 80058d0:	f000 fb7a 	bl	8005fc8 <_sbrk_r>
 80058d4:	6030      	str	r0, [r6, #0]
 80058d6:	4621      	mov	r1, r4
 80058d8:	4628      	mov	r0, r5
 80058da:	f000 fb75 	bl	8005fc8 <_sbrk_r>
 80058de:	1c43      	adds	r3, r0, #1
 80058e0:	d00a      	beq.n	80058f8 <sbrk_aligned+0x34>
 80058e2:	1cc4      	adds	r4, r0, #3
 80058e4:	f024 0403 	bic.w	r4, r4, #3
 80058e8:	42a0      	cmp	r0, r4
 80058ea:	d007      	beq.n	80058fc <sbrk_aligned+0x38>
 80058ec:	1a21      	subs	r1, r4, r0
 80058ee:	4628      	mov	r0, r5
 80058f0:	f000 fb6a 	bl	8005fc8 <_sbrk_r>
 80058f4:	3001      	adds	r0, #1
 80058f6:	d101      	bne.n	80058fc <sbrk_aligned+0x38>
 80058f8:	f04f 34ff 	mov.w	r4, #4294967295
 80058fc:	4620      	mov	r0, r4
 80058fe:	bd70      	pop	{r4, r5, r6, pc}
 8005900:	20000ed4 	.word	0x20000ed4

08005904 <_malloc_r>:
 8005904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005908:	1ccd      	adds	r5, r1, #3
 800590a:	f025 0503 	bic.w	r5, r5, #3
 800590e:	3508      	adds	r5, #8
 8005910:	2d0c      	cmp	r5, #12
 8005912:	bf38      	it	cc
 8005914:	250c      	movcc	r5, #12
 8005916:	2d00      	cmp	r5, #0
 8005918:	4607      	mov	r7, r0
 800591a:	db01      	blt.n	8005920 <_malloc_r+0x1c>
 800591c:	42a9      	cmp	r1, r5
 800591e:	d905      	bls.n	800592c <_malloc_r+0x28>
 8005920:	230c      	movs	r3, #12
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	2600      	movs	r6, #0
 8005926:	4630      	mov	r0, r6
 8005928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800592c:	4e2e      	ldr	r6, [pc, #184]	; (80059e8 <_malloc_r+0xe4>)
 800592e:	f000 fbf5 	bl	800611c <__malloc_lock>
 8005932:	6833      	ldr	r3, [r6, #0]
 8005934:	461c      	mov	r4, r3
 8005936:	bb34      	cbnz	r4, 8005986 <_malloc_r+0x82>
 8005938:	4629      	mov	r1, r5
 800593a:	4638      	mov	r0, r7
 800593c:	f7ff ffc2 	bl	80058c4 <sbrk_aligned>
 8005940:	1c43      	adds	r3, r0, #1
 8005942:	4604      	mov	r4, r0
 8005944:	d14d      	bne.n	80059e2 <_malloc_r+0xde>
 8005946:	6834      	ldr	r4, [r6, #0]
 8005948:	4626      	mov	r6, r4
 800594a:	2e00      	cmp	r6, #0
 800594c:	d140      	bne.n	80059d0 <_malloc_r+0xcc>
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	4631      	mov	r1, r6
 8005952:	4638      	mov	r0, r7
 8005954:	eb04 0803 	add.w	r8, r4, r3
 8005958:	f000 fb36 	bl	8005fc8 <_sbrk_r>
 800595c:	4580      	cmp	r8, r0
 800595e:	d13a      	bne.n	80059d6 <_malloc_r+0xd2>
 8005960:	6821      	ldr	r1, [r4, #0]
 8005962:	3503      	adds	r5, #3
 8005964:	1a6d      	subs	r5, r5, r1
 8005966:	f025 0503 	bic.w	r5, r5, #3
 800596a:	3508      	adds	r5, #8
 800596c:	2d0c      	cmp	r5, #12
 800596e:	bf38      	it	cc
 8005970:	250c      	movcc	r5, #12
 8005972:	4629      	mov	r1, r5
 8005974:	4638      	mov	r0, r7
 8005976:	f7ff ffa5 	bl	80058c4 <sbrk_aligned>
 800597a:	3001      	adds	r0, #1
 800597c:	d02b      	beq.n	80059d6 <_malloc_r+0xd2>
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	442b      	add	r3, r5
 8005982:	6023      	str	r3, [r4, #0]
 8005984:	e00e      	b.n	80059a4 <_malloc_r+0xa0>
 8005986:	6822      	ldr	r2, [r4, #0]
 8005988:	1b52      	subs	r2, r2, r5
 800598a:	d41e      	bmi.n	80059ca <_malloc_r+0xc6>
 800598c:	2a0b      	cmp	r2, #11
 800598e:	d916      	bls.n	80059be <_malloc_r+0xba>
 8005990:	1961      	adds	r1, r4, r5
 8005992:	42a3      	cmp	r3, r4
 8005994:	6025      	str	r5, [r4, #0]
 8005996:	bf18      	it	ne
 8005998:	6059      	strne	r1, [r3, #4]
 800599a:	6863      	ldr	r3, [r4, #4]
 800599c:	bf08      	it	eq
 800599e:	6031      	streq	r1, [r6, #0]
 80059a0:	5162      	str	r2, [r4, r5]
 80059a2:	604b      	str	r3, [r1, #4]
 80059a4:	4638      	mov	r0, r7
 80059a6:	f104 060b 	add.w	r6, r4, #11
 80059aa:	f000 fbbd 	bl	8006128 <__malloc_unlock>
 80059ae:	f026 0607 	bic.w	r6, r6, #7
 80059b2:	1d23      	adds	r3, r4, #4
 80059b4:	1af2      	subs	r2, r6, r3
 80059b6:	d0b6      	beq.n	8005926 <_malloc_r+0x22>
 80059b8:	1b9b      	subs	r3, r3, r6
 80059ba:	50a3      	str	r3, [r4, r2]
 80059bc:	e7b3      	b.n	8005926 <_malloc_r+0x22>
 80059be:	6862      	ldr	r2, [r4, #4]
 80059c0:	42a3      	cmp	r3, r4
 80059c2:	bf0c      	ite	eq
 80059c4:	6032      	streq	r2, [r6, #0]
 80059c6:	605a      	strne	r2, [r3, #4]
 80059c8:	e7ec      	b.n	80059a4 <_malloc_r+0xa0>
 80059ca:	4623      	mov	r3, r4
 80059cc:	6864      	ldr	r4, [r4, #4]
 80059ce:	e7b2      	b.n	8005936 <_malloc_r+0x32>
 80059d0:	4634      	mov	r4, r6
 80059d2:	6876      	ldr	r6, [r6, #4]
 80059d4:	e7b9      	b.n	800594a <_malloc_r+0x46>
 80059d6:	230c      	movs	r3, #12
 80059d8:	603b      	str	r3, [r7, #0]
 80059da:	4638      	mov	r0, r7
 80059dc:	f000 fba4 	bl	8006128 <__malloc_unlock>
 80059e0:	e7a1      	b.n	8005926 <_malloc_r+0x22>
 80059e2:	6025      	str	r5, [r4, #0]
 80059e4:	e7de      	b.n	80059a4 <_malloc_r+0xa0>
 80059e6:	bf00      	nop
 80059e8:	20000ed0 	.word	0x20000ed0

080059ec <__sfputc_r>:
 80059ec:	6893      	ldr	r3, [r2, #8]
 80059ee:	3b01      	subs	r3, #1
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	b410      	push	{r4}
 80059f4:	6093      	str	r3, [r2, #8]
 80059f6:	da08      	bge.n	8005a0a <__sfputc_r+0x1e>
 80059f8:	6994      	ldr	r4, [r2, #24]
 80059fa:	42a3      	cmp	r3, r4
 80059fc:	db01      	blt.n	8005a02 <__sfputc_r+0x16>
 80059fe:	290a      	cmp	r1, #10
 8005a00:	d103      	bne.n	8005a0a <__sfputc_r+0x1e>
 8005a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a06:	f7ff bc31 	b.w	800526c <__swbuf_r>
 8005a0a:	6813      	ldr	r3, [r2, #0]
 8005a0c:	1c58      	adds	r0, r3, #1
 8005a0e:	6010      	str	r0, [r2, #0]
 8005a10:	7019      	strb	r1, [r3, #0]
 8005a12:	4608      	mov	r0, r1
 8005a14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <__sfputs_r>:
 8005a1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1c:	4606      	mov	r6, r0
 8005a1e:	460f      	mov	r7, r1
 8005a20:	4614      	mov	r4, r2
 8005a22:	18d5      	adds	r5, r2, r3
 8005a24:	42ac      	cmp	r4, r5
 8005a26:	d101      	bne.n	8005a2c <__sfputs_r+0x12>
 8005a28:	2000      	movs	r0, #0
 8005a2a:	e007      	b.n	8005a3c <__sfputs_r+0x22>
 8005a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a30:	463a      	mov	r2, r7
 8005a32:	4630      	mov	r0, r6
 8005a34:	f7ff ffda 	bl	80059ec <__sfputc_r>
 8005a38:	1c43      	adds	r3, r0, #1
 8005a3a:	d1f3      	bne.n	8005a24 <__sfputs_r+0xa>
 8005a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a40 <_vfiprintf_r>:
 8005a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a44:	460d      	mov	r5, r1
 8005a46:	b09d      	sub	sp, #116	; 0x74
 8005a48:	4614      	mov	r4, r2
 8005a4a:	4698      	mov	r8, r3
 8005a4c:	4606      	mov	r6, r0
 8005a4e:	b118      	cbz	r0, 8005a58 <_vfiprintf_r+0x18>
 8005a50:	6983      	ldr	r3, [r0, #24]
 8005a52:	b90b      	cbnz	r3, 8005a58 <_vfiprintf_r+0x18>
 8005a54:	f7ff fde4 	bl	8005620 <__sinit>
 8005a58:	4b89      	ldr	r3, [pc, #548]	; (8005c80 <_vfiprintf_r+0x240>)
 8005a5a:	429d      	cmp	r5, r3
 8005a5c:	d11b      	bne.n	8005a96 <_vfiprintf_r+0x56>
 8005a5e:	6875      	ldr	r5, [r6, #4]
 8005a60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a62:	07d9      	lsls	r1, r3, #31
 8005a64:	d405      	bmi.n	8005a72 <_vfiprintf_r+0x32>
 8005a66:	89ab      	ldrh	r3, [r5, #12]
 8005a68:	059a      	lsls	r2, r3, #22
 8005a6a:	d402      	bmi.n	8005a72 <_vfiprintf_r+0x32>
 8005a6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a6e:	f7ff fe75 	bl	800575c <__retarget_lock_acquire_recursive>
 8005a72:	89ab      	ldrh	r3, [r5, #12]
 8005a74:	071b      	lsls	r3, r3, #28
 8005a76:	d501      	bpl.n	8005a7c <_vfiprintf_r+0x3c>
 8005a78:	692b      	ldr	r3, [r5, #16]
 8005a7a:	b9eb      	cbnz	r3, 8005ab8 <_vfiprintf_r+0x78>
 8005a7c:	4629      	mov	r1, r5
 8005a7e:	4630      	mov	r0, r6
 8005a80:	f7ff fc46 	bl	8005310 <__swsetup_r>
 8005a84:	b1c0      	cbz	r0, 8005ab8 <_vfiprintf_r+0x78>
 8005a86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a88:	07dc      	lsls	r4, r3, #31
 8005a8a:	d50e      	bpl.n	8005aaa <_vfiprintf_r+0x6a>
 8005a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a90:	b01d      	add	sp, #116	; 0x74
 8005a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a96:	4b7b      	ldr	r3, [pc, #492]	; (8005c84 <_vfiprintf_r+0x244>)
 8005a98:	429d      	cmp	r5, r3
 8005a9a:	d101      	bne.n	8005aa0 <_vfiprintf_r+0x60>
 8005a9c:	68b5      	ldr	r5, [r6, #8]
 8005a9e:	e7df      	b.n	8005a60 <_vfiprintf_r+0x20>
 8005aa0:	4b79      	ldr	r3, [pc, #484]	; (8005c88 <_vfiprintf_r+0x248>)
 8005aa2:	429d      	cmp	r5, r3
 8005aa4:	bf08      	it	eq
 8005aa6:	68f5      	ldreq	r5, [r6, #12]
 8005aa8:	e7da      	b.n	8005a60 <_vfiprintf_r+0x20>
 8005aaa:	89ab      	ldrh	r3, [r5, #12]
 8005aac:	0598      	lsls	r0, r3, #22
 8005aae:	d4ed      	bmi.n	8005a8c <_vfiprintf_r+0x4c>
 8005ab0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ab2:	f7ff fe54 	bl	800575e <__retarget_lock_release_recursive>
 8005ab6:	e7e9      	b.n	8005a8c <_vfiprintf_r+0x4c>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	9309      	str	r3, [sp, #36]	; 0x24
 8005abc:	2320      	movs	r3, #32
 8005abe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ac2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ac6:	2330      	movs	r3, #48	; 0x30
 8005ac8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005c8c <_vfiprintf_r+0x24c>
 8005acc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ad0:	f04f 0901 	mov.w	r9, #1
 8005ad4:	4623      	mov	r3, r4
 8005ad6:	469a      	mov	sl, r3
 8005ad8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005adc:	b10a      	cbz	r2, 8005ae2 <_vfiprintf_r+0xa2>
 8005ade:	2a25      	cmp	r2, #37	; 0x25
 8005ae0:	d1f9      	bne.n	8005ad6 <_vfiprintf_r+0x96>
 8005ae2:	ebba 0b04 	subs.w	fp, sl, r4
 8005ae6:	d00b      	beq.n	8005b00 <_vfiprintf_r+0xc0>
 8005ae8:	465b      	mov	r3, fp
 8005aea:	4622      	mov	r2, r4
 8005aec:	4629      	mov	r1, r5
 8005aee:	4630      	mov	r0, r6
 8005af0:	f7ff ff93 	bl	8005a1a <__sfputs_r>
 8005af4:	3001      	adds	r0, #1
 8005af6:	f000 80aa 	beq.w	8005c4e <_vfiprintf_r+0x20e>
 8005afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005afc:	445a      	add	r2, fp
 8005afe:	9209      	str	r2, [sp, #36]	; 0x24
 8005b00:	f89a 3000 	ldrb.w	r3, [sl]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 80a2 	beq.w	8005c4e <_vfiprintf_r+0x20e>
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b14:	f10a 0a01 	add.w	sl, sl, #1
 8005b18:	9304      	str	r3, [sp, #16]
 8005b1a:	9307      	str	r3, [sp, #28]
 8005b1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005b20:	931a      	str	r3, [sp, #104]	; 0x68
 8005b22:	4654      	mov	r4, sl
 8005b24:	2205      	movs	r2, #5
 8005b26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b2a:	4858      	ldr	r0, [pc, #352]	; (8005c8c <_vfiprintf_r+0x24c>)
 8005b2c:	f7fa fb78 	bl	8000220 <memchr>
 8005b30:	9a04      	ldr	r2, [sp, #16]
 8005b32:	b9d8      	cbnz	r0, 8005b6c <_vfiprintf_r+0x12c>
 8005b34:	06d1      	lsls	r1, r2, #27
 8005b36:	bf44      	itt	mi
 8005b38:	2320      	movmi	r3, #32
 8005b3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b3e:	0713      	lsls	r3, r2, #28
 8005b40:	bf44      	itt	mi
 8005b42:	232b      	movmi	r3, #43	; 0x2b
 8005b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b48:	f89a 3000 	ldrb.w	r3, [sl]
 8005b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8005b4e:	d015      	beq.n	8005b7c <_vfiprintf_r+0x13c>
 8005b50:	9a07      	ldr	r2, [sp, #28]
 8005b52:	4654      	mov	r4, sl
 8005b54:	2000      	movs	r0, #0
 8005b56:	f04f 0c0a 	mov.w	ip, #10
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b60:	3b30      	subs	r3, #48	; 0x30
 8005b62:	2b09      	cmp	r3, #9
 8005b64:	d94e      	bls.n	8005c04 <_vfiprintf_r+0x1c4>
 8005b66:	b1b0      	cbz	r0, 8005b96 <_vfiprintf_r+0x156>
 8005b68:	9207      	str	r2, [sp, #28]
 8005b6a:	e014      	b.n	8005b96 <_vfiprintf_r+0x156>
 8005b6c:	eba0 0308 	sub.w	r3, r0, r8
 8005b70:	fa09 f303 	lsl.w	r3, r9, r3
 8005b74:	4313      	orrs	r3, r2
 8005b76:	9304      	str	r3, [sp, #16]
 8005b78:	46a2      	mov	sl, r4
 8005b7a:	e7d2      	b.n	8005b22 <_vfiprintf_r+0xe2>
 8005b7c:	9b03      	ldr	r3, [sp, #12]
 8005b7e:	1d19      	adds	r1, r3, #4
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	9103      	str	r1, [sp, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	bfbb      	ittet	lt
 8005b88:	425b      	neglt	r3, r3
 8005b8a:	f042 0202 	orrlt.w	r2, r2, #2
 8005b8e:	9307      	strge	r3, [sp, #28]
 8005b90:	9307      	strlt	r3, [sp, #28]
 8005b92:	bfb8      	it	lt
 8005b94:	9204      	strlt	r2, [sp, #16]
 8005b96:	7823      	ldrb	r3, [r4, #0]
 8005b98:	2b2e      	cmp	r3, #46	; 0x2e
 8005b9a:	d10c      	bne.n	8005bb6 <_vfiprintf_r+0x176>
 8005b9c:	7863      	ldrb	r3, [r4, #1]
 8005b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8005ba0:	d135      	bne.n	8005c0e <_vfiprintf_r+0x1ce>
 8005ba2:	9b03      	ldr	r3, [sp, #12]
 8005ba4:	1d1a      	adds	r2, r3, #4
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	9203      	str	r2, [sp, #12]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	bfb8      	it	lt
 8005bae:	f04f 33ff 	movlt.w	r3, #4294967295
 8005bb2:	3402      	adds	r4, #2
 8005bb4:	9305      	str	r3, [sp, #20]
 8005bb6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005c9c <_vfiprintf_r+0x25c>
 8005bba:	7821      	ldrb	r1, [r4, #0]
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	4650      	mov	r0, sl
 8005bc0:	f7fa fb2e 	bl	8000220 <memchr>
 8005bc4:	b140      	cbz	r0, 8005bd8 <_vfiprintf_r+0x198>
 8005bc6:	2340      	movs	r3, #64	; 0x40
 8005bc8:	eba0 000a 	sub.w	r0, r0, sl
 8005bcc:	fa03 f000 	lsl.w	r0, r3, r0
 8005bd0:	9b04      	ldr	r3, [sp, #16]
 8005bd2:	4303      	orrs	r3, r0
 8005bd4:	3401      	adds	r4, #1
 8005bd6:	9304      	str	r3, [sp, #16]
 8005bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bdc:	482c      	ldr	r0, [pc, #176]	; (8005c90 <_vfiprintf_r+0x250>)
 8005bde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005be2:	2206      	movs	r2, #6
 8005be4:	f7fa fb1c 	bl	8000220 <memchr>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d03f      	beq.n	8005c6c <_vfiprintf_r+0x22c>
 8005bec:	4b29      	ldr	r3, [pc, #164]	; (8005c94 <_vfiprintf_r+0x254>)
 8005bee:	bb1b      	cbnz	r3, 8005c38 <_vfiprintf_r+0x1f8>
 8005bf0:	9b03      	ldr	r3, [sp, #12]
 8005bf2:	3307      	adds	r3, #7
 8005bf4:	f023 0307 	bic.w	r3, r3, #7
 8005bf8:	3308      	adds	r3, #8
 8005bfa:	9303      	str	r3, [sp, #12]
 8005bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bfe:	443b      	add	r3, r7
 8005c00:	9309      	str	r3, [sp, #36]	; 0x24
 8005c02:	e767      	b.n	8005ad4 <_vfiprintf_r+0x94>
 8005c04:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c08:	460c      	mov	r4, r1
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	e7a5      	b.n	8005b5a <_vfiprintf_r+0x11a>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	3401      	adds	r4, #1
 8005c12:	9305      	str	r3, [sp, #20]
 8005c14:	4619      	mov	r1, r3
 8005c16:	f04f 0c0a 	mov.w	ip, #10
 8005c1a:	4620      	mov	r0, r4
 8005c1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c20:	3a30      	subs	r2, #48	; 0x30
 8005c22:	2a09      	cmp	r2, #9
 8005c24:	d903      	bls.n	8005c2e <_vfiprintf_r+0x1ee>
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d0c5      	beq.n	8005bb6 <_vfiprintf_r+0x176>
 8005c2a:	9105      	str	r1, [sp, #20]
 8005c2c:	e7c3      	b.n	8005bb6 <_vfiprintf_r+0x176>
 8005c2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c32:	4604      	mov	r4, r0
 8005c34:	2301      	movs	r3, #1
 8005c36:	e7f0      	b.n	8005c1a <_vfiprintf_r+0x1da>
 8005c38:	ab03      	add	r3, sp, #12
 8005c3a:	9300      	str	r3, [sp, #0]
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	4b16      	ldr	r3, [pc, #88]	; (8005c98 <_vfiprintf_r+0x258>)
 8005c40:	a904      	add	r1, sp, #16
 8005c42:	4630      	mov	r0, r6
 8005c44:	f3af 8000 	nop.w
 8005c48:	4607      	mov	r7, r0
 8005c4a:	1c78      	adds	r0, r7, #1
 8005c4c:	d1d6      	bne.n	8005bfc <_vfiprintf_r+0x1bc>
 8005c4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c50:	07d9      	lsls	r1, r3, #31
 8005c52:	d405      	bmi.n	8005c60 <_vfiprintf_r+0x220>
 8005c54:	89ab      	ldrh	r3, [r5, #12]
 8005c56:	059a      	lsls	r2, r3, #22
 8005c58:	d402      	bmi.n	8005c60 <_vfiprintf_r+0x220>
 8005c5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c5c:	f7ff fd7f 	bl	800575e <__retarget_lock_release_recursive>
 8005c60:	89ab      	ldrh	r3, [r5, #12]
 8005c62:	065b      	lsls	r3, r3, #25
 8005c64:	f53f af12 	bmi.w	8005a8c <_vfiprintf_r+0x4c>
 8005c68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c6a:	e711      	b.n	8005a90 <_vfiprintf_r+0x50>
 8005c6c:	ab03      	add	r3, sp, #12
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	462a      	mov	r2, r5
 8005c72:	4b09      	ldr	r3, [pc, #36]	; (8005c98 <_vfiprintf_r+0x258>)
 8005c74:	a904      	add	r1, sp, #16
 8005c76:	4630      	mov	r0, r6
 8005c78:	f000 f880 	bl	8005d7c <_printf_i>
 8005c7c:	e7e4      	b.n	8005c48 <_vfiprintf_r+0x208>
 8005c7e:	bf00      	nop
 8005c80:	080062b8 	.word	0x080062b8
 8005c84:	080062d8 	.word	0x080062d8
 8005c88:	08006298 	.word	0x08006298
 8005c8c:	080062f8 	.word	0x080062f8
 8005c90:	08006302 	.word	0x08006302
 8005c94:	00000000 	.word	0x00000000
 8005c98:	08005a1b 	.word	0x08005a1b
 8005c9c:	080062fe 	.word	0x080062fe

08005ca0 <_printf_common>:
 8005ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca4:	4616      	mov	r6, r2
 8005ca6:	4699      	mov	r9, r3
 8005ca8:	688a      	ldr	r2, [r1, #8]
 8005caa:	690b      	ldr	r3, [r1, #16]
 8005cac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	bfb8      	it	lt
 8005cb4:	4613      	movlt	r3, r2
 8005cb6:	6033      	str	r3, [r6, #0]
 8005cb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005cbc:	4607      	mov	r7, r0
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	b10a      	cbz	r2, 8005cc6 <_printf_common+0x26>
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	6033      	str	r3, [r6, #0]
 8005cc6:	6823      	ldr	r3, [r4, #0]
 8005cc8:	0699      	lsls	r1, r3, #26
 8005cca:	bf42      	ittt	mi
 8005ccc:	6833      	ldrmi	r3, [r6, #0]
 8005cce:	3302      	addmi	r3, #2
 8005cd0:	6033      	strmi	r3, [r6, #0]
 8005cd2:	6825      	ldr	r5, [r4, #0]
 8005cd4:	f015 0506 	ands.w	r5, r5, #6
 8005cd8:	d106      	bne.n	8005ce8 <_printf_common+0x48>
 8005cda:	f104 0a19 	add.w	sl, r4, #25
 8005cde:	68e3      	ldr	r3, [r4, #12]
 8005ce0:	6832      	ldr	r2, [r6, #0]
 8005ce2:	1a9b      	subs	r3, r3, r2
 8005ce4:	42ab      	cmp	r3, r5
 8005ce6:	dc26      	bgt.n	8005d36 <_printf_common+0x96>
 8005ce8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005cec:	1e13      	subs	r3, r2, #0
 8005cee:	6822      	ldr	r2, [r4, #0]
 8005cf0:	bf18      	it	ne
 8005cf2:	2301      	movne	r3, #1
 8005cf4:	0692      	lsls	r2, r2, #26
 8005cf6:	d42b      	bmi.n	8005d50 <_printf_common+0xb0>
 8005cf8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cfc:	4649      	mov	r1, r9
 8005cfe:	4638      	mov	r0, r7
 8005d00:	47c0      	blx	r8
 8005d02:	3001      	adds	r0, #1
 8005d04:	d01e      	beq.n	8005d44 <_printf_common+0xa4>
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	68e5      	ldr	r5, [r4, #12]
 8005d0a:	6832      	ldr	r2, [r6, #0]
 8005d0c:	f003 0306 	and.w	r3, r3, #6
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	bf08      	it	eq
 8005d14:	1aad      	subeq	r5, r5, r2
 8005d16:	68a3      	ldr	r3, [r4, #8]
 8005d18:	6922      	ldr	r2, [r4, #16]
 8005d1a:	bf0c      	ite	eq
 8005d1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d20:	2500      	movne	r5, #0
 8005d22:	4293      	cmp	r3, r2
 8005d24:	bfc4      	itt	gt
 8005d26:	1a9b      	subgt	r3, r3, r2
 8005d28:	18ed      	addgt	r5, r5, r3
 8005d2a:	2600      	movs	r6, #0
 8005d2c:	341a      	adds	r4, #26
 8005d2e:	42b5      	cmp	r5, r6
 8005d30:	d11a      	bne.n	8005d68 <_printf_common+0xc8>
 8005d32:	2000      	movs	r0, #0
 8005d34:	e008      	b.n	8005d48 <_printf_common+0xa8>
 8005d36:	2301      	movs	r3, #1
 8005d38:	4652      	mov	r2, sl
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	4638      	mov	r0, r7
 8005d3e:	47c0      	blx	r8
 8005d40:	3001      	adds	r0, #1
 8005d42:	d103      	bne.n	8005d4c <_printf_common+0xac>
 8005d44:	f04f 30ff 	mov.w	r0, #4294967295
 8005d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d4c:	3501      	adds	r5, #1
 8005d4e:	e7c6      	b.n	8005cde <_printf_common+0x3e>
 8005d50:	18e1      	adds	r1, r4, r3
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	2030      	movs	r0, #48	; 0x30
 8005d56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d5a:	4422      	add	r2, r4
 8005d5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d64:	3302      	adds	r3, #2
 8005d66:	e7c7      	b.n	8005cf8 <_printf_common+0x58>
 8005d68:	2301      	movs	r3, #1
 8005d6a:	4622      	mov	r2, r4
 8005d6c:	4649      	mov	r1, r9
 8005d6e:	4638      	mov	r0, r7
 8005d70:	47c0      	blx	r8
 8005d72:	3001      	adds	r0, #1
 8005d74:	d0e6      	beq.n	8005d44 <_printf_common+0xa4>
 8005d76:	3601      	adds	r6, #1
 8005d78:	e7d9      	b.n	8005d2e <_printf_common+0x8e>
	...

08005d7c <_printf_i>:
 8005d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d80:	7e0f      	ldrb	r7, [r1, #24]
 8005d82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d84:	2f78      	cmp	r7, #120	; 0x78
 8005d86:	4691      	mov	r9, r2
 8005d88:	4680      	mov	r8, r0
 8005d8a:	460c      	mov	r4, r1
 8005d8c:	469a      	mov	sl, r3
 8005d8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005d92:	d807      	bhi.n	8005da4 <_printf_i+0x28>
 8005d94:	2f62      	cmp	r7, #98	; 0x62
 8005d96:	d80a      	bhi.n	8005dae <_printf_i+0x32>
 8005d98:	2f00      	cmp	r7, #0
 8005d9a:	f000 80d8 	beq.w	8005f4e <_printf_i+0x1d2>
 8005d9e:	2f58      	cmp	r7, #88	; 0x58
 8005da0:	f000 80a3 	beq.w	8005eea <_printf_i+0x16e>
 8005da4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005da8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005dac:	e03a      	b.n	8005e24 <_printf_i+0xa8>
 8005dae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005db2:	2b15      	cmp	r3, #21
 8005db4:	d8f6      	bhi.n	8005da4 <_printf_i+0x28>
 8005db6:	a101      	add	r1, pc, #4	; (adr r1, 8005dbc <_printf_i+0x40>)
 8005db8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005dbc:	08005e15 	.word	0x08005e15
 8005dc0:	08005e29 	.word	0x08005e29
 8005dc4:	08005da5 	.word	0x08005da5
 8005dc8:	08005da5 	.word	0x08005da5
 8005dcc:	08005da5 	.word	0x08005da5
 8005dd0:	08005da5 	.word	0x08005da5
 8005dd4:	08005e29 	.word	0x08005e29
 8005dd8:	08005da5 	.word	0x08005da5
 8005ddc:	08005da5 	.word	0x08005da5
 8005de0:	08005da5 	.word	0x08005da5
 8005de4:	08005da5 	.word	0x08005da5
 8005de8:	08005f35 	.word	0x08005f35
 8005dec:	08005e59 	.word	0x08005e59
 8005df0:	08005f17 	.word	0x08005f17
 8005df4:	08005da5 	.word	0x08005da5
 8005df8:	08005da5 	.word	0x08005da5
 8005dfc:	08005f57 	.word	0x08005f57
 8005e00:	08005da5 	.word	0x08005da5
 8005e04:	08005e59 	.word	0x08005e59
 8005e08:	08005da5 	.word	0x08005da5
 8005e0c:	08005da5 	.word	0x08005da5
 8005e10:	08005f1f 	.word	0x08005f1f
 8005e14:	682b      	ldr	r3, [r5, #0]
 8005e16:	1d1a      	adds	r2, r3, #4
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	602a      	str	r2, [r5, #0]
 8005e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e24:	2301      	movs	r3, #1
 8005e26:	e0a3      	b.n	8005f70 <_printf_i+0x1f4>
 8005e28:	6820      	ldr	r0, [r4, #0]
 8005e2a:	6829      	ldr	r1, [r5, #0]
 8005e2c:	0606      	lsls	r6, r0, #24
 8005e2e:	f101 0304 	add.w	r3, r1, #4
 8005e32:	d50a      	bpl.n	8005e4a <_printf_i+0xce>
 8005e34:	680e      	ldr	r6, [r1, #0]
 8005e36:	602b      	str	r3, [r5, #0]
 8005e38:	2e00      	cmp	r6, #0
 8005e3a:	da03      	bge.n	8005e44 <_printf_i+0xc8>
 8005e3c:	232d      	movs	r3, #45	; 0x2d
 8005e3e:	4276      	negs	r6, r6
 8005e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e44:	485e      	ldr	r0, [pc, #376]	; (8005fc0 <_printf_i+0x244>)
 8005e46:	230a      	movs	r3, #10
 8005e48:	e019      	b.n	8005e7e <_printf_i+0x102>
 8005e4a:	680e      	ldr	r6, [r1, #0]
 8005e4c:	602b      	str	r3, [r5, #0]
 8005e4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005e52:	bf18      	it	ne
 8005e54:	b236      	sxthne	r6, r6
 8005e56:	e7ef      	b.n	8005e38 <_printf_i+0xbc>
 8005e58:	682b      	ldr	r3, [r5, #0]
 8005e5a:	6820      	ldr	r0, [r4, #0]
 8005e5c:	1d19      	adds	r1, r3, #4
 8005e5e:	6029      	str	r1, [r5, #0]
 8005e60:	0601      	lsls	r1, r0, #24
 8005e62:	d501      	bpl.n	8005e68 <_printf_i+0xec>
 8005e64:	681e      	ldr	r6, [r3, #0]
 8005e66:	e002      	b.n	8005e6e <_printf_i+0xf2>
 8005e68:	0646      	lsls	r6, r0, #25
 8005e6a:	d5fb      	bpl.n	8005e64 <_printf_i+0xe8>
 8005e6c:	881e      	ldrh	r6, [r3, #0]
 8005e6e:	4854      	ldr	r0, [pc, #336]	; (8005fc0 <_printf_i+0x244>)
 8005e70:	2f6f      	cmp	r7, #111	; 0x6f
 8005e72:	bf0c      	ite	eq
 8005e74:	2308      	moveq	r3, #8
 8005e76:	230a      	movne	r3, #10
 8005e78:	2100      	movs	r1, #0
 8005e7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e7e:	6865      	ldr	r5, [r4, #4]
 8005e80:	60a5      	str	r5, [r4, #8]
 8005e82:	2d00      	cmp	r5, #0
 8005e84:	bfa2      	ittt	ge
 8005e86:	6821      	ldrge	r1, [r4, #0]
 8005e88:	f021 0104 	bicge.w	r1, r1, #4
 8005e8c:	6021      	strge	r1, [r4, #0]
 8005e8e:	b90e      	cbnz	r6, 8005e94 <_printf_i+0x118>
 8005e90:	2d00      	cmp	r5, #0
 8005e92:	d04d      	beq.n	8005f30 <_printf_i+0x1b4>
 8005e94:	4615      	mov	r5, r2
 8005e96:	fbb6 f1f3 	udiv	r1, r6, r3
 8005e9a:	fb03 6711 	mls	r7, r3, r1, r6
 8005e9e:	5dc7      	ldrb	r7, [r0, r7]
 8005ea0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ea4:	4637      	mov	r7, r6
 8005ea6:	42bb      	cmp	r3, r7
 8005ea8:	460e      	mov	r6, r1
 8005eaa:	d9f4      	bls.n	8005e96 <_printf_i+0x11a>
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d10b      	bne.n	8005ec8 <_printf_i+0x14c>
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	07de      	lsls	r6, r3, #31
 8005eb4:	d508      	bpl.n	8005ec8 <_printf_i+0x14c>
 8005eb6:	6923      	ldr	r3, [r4, #16]
 8005eb8:	6861      	ldr	r1, [r4, #4]
 8005eba:	4299      	cmp	r1, r3
 8005ebc:	bfde      	ittt	le
 8005ebe:	2330      	movle	r3, #48	; 0x30
 8005ec0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ec4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ec8:	1b52      	subs	r2, r2, r5
 8005eca:	6122      	str	r2, [r4, #16]
 8005ecc:	f8cd a000 	str.w	sl, [sp]
 8005ed0:	464b      	mov	r3, r9
 8005ed2:	aa03      	add	r2, sp, #12
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	4640      	mov	r0, r8
 8005ed8:	f7ff fee2 	bl	8005ca0 <_printf_common>
 8005edc:	3001      	adds	r0, #1
 8005ede:	d14c      	bne.n	8005f7a <_printf_i+0x1fe>
 8005ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee4:	b004      	add	sp, #16
 8005ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eea:	4835      	ldr	r0, [pc, #212]	; (8005fc0 <_printf_i+0x244>)
 8005eec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005ef0:	6829      	ldr	r1, [r5, #0]
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ef8:	6029      	str	r1, [r5, #0]
 8005efa:	061d      	lsls	r5, r3, #24
 8005efc:	d514      	bpl.n	8005f28 <_printf_i+0x1ac>
 8005efe:	07df      	lsls	r7, r3, #31
 8005f00:	bf44      	itt	mi
 8005f02:	f043 0320 	orrmi.w	r3, r3, #32
 8005f06:	6023      	strmi	r3, [r4, #0]
 8005f08:	b91e      	cbnz	r6, 8005f12 <_printf_i+0x196>
 8005f0a:	6823      	ldr	r3, [r4, #0]
 8005f0c:	f023 0320 	bic.w	r3, r3, #32
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	2310      	movs	r3, #16
 8005f14:	e7b0      	b.n	8005e78 <_printf_i+0xfc>
 8005f16:	6823      	ldr	r3, [r4, #0]
 8005f18:	f043 0320 	orr.w	r3, r3, #32
 8005f1c:	6023      	str	r3, [r4, #0]
 8005f1e:	2378      	movs	r3, #120	; 0x78
 8005f20:	4828      	ldr	r0, [pc, #160]	; (8005fc4 <_printf_i+0x248>)
 8005f22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f26:	e7e3      	b.n	8005ef0 <_printf_i+0x174>
 8005f28:	0659      	lsls	r1, r3, #25
 8005f2a:	bf48      	it	mi
 8005f2c:	b2b6      	uxthmi	r6, r6
 8005f2e:	e7e6      	b.n	8005efe <_printf_i+0x182>
 8005f30:	4615      	mov	r5, r2
 8005f32:	e7bb      	b.n	8005eac <_printf_i+0x130>
 8005f34:	682b      	ldr	r3, [r5, #0]
 8005f36:	6826      	ldr	r6, [r4, #0]
 8005f38:	6961      	ldr	r1, [r4, #20]
 8005f3a:	1d18      	adds	r0, r3, #4
 8005f3c:	6028      	str	r0, [r5, #0]
 8005f3e:	0635      	lsls	r5, r6, #24
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	d501      	bpl.n	8005f48 <_printf_i+0x1cc>
 8005f44:	6019      	str	r1, [r3, #0]
 8005f46:	e002      	b.n	8005f4e <_printf_i+0x1d2>
 8005f48:	0670      	lsls	r0, r6, #25
 8005f4a:	d5fb      	bpl.n	8005f44 <_printf_i+0x1c8>
 8005f4c:	8019      	strh	r1, [r3, #0]
 8005f4e:	2300      	movs	r3, #0
 8005f50:	6123      	str	r3, [r4, #16]
 8005f52:	4615      	mov	r5, r2
 8005f54:	e7ba      	b.n	8005ecc <_printf_i+0x150>
 8005f56:	682b      	ldr	r3, [r5, #0]
 8005f58:	1d1a      	adds	r2, r3, #4
 8005f5a:	602a      	str	r2, [r5, #0]
 8005f5c:	681d      	ldr	r5, [r3, #0]
 8005f5e:	6862      	ldr	r2, [r4, #4]
 8005f60:	2100      	movs	r1, #0
 8005f62:	4628      	mov	r0, r5
 8005f64:	f7fa f95c 	bl	8000220 <memchr>
 8005f68:	b108      	cbz	r0, 8005f6e <_printf_i+0x1f2>
 8005f6a:	1b40      	subs	r0, r0, r5
 8005f6c:	6060      	str	r0, [r4, #4]
 8005f6e:	6863      	ldr	r3, [r4, #4]
 8005f70:	6123      	str	r3, [r4, #16]
 8005f72:	2300      	movs	r3, #0
 8005f74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f78:	e7a8      	b.n	8005ecc <_printf_i+0x150>
 8005f7a:	6923      	ldr	r3, [r4, #16]
 8005f7c:	462a      	mov	r2, r5
 8005f7e:	4649      	mov	r1, r9
 8005f80:	4640      	mov	r0, r8
 8005f82:	47d0      	blx	sl
 8005f84:	3001      	adds	r0, #1
 8005f86:	d0ab      	beq.n	8005ee0 <_printf_i+0x164>
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	079b      	lsls	r3, r3, #30
 8005f8c:	d413      	bmi.n	8005fb6 <_printf_i+0x23a>
 8005f8e:	68e0      	ldr	r0, [r4, #12]
 8005f90:	9b03      	ldr	r3, [sp, #12]
 8005f92:	4298      	cmp	r0, r3
 8005f94:	bfb8      	it	lt
 8005f96:	4618      	movlt	r0, r3
 8005f98:	e7a4      	b.n	8005ee4 <_printf_i+0x168>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	4632      	mov	r2, r6
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	4640      	mov	r0, r8
 8005fa2:	47d0      	blx	sl
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	d09b      	beq.n	8005ee0 <_printf_i+0x164>
 8005fa8:	3501      	adds	r5, #1
 8005faa:	68e3      	ldr	r3, [r4, #12]
 8005fac:	9903      	ldr	r1, [sp, #12]
 8005fae:	1a5b      	subs	r3, r3, r1
 8005fb0:	42ab      	cmp	r3, r5
 8005fb2:	dcf2      	bgt.n	8005f9a <_printf_i+0x21e>
 8005fb4:	e7eb      	b.n	8005f8e <_printf_i+0x212>
 8005fb6:	2500      	movs	r5, #0
 8005fb8:	f104 0619 	add.w	r6, r4, #25
 8005fbc:	e7f5      	b.n	8005faa <_printf_i+0x22e>
 8005fbe:	bf00      	nop
 8005fc0:	08006309 	.word	0x08006309
 8005fc4:	0800631a 	.word	0x0800631a

08005fc8 <_sbrk_r>:
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	4d06      	ldr	r5, [pc, #24]	; (8005fe4 <_sbrk_r+0x1c>)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	4604      	mov	r4, r0
 8005fd0:	4608      	mov	r0, r1
 8005fd2:	602b      	str	r3, [r5, #0]
 8005fd4:	f7fa fde6 	bl	8000ba4 <_sbrk>
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	d102      	bne.n	8005fe2 <_sbrk_r+0x1a>
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	b103      	cbz	r3, 8005fe2 <_sbrk_r+0x1a>
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	bd38      	pop	{r3, r4, r5, pc}
 8005fe4:	20000ed8 	.word	0x20000ed8

08005fe8 <__sread>:
 8005fe8:	b510      	push	{r4, lr}
 8005fea:	460c      	mov	r4, r1
 8005fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff0:	f000 f8a0 	bl	8006134 <_read_r>
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	bfab      	itete	ge
 8005ff8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ffa:	89a3      	ldrhlt	r3, [r4, #12]
 8005ffc:	181b      	addge	r3, r3, r0
 8005ffe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006002:	bfac      	ite	ge
 8006004:	6563      	strge	r3, [r4, #84]	; 0x54
 8006006:	81a3      	strhlt	r3, [r4, #12]
 8006008:	bd10      	pop	{r4, pc}

0800600a <__swrite>:
 800600a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800600e:	461f      	mov	r7, r3
 8006010:	898b      	ldrh	r3, [r1, #12]
 8006012:	05db      	lsls	r3, r3, #23
 8006014:	4605      	mov	r5, r0
 8006016:	460c      	mov	r4, r1
 8006018:	4616      	mov	r6, r2
 800601a:	d505      	bpl.n	8006028 <__swrite+0x1e>
 800601c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006020:	2302      	movs	r3, #2
 8006022:	2200      	movs	r2, #0
 8006024:	f000 f868 	bl	80060f8 <_lseek_r>
 8006028:	89a3      	ldrh	r3, [r4, #12]
 800602a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800602e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006032:	81a3      	strh	r3, [r4, #12]
 8006034:	4632      	mov	r2, r6
 8006036:	463b      	mov	r3, r7
 8006038:	4628      	mov	r0, r5
 800603a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800603e:	f000 b817 	b.w	8006070 <_write_r>

08006042 <__sseek>:
 8006042:	b510      	push	{r4, lr}
 8006044:	460c      	mov	r4, r1
 8006046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800604a:	f000 f855 	bl	80060f8 <_lseek_r>
 800604e:	1c43      	adds	r3, r0, #1
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	bf15      	itete	ne
 8006054:	6560      	strne	r0, [r4, #84]	; 0x54
 8006056:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800605a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800605e:	81a3      	strheq	r3, [r4, #12]
 8006060:	bf18      	it	ne
 8006062:	81a3      	strhne	r3, [r4, #12]
 8006064:	bd10      	pop	{r4, pc}

08006066 <__sclose>:
 8006066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800606a:	f000 b813 	b.w	8006094 <_close_r>
	...

08006070 <_write_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	4d07      	ldr	r5, [pc, #28]	; (8006090 <_write_r+0x20>)
 8006074:	4604      	mov	r4, r0
 8006076:	4608      	mov	r0, r1
 8006078:	4611      	mov	r1, r2
 800607a:	2200      	movs	r2, #0
 800607c:	602a      	str	r2, [r5, #0]
 800607e:	461a      	mov	r2, r3
 8006080:	f7fa fd40 	bl	8000b04 <_write>
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	d102      	bne.n	800608e <_write_r+0x1e>
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	b103      	cbz	r3, 800608e <_write_r+0x1e>
 800608c:	6023      	str	r3, [r4, #0]
 800608e:	bd38      	pop	{r3, r4, r5, pc}
 8006090:	20000ed8 	.word	0x20000ed8

08006094 <_close_r>:
 8006094:	b538      	push	{r3, r4, r5, lr}
 8006096:	4d06      	ldr	r5, [pc, #24]	; (80060b0 <_close_r+0x1c>)
 8006098:	2300      	movs	r3, #0
 800609a:	4604      	mov	r4, r0
 800609c:	4608      	mov	r0, r1
 800609e:	602b      	str	r3, [r5, #0]
 80060a0:	f7fa fd4c 	bl	8000b3c <_close>
 80060a4:	1c43      	adds	r3, r0, #1
 80060a6:	d102      	bne.n	80060ae <_close_r+0x1a>
 80060a8:	682b      	ldr	r3, [r5, #0]
 80060aa:	b103      	cbz	r3, 80060ae <_close_r+0x1a>
 80060ac:	6023      	str	r3, [r4, #0]
 80060ae:	bd38      	pop	{r3, r4, r5, pc}
 80060b0:	20000ed8 	.word	0x20000ed8

080060b4 <_fstat_r>:
 80060b4:	b538      	push	{r3, r4, r5, lr}
 80060b6:	4d07      	ldr	r5, [pc, #28]	; (80060d4 <_fstat_r+0x20>)
 80060b8:	2300      	movs	r3, #0
 80060ba:	4604      	mov	r4, r0
 80060bc:	4608      	mov	r0, r1
 80060be:	4611      	mov	r1, r2
 80060c0:	602b      	str	r3, [r5, #0]
 80060c2:	f7fa fd47 	bl	8000b54 <_fstat>
 80060c6:	1c43      	adds	r3, r0, #1
 80060c8:	d102      	bne.n	80060d0 <_fstat_r+0x1c>
 80060ca:	682b      	ldr	r3, [r5, #0]
 80060cc:	b103      	cbz	r3, 80060d0 <_fstat_r+0x1c>
 80060ce:	6023      	str	r3, [r4, #0]
 80060d0:	bd38      	pop	{r3, r4, r5, pc}
 80060d2:	bf00      	nop
 80060d4:	20000ed8 	.word	0x20000ed8

080060d8 <_isatty_r>:
 80060d8:	b538      	push	{r3, r4, r5, lr}
 80060da:	4d06      	ldr	r5, [pc, #24]	; (80060f4 <_isatty_r+0x1c>)
 80060dc:	2300      	movs	r3, #0
 80060de:	4604      	mov	r4, r0
 80060e0:	4608      	mov	r0, r1
 80060e2:	602b      	str	r3, [r5, #0]
 80060e4:	f7fa fd46 	bl	8000b74 <_isatty>
 80060e8:	1c43      	adds	r3, r0, #1
 80060ea:	d102      	bne.n	80060f2 <_isatty_r+0x1a>
 80060ec:	682b      	ldr	r3, [r5, #0]
 80060ee:	b103      	cbz	r3, 80060f2 <_isatty_r+0x1a>
 80060f0:	6023      	str	r3, [r4, #0]
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	20000ed8 	.word	0x20000ed8

080060f8 <_lseek_r>:
 80060f8:	b538      	push	{r3, r4, r5, lr}
 80060fa:	4d07      	ldr	r5, [pc, #28]	; (8006118 <_lseek_r+0x20>)
 80060fc:	4604      	mov	r4, r0
 80060fe:	4608      	mov	r0, r1
 8006100:	4611      	mov	r1, r2
 8006102:	2200      	movs	r2, #0
 8006104:	602a      	str	r2, [r5, #0]
 8006106:	461a      	mov	r2, r3
 8006108:	f7fa fd3f 	bl	8000b8a <_lseek>
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	d102      	bne.n	8006116 <_lseek_r+0x1e>
 8006110:	682b      	ldr	r3, [r5, #0]
 8006112:	b103      	cbz	r3, 8006116 <_lseek_r+0x1e>
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	bd38      	pop	{r3, r4, r5, pc}
 8006118:	20000ed8 	.word	0x20000ed8

0800611c <__malloc_lock>:
 800611c:	4801      	ldr	r0, [pc, #4]	; (8006124 <__malloc_lock+0x8>)
 800611e:	f7ff bb1d 	b.w	800575c <__retarget_lock_acquire_recursive>
 8006122:	bf00      	nop
 8006124:	20000ecc 	.word	0x20000ecc

08006128 <__malloc_unlock>:
 8006128:	4801      	ldr	r0, [pc, #4]	; (8006130 <__malloc_unlock+0x8>)
 800612a:	f7ff bb18 	b.w	800575e <__retarget_lock_release_recursive>
 800612e:	bf00      	nop
 8006130:	20000ecc 	.word	0x20000ecc

08006134 <_read_r>:
 8006134:	b538      	push	{r3, r4, r5, lr}
 8006136:	4d07      	ldr	r5, [pc, #28]	; (8006154 <_read_r+0x20>)
 8006138:	4604      	mov	r4, r0
 800613a:	4608      	mov	r0, r1
 800613c:	4611      	mov	r1, r2
 800613e:	2200      	movs	r2, #0
 8006140:	602a      	str	r2, [r5, #0]
 8006142:	461a      	mov	r2, r3
 8006144:	f7fa fcc1 	bl	8000aca <_read>
 8006148:	1c43      	adds	r3, r0, #1
 800614a:	d102      	bne.n	8006152 <_read_r+0x1e>
 800614c:	682b      	ldr	r3, [r5, #0]
 800614e:	b103      	cbz	r3, 8006152 <_read_r+0x1e>
 8006150:	6023      	str	r3, [r4, #0]
 8006152:	bd38      	pop	{r3, r4, r5, pc}
 8006154:	20000ed8 	.word	0x20000ed8

08006158 <_init>:
 8006158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615a:	bf00      	nop
 800615c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800615e:	bc08      	pop	{r3}
 8006160:	469e      	mov	lr, r3
 8006162:	4770      	bx	lr

08006164 <_fini>:
 8006164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006166:	bf00      	nop
 8006168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800616a:	bc08      	pop	{r3}
 800616c:	469e      	mov	lr, r3
 800616e:	4770      	bx	lr
