Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5b856135895048fbadeafbacf47dbe5a --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot peripheral_test_ver_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.peripheral_test_ver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "peripheral_test_ver_time_synth.sdf", for root module "peripheral_test_ver".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "peripheral_test_ver_time_synth.sdf", for root module "peripheral_test_ver".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.peripheral_test_BCD2SEG7_0_0BCD2...
Compiling module xil_defaultlib.peripheral_test_BCD2SEG7_0_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.peripheral_test_xlconstant_0_0
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.peripheral_test_xlconstant_1_0
Compiling module xil_defaultlib.peripheral_test
Compiling module xil_defaultlib.peripheral_test_ver
Compiling module xil_defaultlib.glbl
Built simulation snapshot peripheral_test_ver_time_synth
