// Seed: 1141515373
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    output uwire id_2
);
  wire id_4;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd73
) (
    output tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3,
    output uwire id_4,
    output uwire _id_5,
    input wire id_6
    , id_15,
    output tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wire id_13
);
  logic [-1 'h0 : id_5  !=  1] id_16;
  wire id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_0
  );
endmodule
