389
LRU_FSM
LRUina
All
LRU_FSM
holdVal
Scal
LRU_FSM
nextState
All
LRU_FSM
state
All
LRU_FSM
stateFlip
All
LRU_FSM
stateTransit
Scal
LRU_FSM
state_n
All
LRU_FSM
state_new
All
LRU_FSM1
LRUina
All
LRU_FSM1
holdVal
Scal
LRU_FSM1
nextState
All
LRU_FSM1
state
All
LRU_FSM1
stateFlip
All
LRU_FSM1
stateTransit
Scal
LRU_FSM1
state_n
All
LRU_FSM1
state_new
All
LRU_FSM2
LRUina
All
LRU_FSM2
holdVal
Scal
LRU_FSM2
nextState
All
LRU_FSM2
state
All
LRU_FSM2
stateFlip
All
LRU_FSM2
stateTransit
Scal
LRU_FSM2
state_n
All
LRU_FSM2
state_new
All
LRU_FSM3
LRUina
All
LRU_FSM3
holdVal
Scal
LRU_FSM3
nextState
All
LRU_FSM3
state
All
LRU_FSM3
stateFlip
All
LRU_FSM3
stateTransit
Scal
LRU_FSM3
state_n
All
LRU_FSM3
state_new
All
PTCVDFSM
D_bar
Scal
PTCVDFSM
D_new
Scal
PTCVDFSM
EX100
Scal
PTCVDFSM
EX101
Scal
PTCVDFSM
PTC_bar
Scal
PTCVDFSM
PTC_new
Scal
PTCVDFSM
SW000
Scal
PTCVDFSM
SW100
Scal
PTCVDFSM
SW101
Scal
PTCVDFSM
V_bar
Scal
PTCVDFSM
V_new
Scal
PTCVDFSM
WB010
Scal
PTCVDFSM
WB110
Scal
PTCVDFSM
WB111
Scal
TLB
RW_match
Scal
TLB
RW_match_inv
Scal
TLB
entry_p_out
Scal
TLB
entry_rw_out
Scal
TLB
entry_v_out
Scal
TLB
hit_gen
Scal
TLB
hit_gen2
Scal
TLB
is_mem_request_inv
Scal
TLB
miss_gen
Scal
TLB
present_valid
Scal
adrSwap
even
Scal
adrSwap
odd
Scal
andn
nandlayer_outs
All
andn
nandlayer_outs
All
andn
nandlayer_outs
All
black_cell
temp
Scal
black_cell
temp2
Scal
black_cell
temp3
Scal
cacheBank
HIT
Scal
cacheBank
MISS
Scal
cacheBank
MSHR_MISS
Scal
cacheBank
MSHR_valid1
Scal
cacheBank
ex_wb
Scal
cacheBank
stall
Scal
cacheBank
stall1_n
Scal
cacheBank
stall2
Scal
cacheBank
stall3
Scal
cacheBank
valid
Scal
cacheBank
valid_in_n
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[0].inner[3].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[1].inner[3].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[2].inner[3].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_E.ms.outer[3].inner[3].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[0].inner[3].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[1].inner[3].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[2].inner[3].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[0].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[0].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[0].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[0].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[0].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[0].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[0].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[1].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[1].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[1].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[1].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[1].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[1].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[1].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[2].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[2].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[2].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[2].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[2].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[2].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[2].r.reg_slices[6].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[3].r.reg_slices[0].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[3].r.reg_slices[1].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[3].r.reg_slices[2].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[3].r.reg_slices[3].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[3].r.reg_slices[4].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[3].r.reg_slices[5].g1
qbar
Scal
cache_tb.cacheBank_O.ms.outer[3].inner[3].r.reg_slices[6].g1
qbar
Scal
calcSat
notA
Scal
calcSat
notB
Scal
calcSat
notC
Scal
dataStore
data_toWrite
01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
dataStore
valid_n
Scal
dataStore
w_v
All
dataStore
way_n
All
dataStore
way_no
All
dataStore
writeGen€0›Æw_n
Scal
dataStore
writeGen€1›Æw_n
Scal
dataStore
writeGen€2›Æw_n
Scal
dataStore
writeGen€3›Æw_n
Scal
decodern
invin
All
decodern
invin
All
equaln
equal_vector
All
equaln
equal_vector
All
equaln
equal_vector
All
equaln
equal_vector
All
grey_cell
temp
Scal
grey_cell
temp2
Scal
inputAlign
PCD_not
Scal
inputAlign
PCD_out0
Scal
inputAlign
PCD_out1
Scal
inputAlign
addRes
All
inputAlign
adrDec
All
inputAlign
adrDecBuf
All
inputAlign
fromMEM
Scal
inputAlign
hit0
Scal
inputAlign
hit1
Scal
inputAlign
maskSelect
All
inputAlign
miss0
Scal
inputAlign
miss1
Scal
inputAlign
prot_except0
Scal
inputAlign
prot_except1
Scal
inputAlign
shift0_buf
All
inputAlign
shift0_dec
All
inputAlign
shift1_buf
All
inputAlign
shift1_dec
All
inputAlign
size1_n
All
inputAlign
valid1_t
Scal
metaStore
PTC
All
metaStore
PTCID_LD
All
metaStore
PTC_not
All
metaStore
VALID
All
metaStore
VALID_n
All
metaStore
enable
All
metaStore
enable2
All
metaStore
enable3
All
metaStore
enable4
All
metaStore
equals
All
metaStore
index_n
All
metaStore
lineSel
All
metaStore
nandTemp
All
metaStore
norTemp
All
metaStore
transit
Scal
metaStore
v_not
Scal
muxn1_tree
layer_out
All
muxn1_tristate
bus
Scal
muxn1_tristate
bus
Scal
muxn1_tristate
bus
Scal
muxn1_tristate
bus
Scal
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
muxnm_tristate
invsel_unbuffered
All
outputAlign
preSext
1000000000000000000000000000000010000000000000001000000010000000
outputAlign
sext
Scal
outputAlign
size0
All
outputSwap
evenIsGreater
Scal
regn
datatold
All
tagStore
miss
Scal
tagStore
valid_n
Scal
tagStore
w_v
All
tagStore
way_n
All
tagStore
writeGen€0›Æw_n
Scal
tagStore
writeGen€1›Æw_n
Scal
tagStore
writeGen€2›Æw_n
Scal
tagStore
writeGen€3›Æw_n
Scal
wayGeneration
HIT
Scal
wayGeneration
p_n
All
wayGeneration
penc_Vn_PTC
All
wayGeneration
ptc_comp
Scal
