Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/co-eda/p5_Pipelined/mips_tb_isim_beh.exe -prj /home/co-eda/p5_Pipelined/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/co-eda/p5_Pipelined/cal_1.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/Splitter.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/RF.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/PC.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/nPC.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/MUX.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/MEM_WB_Reg.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/IM.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/IF_ID_Reg.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/ID_EX_Reg.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/EX_MEM_Reg.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/Ext.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/DM.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/CMP.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/ALU.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/HazardControll.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/DataPath.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/Control.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/mips.v" into library work
Analyzing Verilog file "/home/co-eda/p5_Pipelined/mips_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83088 KB
Fuse CPU Usage: 1190 ms
Compiling module Control
Compiling module HazardControl
Compiling module PC
Compiling module IM
Compiling module IF_ID_Reg
Compiling module Splitter
Compiling module MUX3_5bits
Compiling module RF
Compiling module MUX4_32bits
Compiling module CMP
Compiling module Ext
Compiling module nPC
Compiling module ID_EX_Reg
Compiling module MUX3_32bits
Compiling module MUX2_32bits
Compiling module ALU
Compiling module EX_MEM_Reg
Compiling module Bit_Adder
Compiling module DM
Compiling module MEM_WB_Reg
Compiling module DataPath
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 24 Verilog Units
Built simulation executable /home/co-eda/p5_Pipelined/mips_tb_isim_beh.exe
Fuse Memory Usage: 88296 KB
Fuse CPU Usage: 1260 ms
GCC CPU Usage: 2260 ms
