/*
 * File:           D:\Zoro_DATA\Project\Zeppelin\ADAU1462\adau-spi\ADAU1462_IC 1\ADAU1462_IC_1_PARAM.h
 *
 * Created:        Friday, November 8, 2019 11:41:44 AM
 * Description:    ADAU1462:IC 1 parameter RAM definitions.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright Â©2019 Analog Devices, Inc. All rights reserved.
 */
#ifndef __ADAU1462_IC_1_PARAM_H__
#define __ADAU1462_IC_1_PARAM_H__


/* Module SafeLoadModule - SafeLoadModule*/
#define MOD_SAFELOADMODULE_COUNT                       11
#define MOD_SAFELOADMODULE_DEVICE                      "IC1"
#define MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR         24576
#define MOD_SAFELOADMODULE_DATA_SAFELOAD0_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD1_ADDR         24577
#define MOD_SAFELOADMODULE_DATA_SAFELOAD1_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD2_ADDR         24578
#define MOD_SAFELOADMODULE_DATA_SAFELOAD2_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD3_ADDR         24579
#define MOD_SAFELOADMODULE_DATA_SAFELOAD3_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_DATA_SAFELOAD4_ADDR         24580
#define MOD_SAFELOADMODULE_DATA_SAFELOAD4_MEMORYPAGE   0
#define MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR       24581
#define MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_MEMORYPAGE 0
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_ADDR     24582
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_MEMORYPAGE 0
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_ADDR     24583
#define MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_MEMORYPAGE 0

/* Module Nx2-1_2 - Stereo Switch Nx2*/
#define MOD_NX2_1_2_COUNT                              5
#define MOD_NX2_1_2_DEVICE                             "IC1"
#define MOD_NX2_1_2_ALG0_SLEW_MODE_ADDR                20
#define MOD_NX2_1_2_ALG0_SLEW_MODE_FIXPT               0x0000208A
#define MOD_NX2_1_2_ALG0_SLEW_MODE_VALUE               SIGMASTUDIOTYPE_INTEGER_CONVERT(8330)
#define MOD_NX2_1_2_ALG0_SLEW_MODE_TYPE                SIGMASTUDIOTYPE_INTEGER
#define MOD_NX2_1_2_ALG0_SLEW_MODE_MEMORYPAGE          0
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL00_ADDR  21
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL00_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(1)
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL00_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL00_MEMORYPAGE 0
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL01_ADDR  22
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL01_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL01_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL01_MEMORYPAGE 0
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL02_ADDR  23
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL02_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL02_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL02_MEMORYPAGE 0
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL03_ADDR  24
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL03_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0)
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL03_TYPE  SIGMASTUDIOTYPE_8_24
#define MOD_NX2_1_2_ALG0_STEREOMUXSIGMA3001VOL03_MEMORYPAGE 0

/* Module Single 1 - Single Volume*/
#define MOD_SINGLE1_COUNT                              3
#define MOD_SINGLE1_DEVICE                             "IC1"
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1TARGET_ADDR 30
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1TARGET_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.158489319246111)
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1TARGET_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1TARGET_MEMORYPAGE 0
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA0_ADDR 31
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA0_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.999583420126834)
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA0_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA0_MEMORYPAGE 0
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA1_ADDR 32
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA1_VALUE SIGMASTUDIOTYPE_8_24_CONVERT(0.000416579873166234)
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA1_TYPE SIGMASTUDIOTYPE_8_24
#define MOD_SINGLE1_ALG0_SWGAINOPTADAU145XALG1ALPHA1_MEMORYPAGE 0

#endif
