

You can check that a new microcode was updated by executing:


This will result in an output like

[  108.121907] microcode: CPU0 sig=0x506e3, pf=0x2, revision=0xc2
[  108.129335] microcode: CPU0 updated to revision 0xc6, date = 2018-04-17
[  108.129406] microcode: CPU1 sig=0x506e3, pf=0x2, revision=0xc2
[  108.129484] microcode: CPU1 updated to revision 0xc6, date = 2018-04-17
[  108.129539] microcode: CPU2 sig=0x506e3, pf=0x2, revision=0xc2
[  108.129611] microcode: CPU2 updated to revision 0xc6, date = 2018-04-17
[  108.129696] microcode: CPU3 sig=0x506e3, pf=0x2, revision=0xc2
[  108.129768] microcode: CPU3 updated to revision 0xc6, date = 2018-04-17
[  108.129816] microcode: CPU4 sig=0x506e3, pf=0x2, revision=0xc2
[  108.129905] microcode: CPU4 updated to revision 0xc6, date = 2018-04-17
[  108.129953] microcode: CPU5 sig=0x506e3, pf=0x2, revision=0xc2
[  108.130025] microcode: CPU5 updated to revision 0xc6, date = 2018-04-17
[  108.130070] microcode: CPU6 sig=0x506e3, pf=0x2, revision=0xc2
[  108.130142] microcode: CPU6 updated to revision 0xc6, date = 2018-04-17
[  108.130224] microcode: CPU7 sig=0x506e3, pf=0x2, revision=0xc2
[  108.130296] microcode: CPU7 updated to revision 0xc6, date = 2018-04-17
[  108.130298] microcode: Enabling Indirect Branch Prediction Barrier
[  108.130300] microcode: Enabling Indirect Branch Restricted Speculation

When you are sure that this works out, you can load this microcode during reboot as follows:


## Checking CPU Features

!!! note "CPU microcode updates that protects against side channels like L1TF are not available for all CPUs."

You can check that your microcode has up to date protection
features enabled by executing the following:


&copy; [scontain.com](http://www.scontain.com), August 2018. [Questions or Suggestions?](mailto:info@scontain.com)