# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim $ 
# Start time: 16:17:56 on Sep 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit $.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 16:17:56 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog cpu_riscv_tb.v
# QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
# Start time: 16:18:38 on Sep 12,2024
# vlog -reportprogress 300 cpu_riscv_tb.v 
# -- Compiling module alu
# -- Compiling module control_unit
# -- Compiling module dff
# -- Compiling module instruction_decoder
# -- Compiling module mux_2x1
# -- Compiling module program_counter
# -- Compiling module program_memory
# -- Compiling module register_set
# -- Compiling module cpu_riscv
# -- Compiling module cpu_riscv_tb
# 
# Top level modules:
# 	cpu_riscv_tb
# End time: 16:18:38 on Sep 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -novopt -suppress 12110 cpu_riscv_tb
# vsim -novopt -suppress 12110 cpu_riscv_tb 
# Start time: 16:19:29 on Sep 12,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.cpu_riscv_tb
# Loading work.cpu_riscv_tb
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.cpu_riscv
# Loading work.cpu_riscv
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.program_counter
# Loading work.program_counter
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.program_memory
# Loading work.program_memory
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.instruction_decoder
# Loading work.instruction_decoder
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.control_unit
# Loading work.control_unit
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.alu
# Loading work.alu
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.register_set
# Loading work.register_set
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.dff
# Loading work.dff
# Refreshing /fetools/work_area/frontend/shreyask/RISCV-Multicycle-Pipelined-Processor/Design/work.mux_2x1
# Loading work.mux_2x1
add wave -position insertpoint sim:/cpu_riscv_tb/dut/*
run -all
quit
# Break key hit
# Break in Module program_counter at program_counter.v line 6
# End time: 16:21:09 on Sep 12,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 1
