#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Pin_0 */
Pin_0__0__DM__MASK EQU 0x1C0
Pin_0__0__DM__SHIFT EQU 6
Pin_0__0__DR EQU CYREG_PRT1_DR
Pin_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_0__0__HSIOM_MASK EQU 0x00000F00
Pin_0__0__HSIOM_SHIFT EQU 8
Pin_0__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_0__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_0__0__MASK EQU 0x04
Pin_0__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_0__0__OUT_SEL_SHIFT EQU 4
Pin_0__0__OUT_SEL_VAL EQU 0
Pin_0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_0__0__PC EQU CYREG_PRT1_PC
Pin_0__0__PC2 EQU CYREG_PRT1_PC2
Pin_0__0__PORT EQU 1
Pin_0__0__PS EQU CYREG_PRT1_PS
Pin_0__0__SHIFT EQU 2
Pin_0__DR EQU CYREG_PRT1_DR
Pin_0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_0__MASK EQU 0x04
Pin_0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_0__PC EQU CYREG_PRT1_PC
Pin_0__PC2 EQU CYREG_PRT1_PC2
Pin_0__PORT EQU 1
Pin_0__PS EQU CYREG_PRT1_PS
Pin_0__sen0__DM__MASK EQU 0x1C0
Pin_0__sen0__DM__SHIFT EQU 6
Pin_0__sen0__DR EQU CYREG_PRT1_DR
Pin_0__sen0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_0__sen0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_0__sen0__MASK EQU 0x04
Pin_0__sen0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_0__sen0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_0__sen0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_0__sen0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_0__sen0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_0__sen0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_0__sen0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_0__sen0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_0__sen0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_0__sen0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_0__sen0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_0__sen0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_0__sen0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_0__sen0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_0__sen0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_0__sen0__PC EQU CYREG_PRT1_PC
Pin_0__sen0__PC2 EQU CYREG_PRT1_PC2
Pin_0__sen0__PORT EQU 1
Pin_0__sen0__PS EQU CYREG_PRT1_PS
Pin_0__sen0__SHIFT EQU 2
Pin_0__SHIFT EQU 2

/* Pin_1 */
Pin_1__0__DM__MASK EQU 0x38
Pin_1__0__DM__SHIFT EQU 3
Pin_1__0__DR EQU CYREG_PRT1_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_1__0__HSIOM_MASK EQU 0x000000F0
Pin_1__0__HSIOM_SHIFT EQU 4
Pin_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_1__0__MASK EQU 0x02
Pin_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_1__0__OUT_SEL_SHIFT EQU 2
Pin_1__0__OUT_SEL_VAL EQU 0
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__0__PC EQU CYREG_PRT1_PC
Pin_1__0__PC2 EQU CYREG_PRT1_PC2
Pin_1__0__PORT EQU 1
Pin_1__0__PS EQU CYREG_PRT1_PS
Pin_1__0__SHIFT EQU 1
Pin_1__DR EQU CYREG_PRT1_DR
Pin_1__INTCFG EQU CYREG_PRT1_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_1__MASK EQU 0x02
Pin_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__PC EQU CYREG_PRT1_PC
Pin_1__PC2 EQU CYREG_PRT1_PC2
Pin_1__PORT EQU 1
Pin_1__PS EQU CYREG_PRT1_PS
Pin_1__sen1__DM__MASK EQU 0x38
Pin_1__sen1__DM__SHIFT EQU 3
Pin_1__sen1__DR EQU CYREG_PRT1_DR
Pin_1__sen1__INTCFG EQU CYREG_PRT1_INTCFG
Pin_1__sen1__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_1__sen1__MASK EQU 0x02
Pin_1__sen1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__sen1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__sen1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__sen1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__sen1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__sen1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__sen1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__sen1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__sen1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__sen1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__sen1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__sen1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__sen1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__sen1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__sen1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__sen1__PC EQU CYREG_PRT1_PC
Pin_1__sen1__PC2 EQU CYREG_PRT1_PC2
Pin_1__sen1__PORT EQU 1
Pin_1__sen1__PS EQU CYREG_PRT1_PS
Pin_1__sen1__SHIFT EQU 1
Pin_1__SHIFT EQU 1

/* Pin_2 */
Pin_2__0__DM__MASK EQU 0x07
Pin_2__0__DM__SHIFT EQU 0
Pin_2__0__DR EQU CYREG_PRT1_DR
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__0__HSIOM_MASK EQU 0x0000000F
Pin_2__0__HSIOM_SHIFT EQU 0
Pin_2__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_2__0__MASK EQU 0x01
Pin_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_2__0__OUT_SEL_SHIFT EQU 0
Pin_2__0__OUT_SEL_VAL EQU 0
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__0__PC EQU CYREG_PRT1_PC
Pin_2__0__PC2 EQU CYREG_PRT1_PC2
Pin_2__0__PORT EQU 1
Pin_2__0__PS EQU CYREG_PRT1_PS
Pin_2__0__SHIFT EQU 0
Pin_2__DR EQU CYREG_PRT1_DR
Pin_2__INTCFG EQU CYREG_PRT1_INTCFG
Pin_2__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_2__MASK EQU 0x01
Pin_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__PC EQU CYREG_PRT1_PC
Pin_2__PC2 EQU CYREG_PRT1_PC2
Pin_2__PORT EQU 1
Pin_2__PS EQU CYREG_PRT1_PS
Pin_2__sen2__DM__MASK EQU 0x07
Pin_2__sen2__DM__SHIFT EQU 0
Pin_2__sen2__DR EQU CYREG_PRT1_DR
Pin_2__sen2__INTCFG EQU CYREG_PRT1_INTCFG
Pin_2__sen2__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_2__sen2__MASK EQU 0x01
Pin_2__sen2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__sen2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__sen2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__sen2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__sen2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__sen2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__sen2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__sen2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__sen2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__sen2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__sen2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__sen2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__sen2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__sen2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__sen2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__sen2__PC EQU CYREG_PRT1_PC
Pin_2__sen2__PC2 EQU CYREG_PRT1_PC2
Pin_2__sen2__PORT EQU 1
Pin_2__sen2__PS EQU CYREG_PRT1_PS
Pin_2__sen2__SHIFT EQU 0
Pin_2__SHIFT EQU 0

/* Pin_3 */
Pin_3__0__DM__MASK EQU 0x38
Pin_3__0__DM__SHIFT EQU 3
Pin_3__0__DR EQU CYREG_PRT0_DR
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_3__0__HSIOM_MASK EQU 0x000000F0
Pin_3__0__HSIOM_SHIFT EQU 4
Pin_3__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_3__0__MASK EQU 0x02
Pin_3__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_3__0__OUT_SEL_SHIFT EQU 2
Pin_3__0__OUT_SEL_VAL EQU 0
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_3__0__PC EQU CYREG_PRT0_PC
Pin_3__0__PC2 EQU CYREG_PRT0_PC2
Pin_3__0__PORT EQU 0
Pin_3__0__PS EQU CYREG_PRT0_PS
Pin_3__0__SHIFT EQU 1
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INTCFG EQU CYREG_PRT0_INTCFG
Pin_3__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_3__MASK EQU 0x02
Pin_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_3__PC EQU CYREG_PRT0_PC
Pin_3__PC2 EQU CYREG_PRT0_PC2
Pin_3__PORT EQU 0
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__sen3__DM__MASK EQU 0x38
Pin_3__sen3__DM__SHIFT EQU 3
Pin_3__sen3__DR EQU CYREG_PRT0_DR
Pin_3__sen3__INTCFG EQU CYREG_PRT0_INTCFG
Pin_3__sen3__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_3__sen3__MASK EQU 0x02
Pin_3__sen3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_3__sen3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_3__sen3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_3__sen3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_3__sen3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_3__sen3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_3__sen3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_3__sen3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_3__sen3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_3__sen3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_3__sen3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_3__sen3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_3__sen3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_3__sen3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_3__sen3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_3__sen3__PC EQU CYREG_PRT0_PC
Pin_3__sen3__PC2 EQU CYREG_PRT0_PC2
Pin_3__sen3__PORT EQU 0
Pin_3__sen3__PS EQU CYREG_PRT0_PS
Pin_3__sen3__SHIFT EQU 1
Pin_3__SHIFT EQU 1

/* Pin_4 */
Pin_4__0__DM__MASK EQU 0x07
Pin_4__0__DM__SHIFT EQU 0
Pin_4__0__DR EQU CYREG_PRT0_DR
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_4__0__HSIOM_MASK EQU 0x0000000F
Pin_4__0__HSIOM_SHIFT EQU 0
Pin_4__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_4__0__MASK EQU 0x01
Pin_4__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_4__0__OUT_SEL_SHIFT EQU 0
Pin_4__0__OUT_SEL_VAL EQU 0
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_4__0__PC EQU CYREG_PRT0_PC
Pin_4__0__PC2 EQU CYREG_PRT0_PC2
Pin_4__0__PORT EQU 0
Pin_4__0__PS EQU CYREG_PRT0_PS
Pin_4__0__SHIFT EQU 0
Pin_4__DR EQU CYREG_PRT0_DR
Pin_4__INTCFG EQU CYREG_PRT0_INTCFG
Pin_4__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_4__MASK EQU 0x01
Pin_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_4__PC EQU CYREG_PRT0_PC
Pin_4__PC2 EQU CYREG_PRT0_PC2
Pin_4__PORT EQU 0
Pin_4__PS EQU CYREG_PRT0_PS
Pin_4__sen4__DM__MASK EQU 0x07
Pin_4__sen4__DM__SHIFT EQU 0
Pin_4__sen4__DR EQU CYREG_PRT0_DR
Pin_4__sen4__INTCFG EQU CYREG_PRT0_INTCFG
Pin_4__sen4__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_4__sen4__MASK EQU 0x01
Pin_4__sen4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_4__sen4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_4__sen4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_4__sen4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_4__sen4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_4__sen4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_4__sen4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_4__sen4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_4__sen4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_4__sen4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_4__sen4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_4__sen4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_4__sen4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_4__sen4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_4__sen4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_4__sen4__PC EQU CYREG_PRT0_PC
Pin_4__sen4__PC2 EQU CYREG_PRT0_PC2
Pin_4__sen4__PORT EQU 0
Pin_4__sen4__PS EQU CYREG_PRT0_PS
Pin_4__sen4__SHIFT EQU 0
Pin_4__SHIFT EQU 0

/* Pin_5 */
Pin_5__0__DM__MASK EQU 0x38000
Pin_5__0__DM__SHIFT EQU 15
Pin_5__0__DR EQU CYREG_PRT2_DR
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_5__0__HSIOM_MASK EQU 0x00F00000
Pin_5__0__HSIOM_SHIFT EQU 20
Pin_5__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_5__0__MASK EQU 0x20
Pin_5__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_5__0__OUT_SEL_SHIFT EQU 10
Pin_5__0__OUT_SEL_VAL EQU 1
Pin_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_5__0__PC EQU CYREG_PRT2_PC
Pin_5__0__PC2 EQU CYREG_PRT2_PC2
Pin_5__0__PORT EQU 2
Pin_5__0__PS EQU CYREG_PRT2_PS
Pin_5__0__SHIFT EQU 5
Pin_5__DR EQU CYREG_PRT2_DR
Pin_5__INTCFG EQU CYREG_PRT2_INTCFG
Pin_5__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_5__MASK EQU 0x20
Pin_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_5__PC EQU CYREG_PRT2_PC
Pin_5__PC2 EQU CYREG_PRT2_PC2
Pin_5__PORT EQU 2
Pin_5__PS EQU CYREG_PRT2_PS
Pin_5__sen5__DM__MASK EQU 0x38000
Pin_5__sen5__DM__SHIFT EQU 15
Pin_5__sen5__DR EQU CYREG_PRT2_DR
Pin_5__sen5__INTCFG EQU CYREG_PRT2_INTCFG
Pin_5__sen5__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_5__sen5__MASK EQU 0x20
Pin_5__sen5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_5__sen5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_5__sen5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_5__sen5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_5__sen5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_5__sen5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_5__sen5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_5__sen5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_5__sen5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_5__sen5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_5__sen5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_5__sen5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_5__sen5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_5__sen5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_5__sen5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_5__sen5__PC EQU CYREG_PRT2_PC
Pin_5__sen5__PC2 EQU CYREG_PRT2_PC2
Pin_5__sen5__PORT EQU 2
Pin_5__sen5__PS EQU CYREG_PRT2_PS
Pin_5__sen5__SHIFT EQU 5
Pin_5__SHIFT EQU 5

/* Pin_6 */
Pin_6__0__DM__MASK EQU 0x7000
Pin_6__0__DM__SHIFT EQU 12
Pin_6__0__DR EQU CYREG_PRT2_DR
Pin_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_6__0__HSIOM_MASK EQU 0x000F0000
Pin_6__0__HSIOM_SHIFT EQU 16
Pin_6__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_6__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_6__0__MASK EQU 0x10
Pin_6__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_6__0__OUT_SEL_SHIFT EQU 8
Pin_6__0__OUT_SEL_VAL EQU 1
Pin_6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_6__0__PC EQU CYREG_PRT2_PC
Pin_6__0__PC2 EQU CYREG_PRT2_PC2
Pin_6__0__PORT EQU 2
Pin_6__0__PS EQU CYREG_PRT2_PS
Pin_6__0__SHIFT EQU 4
Pin_6__DR EQU CYREG_PRT2_DR
Pin_6__INTCFG EQU CYREG_PRT2_INTCFG
Pin_6__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_6__MASK EQU 0x10
Pin_6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_6__PC EQU CYREG_PRT2_PC
Pin_6__PC2 EQU CYREG_PRT2_PC2
Pin_6__PORT EQU 2
Pin_6__PS EQU CYREG_PRT2_PS
Pin_6__sen6__DM__MASK EQU 0x7000
Pin_6__sen6__DM__SHIFT EQU 12
Pin_6__sen6__DR EQU CYREG_PRT2_DR
Pin_6__sen6__INTCFG EQU CYREG_PRT2_INTCFG
Pin_6__sen6__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_6__sen6__MASK EQU 0x10
Pin_6__sen6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_6__sen6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_6__sen6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_6__sen6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_6__sen6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_6__sen6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_6__sen6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_6__sen6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_6__sen6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_6__sen6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_6__sen6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_6__sen6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_6__sen6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_6__sen6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_6__sen6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_6__sen6__PC EQU CYREG_PRT2_PC
Pin_6__sen6__PC2 EQU CYREG_PRT2_PC2
Pin_6__sen6__PORT EQU 2
Pin_6__sen6__PS EQU CYREG_PRT2_PS
Pin_6__sen6__SHIFT EQU 4
Pin_6__SHIFT EQU 4

/* Pin_7 */
Pin_7__0__DM__MASK EQU 0xE00
Pin_7__0__DM__SHIFT EQU 9
Pin_7__0__DR EQU CYREG_PRT2_DR
Pin_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_7__0__HSIOM_MASK EQU 0x0000F000
Pin_7__0__HSIOM_SHIFT EQU 12
Pin_7__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_7__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_7__0__MASK EQU 0x08
Pin_7__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_7__0__OUT_SEL_SHIFT EQU 6
Pin_7__0__OUT_SEL_VAL EQU 2
Pin_7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_7__0__PC EQU CYREG_PRT2_PC
Pin_7__0__PC2 EQU CYREG_PRT2_PC2
Pin_7__0__PORT EQU 2
Pin_7__0__PS EQU CYREG_PRT2_PS
Pin_7__0__SHIFT EQU 3
Pin_7__DR EQU CYREG_PRT2_DR
Pin_7__INTCFG EQU CYREG_PRT2_INTCFG
Pin_7__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_7__MASK EQU 0x08
Pin_7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_7__PC EQU CYREG_PRT2_PC
Pin_7__PC2 EQU CYREG_PRT2_PC2
Pin_7__PORT EQU 2
Pin_7__PS EQU CYREG_PRT2_PS
Pin_7__sen7__DM__MASK EQU 0xE00
Pin_7__sen7__DM__SHIFT EQU 9
Pin_7__sen7__DR EQU CYREG_PRT2_DR
Pin_7__sen7__INTCFG EQU CYREG_PRT2_INTCFG
Pin_7__sen7__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_7__sen7__MASK EQU 0x08
Pin_7__sen7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_7__sen7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_7__sen7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_7__sen7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_7__sen7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_7__sen7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_7__sen7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_7__sen7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_7__sen7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_7__sen7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_7__sen7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_7__sen7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_7__sen7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_7__sen7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_7__sen7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_7__sen7__PC EQU CYREG_PRT2_PC
Pin_7__sen7__PC2 EQU CYREG_PRT2_PC2
Pin_7__sen7__PORT EQU 2
Pin_7__sen7__PS EQU CYREG_PRT2_PS
Pin_7__sen7__SHIFT EQU 3
Pin_7__SHIFT EQU 3

/* Tx_06 */
Tx_06__0__DM__MASK EQU 0x1C0000
Tx_06__0__DM__SHIFT EQU 18
Tx_06__0__DR EQU CYREG_PRT0_DR
Tx_06__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Tx_06__0__HSIOM_MASK EQU 0x0F000000
Tx_06__0__HSIOM_SHIFT EQU 24
Tx_06__0__INTCFG EQU CYREG_PRT0_INTCFG
Tx_06__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Tx_06__0__MASK EQU 0x40
Tx_06__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Tx_06__0__OUT_SEL_SHIFT EQU 12
Tx_06__0__OUT_SEL_VAL EQU 1
Tx_06__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Tx_06__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Tx_06__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Tx_06__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Tx_06__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Tx_06__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Tx_06__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Tx_06__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Tx_06__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Tx_06__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Tx_06__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Tx_06__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Tx_06__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Tx_06__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Tx_06__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Tx_06__0__PC EQU CYREG_PRT0_PC
Tx_06__0__PC2 EQU CYREG_PRT0_PC2
Tx_06__0__PORT EQU 0
Tx_06__0__PS EQU CYREG_PRT0_PS
Tx_06__0__SHIFT EQU 6
Tx_06__DR EQU CYREG_PRT0_DR
Tx_06__INTCFG EQU CYREG_PRT0_INTCFG
Tx_06__INTSTAT EQU CYREG_PRT0_INTSTAT
Tx_06__MASK EQU 0x40
Tx_06__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Tx_06__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Tx_06__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Tx_06__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Tx_06__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Tx_06__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Tx_06__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Tx_06__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Tx_06__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Tx_06__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Tx_06__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Tx_06__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Tx_06__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Tx_06__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Tx_06__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Tx_06__PC EQU CYREG_PRT0_PC
Tx_06__PC2 EQU CYREG_PRT0_PC2
Tx_06__PORT EQU 0
Tx_06__PS EQU CYREG_PRT0_PS
Tx_06__SHIFT EQU 6
Tx_06__UART_Tx__DM__MASK EQU 0x1C0000
Tx_06__UART_Tx__DM__SHIFT EQU 18
Tx_06__UART_Tx__DR EQU CYREG_PRT0_DR
Tx_06__UART_Tx__INTCFG EQU CYREG_PRT0_INTCFG
Tx_06__UART_Tx__INTSTAT EQU CYREG_PRT0_INTSTAT
Tx_06__UART_Tx__MASK EQU 0x40
Tx_06__UART_Tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Tx_06__UART_Tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Tx_06__UART_Tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Tx_06__UART_Tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Tx_06__UART_Tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Tx_06__UART_Tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Tx_06__UART_Tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Tx_06__UART_Tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Tx_06__UART_Tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Tx_06__UART_Tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Tx_06__UART_Tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Tx_06__UART_Tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Tx_06__UART_Tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Tx_06__UART_Tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Tx_06__UART_Tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Tx_06__UART_Tx__PC EQU CYREG_PRT0_PC
Tx_06__UART_Tx__PC2 EQU CYREG_PRT0_PC2
Tx_06__UART_Tx__PORT EQU 0
Tx_06__UART_Tx__PS EQU CYREG_PRT0_PS
Tx_06__UART_Tx__SHIFT EQU 6

/* PinLED */
PinLED__0__DM__MASK EQU 0x1C0
PinLED__0__DM__SHIFT EQU 6
PinLED__0__DR EQU CYREG_PRT0_DR
PinLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PinLED__0__HSIOM_MASK EQU 0x00000F00
PinLED__0__HSIOM_SHIFT EQU 8
PinLED__0__INTCFG EQU CYREG_PRT0_INTCFG
PinLED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PinLED__0__MASK EQU 0x04
PinLED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PinLED__0__OUT_SEL_SHIFT EQU 4
PinLED__0__OUT_SEL_VAL EQU 3
PinLED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PinLED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PinLED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PinLED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PinLED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PinLED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PinLED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PinLED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PinLED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PinLED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PinLED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PinLED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PinLED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PinLED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PinLED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PinLED__0__PC EQU CYREG_PRT0_PC
PinLED__0__PC2 EQU CYREG_PRT0_PC2
PinLED__0__PORT EQU 0
PinLED__0__PS EQU CYREG_PRT0_PS
PinLED__0__SHIFT EQU 2
PinLED__DR EQU CYREG_PRT0_DR
PinLED__INTCFG EQU CYREG_PRT0_INTCFG
PinLED__INTSTAT EQU CYREG_PRT0_INTSTAT
PinLED__LED__DM__MASK EQU 0x1C0
PinLED__LED__DM__SHIFT EQU 6
PinLED__LED__DR EQU CYREG_PRT0_DR
PinLED__LED__INTCFG EQU CYREG_PRT0_INTCFG
PinLED__LED__INTSTAT EQU CYREG_PRT0_INTSTAT
PinLED__LED__MASK EQU 0x04
PinLED__LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PinLED__LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PinLED__LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PinLED__LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PinLED__LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PinLED__LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PinLED__LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PinLED__LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PinLED__LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PinLED__LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PinLED__LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PinLED__LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PinLED__LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PinLED__LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PinLED__LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PinLED__LED__PC EQU CYREG_PRT0_PC
PinLED__LED__PC2 EQU CYREG_PRT0_PC2
PinLED__LED__PORT EQU 0
PinLED__LED__PS EQU CYREG_PRT0_PS
PinLED__LED__SHIFT EQU 2
PinLED__MASK EQU 0x04
PinLED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PinLED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PinLED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PinLED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PinLED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PinLED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PinLED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PinLED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PinLED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PinLED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PinLED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PinLED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PinLED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PinLED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PinLED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PinLED__PC EQU CYREG_PRT0_PC
PinLED__PC2 EQU CYREG_PRT0_PC2
PinLED__PORT EQU 0
PinLED__PS EQU CYREG_PRT0_PS
PinLED__SHIFT EQU 2

/* UART_1_BUART */
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_02
UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_1_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_02

/* UART_1_TXInternalInterrupt */
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_TXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC00000
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* OneWire_clock_delay */
OneWire_clock_delay__DIVIDER_MASK EQU 0x0000FFFF
OneWire_clock_delay__ENABLE EQU CYREG_CLK_DIVIDER_B00
OneWire_clock_delay__ENABLE_MASK EQU 0x80000000
OneWire_clock_delay__MASK EQU 0x80000000
OneWire_clock_delay__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* OneWire_ControlReg_DRV */
OneWire_ControlReg_DRV_Sync_ctrl_reg__0__MASK EQU 0x01
OneWire_ControlReg_DRV_Sync_ctrl_reg__0__POS EQU 0
OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK EQU 0x01
OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
OneWire_ControlReg_DRV_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
OneWire_ControlReg_DRV_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

/* OneWire_ControlReg_SEL */
OneWire_ControlReg_SEL_Sync_ctrl_reg__0__MASK EQU 0x01
OneWire_ControlReg_SEL_Sync_ctrl_reg__0__POS EQU 0
OneWire_ControlReg_SEL_Sync_ctrl_reg__1__MASK EQU 0x02
OneWire_ControlReg_SEL_Sync_ctrl_reg__1__POS EQU 1
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__2__MASK EQU 0x04
OneWire_ControlReg_SEL_Sync_ctrl_reg__2__POS EQU 2
OneWire_ControlReg_SEL_Sync_ctrl_reg__3__MASK EQU 0x08
OneWire_ControlReg_SEL_Sync_ctrl_reg__3__POS EQU 3
OneWire_ControlReg_SEL_Sync_ctrl_reg__4__MASK EQU 0x10
OneWire_ControlReg_SEL_Sync_ctrl_reg__4__POS EQU 4
OneWire_ControlReg_SEL_Sync_ctrl_reg__5__MASK EQU 0x20
OneWire_ControlReg_SEL_Sync_ctrl_reg__5__POS EQU 5
OneWire_ControlReg_SEL_Sync_ctrl_reg__6__MASK EQU 0x40
OneWire_ControlReg_SEL_Sync_ctrl_reg__6__POS EQU 6
OneWire_ControlReg_SEL_Sync_ctrl_reg__7__MASK EQU 0x80
OneWire_ControlReg_SEL_Sync_ctrl_reg__7__POS EQU 7
OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK EQU 0xFF
OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
OneWire_ControlReg_SEL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* OneWire_isr_DataReady */
OneWire_isr_DataReady__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
OneWire_isr_DataReady__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
OneWire_isr_DataReady__INTC_MASK EQU 0x01
OneWire_isr_DataReady__INTC_NUMBER EQU 0
OneWire_isr_DataReady__INTC_PRIOR_MASK EQU 0xC0
OneWire_isr_DataReady__INTC_PRIOR_NUM EQU 3
OneWire_isr_DataReady__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
OneWire_isr_DataReady__INTC_SET_EN_REG EQU CYREG_CM0_ISER
OneWire_isr_DataReady__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* OneWire_StatusReg_BUS */
OneWire_StatusReg_BUS_sts_sts_reg__0__MASK EQU 0x01
OneWire_StatusReg_BUS_sts_sts_reg__0__POS EQU 0
OneWire_StatusReg_BUS_sts_sts_reg__1__MASK EQU 0x02
OneWire_StatusReg_BUS_sts_sts_reg__1__POS EQU 1
OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
OneWire_StatusReg_BUS_sts_sts_reg__2__MASK EQU 0x04
OneWire_StatusReg_BUS_sts_sts_reg__2__POS EQU 2
OneWire_StatusReg_BUS_sts_sts_reg__3__MASK EQU 0x08
OneWire_StatusReg_BUS_sts_sts_reg__3__POS EQU 3
OneWire_StatusReg_BUS_sts_sts_reg__4__MASK EQU 0x10
OneWire_StatusReg_BUS_sts_sts_reg__4__POS EQU 4
OneWire_StatusReg_BUS_sts_sts_reg__5__MASK EQU 0x20
OneWire_StatusReg_BUS_sts_sts_reg__5__POS EQU 5
OneWire_StatusReg_BUS_sts_sts_reg__6__MASK EQU 0x40
OneWire_StatusReg_BUS_sts_sts_reg__6__POS EQU 6
OneWire_StatusReg_BUS_sts_sts_reg__7__MASK EQU 0x80
OneWire_StatusReg_BUS_sts_sts_reg__7__POS EQU 7
OneWire_StatusReg_BUS_sts_sts_reg__MASK EQU 0xFF
OneWire_StatusReg_BUS_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_01
OneWire_StatusReg_BUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
OneWire_StatusReg_BUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
OneWire_StatusReg_BUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
OneWire_StatusReg_BUS_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_01

/* OneWire_TimerDelay_TimerUDB */
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__POS EQU 0
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__POS EQU 2
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__POS EQU 3
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x90
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

/* OneWire_Trigger */
OneWire_Trigger_Sync_ctrl_reg__0__MASK EQU 0x01
OneWire_Trigger_Sync_ctrl_reg__0__POS EQU 0
OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
OneWire_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
OneWire_Trigger_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
OneWire_Trigger_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
OneWire_Trigger_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
OneWire_Trigger_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
OneWire_Trigger_Sync_ctrl_reg__MASK EQU 0x01
OneWire_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
OneWire_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
OneWire_Trigger_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

/* isr_Timer */
isr_Timer__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Timer__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Timer__INTC_MASK EQU 0x08
isr_Timer__INTC_NUMBER EQU 3
isr_Timer__INTC_PRIOR_MASK EQU 0xC0000000
isr_Timer__INTC_PRIOR_NUM EQU 3
isr_Timer__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Timer__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Timer__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_UART */
Clock_UART__DIVIDER_MASK EQU 0x0000FFFF
Clock_UART__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_UART__ENABLE_MASK EQU 0x80000000
Clock_UART__MASK EQU 0x80000000
Clock_UART__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Clock_ReportTimer */
Clock_ReportTimer__DIVIDER_MASK EQU 0x0000FFFF
Clock_ReportTimer__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_ReportTimer__ENABLE_MASK EQU 0x80000000
Clock_ReportTimer__MASK EQU 0x80000000
Clock_ReportTimer__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
