{"position": "Product Engineer", "company": "Intel Corporation", "profiles": ["Skills SoC Engineering Semiconductor Industry Photolithography Process Integration Process Engineering Verilog Semiconductors Debugging RTL design SystemVerilog VHDL CMOS Skills  SoC Engineering Semiconductor Industry Photolithography Process Integration Process Engineering Verilog Semiconductors Debugging RTL design SystemVerilog VHDL CMOS SoC Engineering Semiconductor Industry Photolithography Process Integration Process Engineering Verilog Semiconductors Debugging RTL design SystemVerilog VHDL CMOS SoC Engineering Semiconductor Industry Photolithography Process Integration Process Engineering Verilog Semiconductors Debugging RTL design SystemVerilog VHDL CMOS ", "Skills Microstrategy Business Intelligence Data Warehousing ETL Teradata Data Warehouse... Data Modeling Requirements Analysis Data Integration Unix OLAP Enterprise Architecture Solution Architecture Performance Tuning SDLC Big Data Business Intelligence... Software Project... Oracle PL/SQL See 5+ \u00a0 \u00a0 See less Skills  Microstrategy Business Intelligence Data Warehousing ETL Teradata Data Warehouse... Data Modeling Requirements Analysis Data Integration Unix OLAP Enterprise Architecture Solution Architecture Performance Tuning SDLC Big Data Business Intelligence... Software Project... Oracle PL/SQL See 5+ \u00a0 \u00a0 See less Microstrategy Business Intelligence Data Warehousing ETL Teradata Data Warehouse... Data Modeling Requirements Analysis Data Integration Unix OLAP Enterprise Architecture Solution Architecture Performance Tuning SDLC Big Data Business Intelligence... Software Project... Oracle PL/SQL See 5+ \u00a0 \u00a0 See less Microstrategy Business Intelligence Data Warehousing ETL Teradata Data Warehouse... Data Modeling Requirements Analysis Data Integration Unix OLAP Enterprise Architecture Solution Architecture Performance Tuning SDLC Big Data Business Intelligence... Software Project... Oracle PL/SQL See 5+ \u00a0 \u00a0 See less ", "Languages German German German Skills Engineering Management Semiconductors Design of Experiments SPC Program Management Product Engineering Six Sigma Manufacturing Cross-functional Team... Reliability JMP Engineering FMEA Intel Reliability Engineering Process Engineering Manufacturing... See 2+ \u00a0 \u00a0 See less Skills  Engineering Management Semiconductors Design of Experiments SPC Program Management Product Engineering Six Sigma Manufacturing Cross-functional Team... Reliability JMP Engineering FMEA Intel Reliability Engineering Process Engineering Manufacturing... See 2+ \u00a0 \u00a0 See less Engineering Management Semiconductors Design of Experiments SPC Program Management Product Engineering Six Sigma Manufacturing Cross-functional Team... Reliability JMP Engineering FMEA Intel Reliability Engineering Process Engineering Manufacturing... See 2+ \u00a0 \u00a0 See less Engineering Management Semiconductors Design of Experiments SPC Program Management Product Engineering Six Sigma Manufacturing Cross-functional Team... Reliability JMP Engineering FMEA Intel Reliability Engineering Process Engineering Manufacturing... See 2+ \u00a0 \u00a0 See less ", "Summary Currently directing a high performing team of ~70+ engineers across US and India resonsible for Intel's next generation of Windows Mobile Devices pre-Silicon SW enablement, Systems and Requirements Engineering, Platfrom Power on, and Platform Enabling. \n \nStrong HW and SW background as an individual contributor in silicon/platfrom/software test/validation/integration throughout my career to date. Very process oriented. Product focus has been on embedded and mobile platforms. \n \nHave demonstrated strong program and people management skills having managed large programs (~100+ engineers) and people-managed large teams (~70+) with local site management responsibilities. Have developed teams from scratch into high performing, influentual, skilled entities. \n \nSpecialties: Pre- and Post-Silicon Validation, Platform Validation, Systems Engineering and Integration, Manufacturing Test, Requirements Engineering, Engineering management. Summary Currently directing a high performing team of ~70+ engineers across US and India resonsible for Intel's next generation of Windows Mobile Devices pre-Silicon SW enablement, Systems and Requirements Engineering, Platfrom Power on, and Platform Enabling. \n \nStrong HW and SW background as an individual contributor in silicon/platfrom/software test/validation/integration throughout my career to date. Very process oriented. Product focus has been on embedded and mobile platforms. \n \nHave demonstrated strong program and people management skills having managed large programs (~100+ engineers) and people-managed large teams (~70+) with local site management responsibilities. Have developed teams from scratch into high performing, influentual, skilled entities. \n \nSpecialties: Pre- and Post-Silicon Validation, Platform Validation, Systems Engineering and Integration, Manufacturing Test, Requirements Engineering, Engineering management. Currently directing a high performing team of ~70+ engineers across US and India resonsible for Intel's next generation of Windows Mobile Devices pre-Silicon SW enablement, Systems and Requirements Engineering, Platfrom Power on, and Platform Enabling. \n \nStrong HW and SW background as an individual contributor in silicon/platfrom/software test/validation/integration throughout my career to date. Very process oriented. Product focus has been on embedded and mobile platforms. \n \nHave demonstrated strong program and people management skills having managed large programs (~100+ engineers) and people-managed large teams (~70+) with local site management responsibilities. Have developed teams from scratch into high performing, influentual, skilled entities. \n \nSpecialties: Pre- and Post-Silicon Validation, Platform Validation, Systems Engineering and Integration, Manufacturing Test, Requirements Engineering, Engineering management. Currently directing a high performing team of ~70+ engineers across US and India resonsible for Intel's next generation of Windows Mobile Devices pre-Silicon SW enablement, Systems and Requirements Engineering, Platfrom Power on, and Platform Enabling. \n \nStrong HW and SW background as an individual contributor in silicon/platfrom/software test/validation/integration throughout my career to date. Very process oriented. Product focus has been on embedded and mobile platforms. \n \nHave demonstrated strong program and people management skills having managed large programs (~100+ engineers) and people-managed large teams (~70+) with local site management responsibilities. Have developed teams from scratch into high performing, influentual, skilled entities. \n \nSpecialties: Pre- and Post-Silicon Validation, Platform Validation, Systems Engineering and Integration, Manufacturing Test, Requirements Engineering, Engineering management. Experience Director, Windows Mobile Platform Enabling Intel Corporation December 2013  \u2013 Present (1 year 9 months) Hillsboro, Oregon Directing a horizontal team of 70+ engineers across India and US as part of a broader system integration and platform delivery team responsible for: \n \n- Pre-Silicon enablement of Platform Level use cases through a variety of environments, SW and platform level bug hunting  \n- Power-on of new IA-based Windows mobile platforms \n- Feature and use-case enabling \n- Platform Validation of Windows tablets for pre-Si models and for post Si form factor reference designs and dev kits. \n- Developing pre- and post- silicon validation strategies for the Mobile Computing Group roadmap \n- Design for validation hooks influence and tool enablement \n- Driving bug / sightings resolution forums and debug best practices \n- Driving solid requirements engineering practices \n- Enablement of internal and external tools for Debug, Platform Enabling, Systems Integration and Validation \n- Site Manager for Oregon based team of ~80+ people Tablet Platform Integration and Validation Manager Intel Corporation May 2011  \u2013  November 2013  (2 years 7 months) Hillsboro, Oregon Responsible for: \n- System Integration of Windows tablets, providing a continuous integration build system for > 500 developers. Enablement of continuous integration systems pre-power on. \n- Platform Validation of Windows tablets for pre-Si models and for post Si form factor reference designs and dev kits. \n- Developing pre- and post- silicon validation strategies for the Mobile Computing Group roadmap \n- Design for validation hooks influence and tool enablement \n- Driving solid requirements engineering practices \n- Enablement of validation infrastructure for custom testing environments \n- Site Manager for Oregon based team of ~40+ people Post-Si Validation Architecture, Program Management, Tools and Stats Mgr. Intel January 2007  \u2013  May 2011  (4 years 5 months) Responsible for \n- developing post silicon validation strategies for the Embedded and Communications Group roadmap - > $1B annual revenue. Programs include new silicon develops and platforms adopted/modified from other Intel divisions. \n- enabling a post-Si validation organization of 160+ on new technologies \n- managing the post-Si validation activities from concept approval through product launch \n- enablement of validation infrastructure for custom testing environments \n- enablement of validation business tools for planning, sizing and managing programs through execution. \n- design of experiments using statistical analysis for validation planning and customer support \n- driving innovation through IP creation and process improvement System Validation Lead Intel Corporation July 2004  \u2013  December 2006  (2 years 6 months) Silicon Validation on IA and XScale based SoCs. Sr. Sort Product Engineer Intel Corporation October 2002  \u2013  July 2004  (1 year 10 months) Development of functional tests for Sort/Class test tapes, scan/ATPG pattern generation, DFT. Sr. Software Engineer Intel January 2001  \u2013  October 2002  (1 year 10 months) Windows Developer for Intel ProDSL modem SW. Test Systems Development Engineer Intel May 1999  \u2013  December 2000  (1 year 8 months) Development of non-interactive test equipment for automation of Motherboard testers and CPU PPV test equipment. \n \nDevelopment of test systems for Switches, Routers. CPU Product Engineer Intel Corporation January 1998  \u2013  May 1999  (1 year 5 months) Product engineer responsible for Pentium II, Pentium III desktop and Xeon processor NPI, system test/OQA, excursion management, FA/FI. Validation/Test Engineer for Desktop Motherboards Intel January 1997  \u2013  December 1997  (1 year) Test integration, validation and NPI of Pentium/Pentium Pro/Pentium w/ MMX -based Desktop motherboards. Test Systems Engineer Motorola June 1995  \u2013  January 1997  (1 year 8 months) Test systems development for Mobile and Handheld radios product lines Director, Windows Mobile Platform Enabling Intel Corporation December 2013  \u2013 Present (1 year 9 months) Hillsboro, Oregon Directing a horizontal team of 70+ engineers across India and US as part of a broader system integration and platform delivery team responsible for: \n \n- Pre-Silicon enablement of Platform Level use cases through a variety of environments, SW and platform level bug hunting  \n- Power-on of new IA-based Windows mobile platforms \n- Feature and use-case enabling \n- Platform Validation of Windows tablets for pre-Si models and for post Si form factor reference designs and dev kits. \n- Developing pre- and post- silicon validation strategies for the Mobile Computing Group roadmap \n- Design for validation hooks influence and tool enablement \n- Driving bug / sightings resolution forums and debug best practices \n- Driving solid requirements engineering practices \n- Enablement of internal and external tools for Debug, Platform Enabling, Systems Integration and Validation \n- Site Manager for Oregon based team of ~80+ people Director, Windows Mobile Platform Enabling Intel Corporation December 2013  \u2013 Present (1 year 9 months) Hillsboro, Oregon Directing a horizontal team of 70+ engineers across India and US as part of a broader system integration and platform delivery team responsible for: \n \n- Pre-Silicon enablement of Platform Level use cases through a variety of environments, SW and platform level bug hunting  \n- Power-on of new IA-based Windows mobile platforms \n- Feature and use-case enabling \n- Platform Validation of Windows tablets for pre-Si models and for post Si form factor reference designs and dev kits. \n- Developing pre- and post- silicon validation strategies for the Mobile Computing Group roadmap \n- Design for validation hooks influence and tool enablement \n- Driving bug / sightings resolution forums and debug best practices \n- Driving solid requirements engineering practices \n- Enablement of internal and external tools for Debug, Platform Enabling, Systems Integration and Validation \n- Site Manager for Oregon based team of ~80+ people Tablet Platform Integration and Validation Manager Intel Corporation May 2011  \u2013  November 2013  (2 years 7 months) Hillsboro, Oregon Responsible for: \n- System Integration of Windows tablets, providing a continuous integration build system for > 500 developers. Enablement of continuous integration systems pre-power on. \n- Platform Validation of Windows tablets for pre-Si models and for post Si form factor reference designs and dev kits. \n- Developing pre- and post- silicon validation strategies for the Mobile Computing Group roadmap \n- Design for validation hooks influence and tool enablement \n- Driving solid requirements engineering practices \n- Enablement of validation infrastructure for custom testing environments \n- Site Manager for Oregon based team of ~40+ people Tablet Platform Integration and Validation Manager Intel Corporation May 2011  \u2013  November 2013  (2 years 7 months) Hillsboro, Oregon Responsible for: \n- System Integration of Windows tablets, providing a continuous integration build system for > 500 developers. Enablement of continuous integration systems pre-power on. \n- Platform Validation of Windows tablets for pre-Si models and for post Si form factor reference designs and dev kits. \n- Developing pre- and post- silicon validation strategies for the Mobile Computing Group roadmap \n- Design for validation hooks influence and tool enablement \n- Driving solid requirements engineering practices \n- Enablement of validation infrastructure for custom testing environments \n- Site Manager for Oregon based team of ~40+ people Post-Si Validation Architecture, Program Management, Tools and Stats Mgr. Intel January 2007  \u2013  May 2011  (4 years 5 months) Responsible for \n- developing post silicon validation strategies for the Embedded and Communications Group roadmap - > $1B annual revenue. Programs include new silicon develops and platforms adopted/modified from other Intel divisions. \n- enabling a post-Si validation organization of 160+ on new technologies \n- managing the post-Si validation activities from concept approval through product launch \n- enablement of validation infrastructure for custom testing environments \n- enablement of validation business tools for planning, sizing and managing programs through execution. \n- design of experiments using statistical analysis for validation planning and customer support \n- driving innovation through IP creation and process improvement Post-Si Validation Architecture, Program Management, Tools and Stats Mgr. Intel January 2007  \u2013  May 2011  (4 years 5 months) Responsible for \n- developing post silicon validation strategies for the Embedded and Communications Group roadmap - > $1B annual revenue. Programs include new silicon develops and platforms adopted/modified from other Intel divisions. \n- enabling a post-Si validation organization of 160+ on new technologies \n- managing the post-Si validation activities from concept approval through product launch \n- enablement of validation infrastructure for custom testing environments \n- enablement of validation business tools for planning, sizing and managing programs through execution. \n- design of experiments using statistical analysis for validation planning and customer support \n- driving innovation through IP creation and process improvement System Validation Lead Intel Corporation July 2004  \u2013  December 2006  (2 years 6 months) Silicon Validation on IA and XScale based SoCs. System Validation Lead Intel Corporation July 2004  \u2013  December 2006  (2 years 6 months) Silicon Validation on IA and XScale based SoCs. Sr. Sort Product Engineer Intel Corporation October 2002  \u2013  July 2004  (1 year 10 months) Development of functional tests for Sort/Class test tapes, scan/ATPG pattern generation, DFT. Sr. Sort Product Engineer Intel Corporation October 2002  \u2013  July 2004  (1 year 10 months) Development of functional tests for Sort/Class test tapes, scan/ATPG pattern generation, DFT. Sr. Software Engineer Intel January 2001  \u2013  October 2002  (1 year 10 months) Windows Developer for Intel ProDSL modem SW. Sr. Software Engineer Intel January 2001  \u2013  October 2002  (1 year 10 months) Windows Developer for Intel ProDSL modem SW. Test Systems Development Engineer Intel May 1999  \u2013  December 2000  (1 year 8 months) Development of non-interactive test equipment for automation of Motherboard testers and CPU PPV test equipment. \n \nDevelopment of test systems for Switches, Routers. Test Systems Development Engineer Intel May 1999  \u2013  December 2000  (1 year 8 months) Development of non-interactive test equipment for automation of Motherboard testers and CPU PPV test equipment. \n \nDevelopment of test systems for Switches, Routers. CPU Product Engineer Intel Corporation January 1998  \u2013  May 1999  (1 year 5 months) Product engineer responsible for Pentium II, Pentium III desktop and Xeon processor NPI, system test/OQA, excursion management, FA/FI. CPU Product Engineer Intel Corporation January 1998  \u2013  May 1999  (1 year 5 months) Product engineer responsible for Pentium II, Pentium III desktop and Xeon processor NPI, system test/OQA, excursion management, FA/FI. Validation/Test Engineer for Desktop Motherboards Intel January 1997  \u2013  December 1997  (1 year) Test integration, validation and NPI of Pentium/Pentium Pro/Pentium w/ MMX -based Desktop motherboards. Validation/Test Engineer for Desktop Motherboards Intel January 1997  \u2013  December 1997  (1 year) Test integration, validation and NPI of Pentium/Pentium Pro/Pentium w/ MMX -based Desktop motherboards. Test Systems Engineer Motorola June 1995  \u2013  January 1997  (1 year 8 months) Test systems development for Mobile and Handheld radios product lines Test Systems Engineer Motorola June 1995  \u2013  January 1997  (1 year 8 months) Test systems development for Mobile and Handheld radios product lines Languages Irish French Irish French Irish French Skills SoC Embedded Systems Processors Microprocessors Intel Engineering Management Debugging Semiconductors ASIC Embedded Software Hardware Architecture Verilog SystemVerilog Firmware Manufacturing Silicon Validation Software Integrations Software Project... Software Development Systems Engineering Mobile Devices Requirements Management Computer Architecture See 8+ \u00a0 \u00a0 See less Skills  SoC Embedded Systems Processors Microprocessors Intel Engineering Management Debugging Semiconductors ASIC Embedded Software Hardware Architecture Verilog SystemVerilog Firmware Manufacturing Silicon Validation Software Integrations Software Project... Software Development Systems Engineering Mobile Devices Requirements Management Computer Architecture See 8+ \u00a0 \u00a0 See less SoC Embedded Systems Processors Microprocessors Intel Engineering Management Debugging Semiconductors ASIC Embedded Software Hardware Architecture Verilog SystemVerilog Firmware Manufacturing Silicon Validation Software Integrations Software Project... Software Development Systems Engineering Mobile Devices Requirements Management Computer Architecture See 8+ \u00a0 \u00a0 See less SoC Embedded Systems Processors Microprocessors Intel Engineering Management Debugging Semiconductors ASIC Embedded Software Hardware Architecture Verilog SystemVerilog Firmware Manufacturing Silicon Validation Software Integrations Software Project... Software Development Systems Engineering Mobile Devices Requirements Management Computer Architecture See 8+ \u00a0 \u00a0 See less Education Maynooth University H. Dip.,  Information Technology 1999  \u2013 2000 Dublin City University B.Eng.,  Electronic Engineering 1991  \u2013 1995 Graduated with 1st class honours specializing in telecommunications. Maynooth University H. Dip.,  Information Technology 1999  \u2013 2000 Maynooth University H. Dip.,  Information Technology 1999  \u2013 2000 Maynooth University H. Dip.,  Information Technology 1999  \u2013 2000 Dublin City University B.Eng.,  Electronic Engineering 1991  \u2013 1995 Graduated with 1st class honours specializing in telecommunications. Dublin City University B.Eng.,  Electronic Engineering 1991  \u2013 1995 Graduated with 1st class honours specializing in telecommunications. Dublin City University B.Eng.,  Electronic Engineering 1991  \u2013 1995 Graduated with 1st class honours specializing in telecommunications. Honors & Awards Additional Honors & Awards Finisher of Dublin City Marathon (2000, 2003)  \nSummit of Kilimanjaro (2000) Additional Honors & Awards Finisher of Dublin City Marathon (2000, 2003)  \nSummit of Kilimanjaro (2000) Additional Honors & Awards Finisher of Dublin City Marathon (2000, 2003)  \nSummit of Kilimanjaro (2000) Additional Honors & Awards Finisher of Dublin City Marathon (2000, 2003)  \nSummit of Kilimanjaro (2000) ", "Experience Product Engineer Intel Corporation Product Engineer Intel Corporation Product Engineer Intel Corporation ", "Skills Yield Failure Analysis Flash Memory Debugging Test Engineering Semiconductor Process Testing Semiconductor Industry Semiconductors JMP CMOS MEMS IC CVD Metrology Skills  Yield Failure Analysis Flash Memory Debugging Test Engineering Semiconductor Process Testing Semiconductor Industry Semiconductors JMP CMOS MEMS IC CVD Metrology Yield Failure Analysis Flash Memory Debugging Test Engineering Semiconductor Process Testing Semiconductor Industry Semiconductors JMP CMOS MEMS IC CVD Metrology Yield Failure Analysis Flash Memory Debugging Test Engineering Semiconductor Process Testing Semiconductor Industry Semiconductors JMP CMOS MEMS IC CVD Metrology ", "Experience Senior Product Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chengdu, Sichuan, China Focus on 8 series PCH lynxpoint Qualification, NPI, and HVM sustaining excellence:: \n-- work with NPI team to achieve Product characterization and qualification in factory. \n-- Manage, analysis and continuously improve product healthy indicators. \n-- Lead/support Manufacturing Test related issue, maintain good HVM testing environment, dig out root cause and implement solution to production. \n-- Delivery high quality test program to HVM production, improve Test yield, reduce Test hole, reduce test time for driving the better quality, cost and delivery. \n-- Lead and co-work with team members identify the chip issue, and Work with Fab to drive the wafer quality improvement. Product Engineer Intel Corporation September 2011  \u2013  July 2012  (11 months) Sacramento, California Area co-operate with Divison partners on Intel's 8 series PCH product:Lynxpoint , work with Division partners to develop and deliver high quality test program. \n-- Integrate factory consideration into early test program development, and drive test stability improment.. \n--continues improving test program quality to achieve good yield, test time and other PHI(product health indicator) improvement to meet HVM qualification goal. \n--co-work with analog develop engr to identify Test hole and develop new kill tests, deliver high quality test program to achieve product qualification and deliver good product to meet customer\u2019s requirement Product Engineer Intel Corporation July 2009  \u2013  September 2011  (2 years 3 months) ChengDu Serving in Intel products (Chengdu) , focus on CPU product: Penryn; MCH/PCH products:Cantiga, CougarPoint, testing, yield improve, test time reduction, manufacturing problem solving .etc. Software Quality Assurance Engineer Autodesk July 2007  \u2013  June 2009  (2 years) Shanghai Served in Autodesk (Shanghai) as a Software QA Engineer, focus on Autodesk products, Inventor, AutoCAD, Algor simulation testing and software quality improvement.. \n-- Writing and executing Test Cases according to the specification. \n-- Ensuring the quality of software through UI, functional, Glob, Performance, Installation and usability testing. \n-- Measuring quality against set priorities and providing customer requirement. Accurate report of the product quality in different milestone. Senior Product Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chengdu, Sichuan, China Focus on 8 series PCH lynxpoint Qualification, NPI, and HVM sustaining excellence:: \n-- work with NPI team to achieve Product characterization and qualification in factory. \n-- Manage, analysis and continuously improve product healthy indicators. \n-- Lead/support Manufacturing Test related issue, maintain good HVM testing environment, dig out root cause and implement solution to production. \n-- Delivery high quality test program to HVM production, improve Test yield, reduce Test hole, reduce test time for driving the better quality, cost and delivery. \n-- Lead and co-work with team members identify the chip issue, and Work with Fab to drive the wafer quality improvement. Senior Product Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chengdu, Sichuan, China Focus on 8 series PCH lynxpoint Qualification, NPI, and HVM sustaining excellence:: \n-- work with NPI team to achieve Product characterization and qualification in factory. \n-- Manage, analysis and continuously improve product healthy indicators. \n-- Lead/support Manufacturing Test related issue, maintain good HVM testing environment, dig out root cause and implement solution to production. \n-- Delivery high quality test program to HVM production, improve Test yield, reduce Test hole, reduce test time for driving the better quality, cost and delivery. \n-- Lead and co-work with team members identify the chip issue, and Work with Fab to drive the wafer quality improvement. Product Engineer Intel Corporation September 2011  \u2013  July 2012  (11 months) Sacramento, California Area co-operate with Divison partners on Intel's 8 series PCH product:Lynxpoint , work with Division partners to develop and deliver high quality test program. \n-- Integrate factory consideration into early test program development, and drive test stability improment.. \n--continues improving test program quality to achieve good yield, test time and other PHI(product health indicator) improvement to meet HVM qualification goal. \n--co-work with analog develop engr to identify Test hole and develop new kill tests, deliver high quality test program to achieve product qualification and deliver good product to meet customer\u2019s requirement Product Engineer Intel Corporation September 2011  \u2013  July 2012  (11 months) Sacramento, California Area co-operate with Divison partners on Intel's 8 series PCH product:Lynxpoint , work with Division partners to develop and deliver high quality test program. \n-- Integrate factory consideration into early test program development, and drive test stability improment.. \n--continues improving test program quality to achieve good yield, test time and other PHI(product health indicator) improvement to meet HVM qualification goal. \n--co-work with analog develop engr to identify Test hole and develop new kill tests, deliver high quality test program to achieve product qualification and deliver good product to meet customer\u2019s requirement Product Engineer Intel Corporation July 2009  \u2013  September 2011  (2 years 3 months) ChengDu Serving in Intel products (Chengdu) , focus on CPU product: Penryn; MCH/PCH products:Cantiga, CougarPoint, testing, yield improve, test time reduction, manufacturing problem solving .etc. Product Engineer Intel Corporation July 2009  \u2013  September 2011  (2 years 3 months) ChengDu Serving in Intel products (Chengdu) , focus on CPU product: Penryn; MCH/PCH products:Cantiga, CougarPoint, testing, yield improve, test time reduction, manufacturing problem solving .etc. Software Quality Assurance Engineer Autodesk July 2007  \u2013  June 2009  (2 years) Shanghai Served in Autodesk (Shanghai) as a Software QA Engineer, focus on Autodesk products, Inventor, AutoCAD, Algor simulation testing and software quality improvement.. \n-- Writing and executing Test Cases according to the specification. \n-- Ensuring the quality of software through UI, functional, Glob, Performance, Installation and usability testing. \n-- Measuring quality against set priorities and providing customer requirement. Accurate report of the product quality in different milestone. Software Quality Assurance Engineer Autodesk July 2007  \u2013  June 2009  (2 years) Shanghai Served in Autodesk (Shanghai) as a Software QA Engineer, focus on Autodesk products, Inventor, AutoCAD, Algor simulation testing and software quality improvement.. \n-- Writing and executing Test Cases according to the specification. \n-- Ensuring the quality of software through UI, functional, Glob, Performance, Installation and usability testing. \n-- Measuring quality against set priorities and providing customer requirement. Accurate report of the product quality in different milestone. Skills Testing AutoCAD Inventor Manufacturing JMP Test Time Reduction Yield Management Microsoft Excel Lean Operations Root Cause Problem... Skills  Testing AutoCAD Inventor Manufacturing JMP Test Time Reduction Yield Management Microsoft Excel Lean Operations Root Cause Problem... Testing AutoCAD Inventor Manufacturing JMP Test Time Reduction Yield Management Microsoft Excel Lean Operations Root Cause Problem... Testing AutoCAD Inventor Manufacturing JMP Test Time Reduction Yield Management Microsoft Excel Lean Operations Root Cause Problem... Education Sichuan University Bachelor,  Mechanical Design and Manufacturing 2003  \u2013 2007 Sichuan University Bachelor,  Mechanical Design and Manufacturing 2003  \u2013 2007 Sichuan University Bachelor,  Mechanical Design and Manufacturing 2003  \u2013 2007 Sichuan University Bachelor,  Mechanical Design and Manufacturing 2003  \u2013 2007 ", "Summary Product Engineer on industry leading storage technologies - manufacturing, testing, and design validation. Previous experience in tech support, sales and management. \n \nSpecialties: C, C++, Java, Python and Perl programming. Incisive Specman simulation and verification. Strong communication and customer service skills. Inventory and staff management. System troubleshooting and administration. Summary Product Engineer on industry leading storage technologies - manufacturing, testing, and design validation. Previous experience in tech support, sales and management. \n \nSpecialties: C, C++, Java, Python and Perl programming. Incisive Specman simulation and verification. Strong communication and customer service skills. Inventory and staff management. System troubleshooting and administration. Product Engineer on industry leading storage technologies - manufacturing, testing, and design validation. Previous experience in tech support, sales and management. \n \nSpecialties: C, C++, Java, Python and Perl programming. Incisive Specman simulation and verification. Strong communication and customer service skills. Inventory and staff management. System troubleshooting and administration. Product Engineer on industry leading storage technologies - manufacturing, testing, and design validation. Previous experience in tech support, sales and management. \n \nSpecialties: C, C++, Java, Python and Perl programming. Incisive Specman simulation and verification. Strong communication and customer service skills. Inventory and staff management. System troubleshooting and administration. Experience Product Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Co-op Test Engineer Cisco January 2008  \u2013  July 2008  (7 months) I was responsible for version compliance, testing, and failure analysis for two projects in development. Primary duties included firmware reprogramming, rework, and hardware debugging for prototype boards. \n \nI also redesigned and rebuilt a simulation and verification testbench utilizing Cadence's Specman Elite version 6.2 to support another developer's Xilinx FPGA code. Manager Intrex Computers August 2004  \u2013  August 2006  (2 years 1 month) Researched hardware performance and industry trends to select sales inventory. Managed all aspects of store location, including staff, policies and inventory. Negotiated large customer accounts and managed customer relationships Assistant Store Manager Intrex Computers January 2003  \u2013  August 2004  (1 year 8 months) Resolved customer hardware complaints and concerns, acting as manager in absentia. Prioritized customer issues and coordinated store staff. Created sales displays and disseminated corporate policies at the store level. Sales Representative Intrex Computers July 2001  \u2013  January 2003  (1 year 7 months) Analyzed faulty hardware and recommended replacements. Provided expert advice about computer hardware and software to customers. Consistently sold the highest volume of product for the store. Level One Support Ericsson 2000  \u2013  2001  (1 year) Analyzed hardware, software and network concerns for internal customers. Consistently resolved the most problems in a team of seven. Administrated Exchange, printers, share creation, and groups in Active Directory. Product Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Product Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Co-op Test Engineer Cisco January 2008  \u2013  July 2008  (7 months) I was responsible for version compliance, testing, and failure analysis for two projects in development. Primary duties included firmware reprogramming, rework, and hardware debugging for prototype boards. \n \nI also redesigned and rebuilt a simulation and verification testbench utilizing Cadence's Specman Elite version 6.2 to support another developer's Xilinx FPGA code. Co-op Test Engineer Cisco January 2008  \u2013  July 2008  (7 months) I was responsible for version compliance, testing, and failure analysis for two projects in development. Primary duties included firmware reprogramming, rework, and hardware debugging for prototype boards. \n \nI also redesigned and rebuilt a simulation and verification testbench utilizing Cadence's Specman Elite version 6.2 to support another developer's Xilinx FPGA code. Manager Intrex Computers August 2004  \u2013  August 2006  (2 years 1 month) Researched hardware performance and industry trends to select sales inventory. Managed all aspects of store location, including staff, policies and inventory. Negotiated large customer accounts and managed customer relationships Manager Intrex Computers August 2004  \u2013  August 2006  (2 years 1 month) Researched hardware performance and industry trends to select sales inventory. Managed all aspects of store location, including staff, policies and inventory. Negotiated large customer accounts and managed customer relationships Assistant Store Manager Intrex Computers January 2003  \u2013  August 2004  (1 year 8 months) Resolved customer hardware complaints and concerns, acting as manager in absentia. Prioritized customer issues and coordinated store staff. Created sales displays and disseminated corporate policies at the store level. Assistant Store Manager Intrex Computers January 2003  \u2013  August 2004  (1 year 8 months) Resolved customer hardware complaints and concerns, acting as manager in absentia. Prioritized customer issues and coordinated store staff. Created sales displays and disseminated corporate policies at the store level. Sales Representative Intrex Computers July 2001  \u2013  January 2003  (1 year 7 months) Analyzed faulty hardware and recommended replacements. Provided expert advice about computer hardware and software to customers. Consistently sold the highest volume of product for the store. Sales Representative Intrex Computers July 2001  \u2013  January 2003  (1 year 7 months) Analyzed faulty hardware and recommended replacements. Provided expert advice about computer hardware and software to customers. Consistently sold the highest volume of product for the store. Level One Support Ericsson 2000  \u2013  2001  (1 year) Analyzed hardware, software and network concerns for internal customers. Consistently resolved the most problems in a team of seven. Administrated Exchange, printers, share creation, and groups in Active Directory. Level One Support Ericsson 2000  \u2013  2001  (1 year) Analyzed hardware, software and network concerns for internal customers. Consistently resolved the most problems in a team of seven. Administrated Exchange, printers, share creation, and groups in Active Directory. Skills C++ C Java Perl Linux Verilog Testing Windows TCP/IP Electrical Engineering Unix Python Skills  C++ C Java Perl Linux Verilog Testing Windows TCP/IP Electrical Engineering Unix Python C++ C Java Perl Linux Verilog Testing Windows TCP/IP Electrical Engineering Unix Python C++ C Java Perl Linux Verilog Testing Windows TCP/IP Electrical Engineering Unix Python Education North Carolina State University BS CPE, BS EE,  Computer Architecture 2006  \u2013 2010 Dean's List Fall 2006, Spring 2007, Fall 2007 Activities and Societies:\u00a0 IEEE Student Member ,  IEEE Computer Society North Carolina State University BS CPE, BS EE,  Computer Architecture 2006  \u2013 2010 Dean's List Fall 2006, Spring 2007, Fall 2007 Activities and Societies:\u00a0 IEEE Student Member ,  IEEE Computer Society North Carolina State University BS CPE, BS EE,  Computer Architecture 2006  \u2013 2010 Dean's List Fall 2006, Spring 2007, Fall 2007 Activities and Societies:\u00a0 IEEE Student Member ,  IEEE Computer Society North Carolina State University BS CPE, BS EE,  Computer Architecture 2006  \u2013 2010 Dean's List Fall 2006, Spring 2007, Fall 2007 Activities and Societies:\u00a0 IEEE Student Member ,  IEEE Computer Society ", "Summary Department Manager, Micron Corperation \n2011/04~Present, Shanghai, China \n \nProduct Development Manager, Micron Corperation \n2010/01~2011/03, Shanghai, China \n \nProduct Development Manager, Intel Corperation \n2008/09~2009/12, Shanghai, China \n \nProduct Egnineering Manager, Intel Corperation \n2005/10~2008/08, Shanghai, China \n \nSenior Product Engineer, Intel Corperation \n2005/03~2005/09, California, USA \n2003/10~2005/02, Shanghai, China \n \nProduct Engineer, Intel Corperation \n2003/01~2003/09, Corolado, USA \n2002/03~2002/12, California, USA \n2001/07~2002/02, Shanghai, China Summary Department Manager, Micron Corperation \n2011/04~Present, Shanghai, China \n \nProduct Development Manager, Micron Corperation \n2010/01~2011/03, Shanghai, China \n \nProduct Development Manager, Intel Corperation \n2008/09~2009/12, Shanghai, China \n \nProduct Egnineering Manager, Intel Corperation \n2005/10~2008/08, Shanghai, China \n \nSenior Product Engineer, Intel Corperation \n2005/03~2005/09, California, USA \n2003/10~2005/02, Shanghai, China \n \nProduct Engineer, Intel Corperation \n2003/01~2003/09, Corolado, USA \n2002/03~2002/12, California, USA \n2001/07~2002/02, Shanghai, China Department Manager, Micron Corperation \n2011/04~Present, Shanghai, China \n \nProduct Development Manager, Micron Corperation \n2010/01~2011/03, Shanghai, China \n \nProduct Development Manager, Intel Corperation \n2008/09~2009/12, Shanghai, China \n \nProduct Egnineering Manager, Intel Corperation \n2005/10~2008/08, Shanghai, China \n \nSenior Product Engineer, Intel Corperation \n2005/03~2005/09, California, USA \n2003/10~2005/02, Shanghai, China \n \nProduct Engineer, Intel Corperation \n2003/01~2003/09, Corolado, USA \n2002/03~2002/12, California, USA \n2001/07~2002/02, Shanghai, China Department Manager, Micron Corperation \n2011/04~Present, Shanghai, China \n \nProduct Development Manager, Micron Corperation \n2010/01~2011/03, Shanghai, China \n \nProduct Development Manager, Intel Corperation \n2008/09~2009/12, Shanghai, China \n \nProduct Egnineering Manager, Intel Corperation \n2005/10~2008/08, Shanghai, China \n \nSenior Product Engineer, Intel Corperation \n2005/03~2005/09, California, USA \n2003/10~2005/02, Shanghai, China \n \nProduct Engineer, Intel Corperation \n2003/01~2003/09, Corolado, USA \n2002/03~2002/12, California, USA \n2001/07~2002/02, Shanghai, China Experience Department Manager of Managed NAND Development Micron Technology April 2011  \u2013 Present (4 years 5 months) Shanghai Department Manager of Managed NAND Development Product Development Manager Micron Technology January 2010  \u2013  March 2011  (1 year 3 months) Shanghai Product Development Team Manager of Managed NAND Product Development Manager Intel Corporation September 2008  \u2013  December 2009  (1 year 4 months) Shanghai City, China Product Development Team Manager of Flash Development Product Engineering Manager Intel Corporation October 2005  \u2013  August 2008  (2 years 11 months) Shanghai City, China Product Egnineering Manager of Flash Development Senior Product Engineer Intel Corporation March 2005  \u2013  September 2005  (7 months) Folsom, California, USA Senior Product Engineer of Flash Development Senior Product Egnineer Intel Corporation October 2003  \u2013  February 2005  (1 year 5 months) Shanghai City, China Senior Product Engineer of Flash Development Product Egnineer Intel Corporation January 2003  \u2013  September 2003  (9 months) Colorado Springs, Colorado Area, USA Product Engineer of Flash Development Product Engineer Intel Corporation March 2002  \u2013  December 2002  (10 months) Folsom, California, USA Product Engineer of Flash Development Product Engineer Intel Corporation July 2001  \u2013  February 2002  (8 months) Shanghai City, China Product Engineer of Flash Development Department Manager of Managed NAND Development Micron Technology April 2011  \u2013 Present (4 years 5 months) Shanghai Department Manager of Managed NAND Development Department Manager of Managed NAND Development Micron Technology April 2011  \u2013 Present (4 years 5 months) Shanghai Department Manager of Managed NAND Development Product Development Manager Micron Technology January 2010  \u2013  March 2011  (1 year 3 months) Shanghai Product Development Team Manager of Managed NAND Product Development Manager Micron Technology January 2010  \u2013  March 2011  (1 year 3 months) Shanghai Product Development Team Manager of Managed NAND Product Development Manager Intel Corporation September 2008  \u2013  December 2009  (1 year 4 months) Shanghai City, China Product Development Team Manager of Flash Development Product Development Manager Intel Corporation September 2008  \u2013  December 2009  (1 year 4 months) Shanghai City, China Product Development Team Manager of Flash Development Product Engineering Manager Intel Corporation October 2005  \u2013  August 2008  (2 years 11 months) Shanghai City, China Product Egnineering Manager of Flash Development Product Engineering Manager Intel Corporation October 2005  \u2013  August 2008  (2 years 11 months) Shanghai City, China Product Egnineering Manager of Flash Development Senior Product Engineer Intel Corporation March 2005  \u2013  September 2005  (7 months) Folsom, California, USA Senior Product Engineer of Flash Development Senior Product Engineer Intel Corporation March 2005  \u2013  September 2005  (7 months) Folsom, California, USA Senior Product Engineer of Flash Development Senior Product Egnineer Intel Corporation October 2003  \u2013  February 2005  (1 year 5 months) Shanghai City, China Senior Product Engineer of Flash Development Senior Product Egnineer Intel Corporation October 2003  \u2013  February 2005  (1 year 5 months) Shanghai City, China Senior Product Engineer of Flash Development Product Egnineer Intel Corporation January 2003  \u2013  September 2003  (9 months) Colorado Springs, Colorado Area, USA Product Engineer of Flash Development Product Egnineer Intel Corporation January 2003  \u2013  September 2003  (9 months) Colorado Springs, Colorado Area, USA Product Engineer of Flash Development Product Engineer Intel Corporation March 2002  \u2013  December 2002  (10 months) Folsom, California, USA Product Engineer of Flash Development Product Engineer Intel Corporation March 2002  \u2013  December 2002  (10 months) Folsom, California, USA Product Engineer of Flash Development Product Engineer Intel Corporation July 2001  \u2013  February 2002  (8 months) Shanghai City, China Product Engineer of Flash Development Product Engineer Intel Corporation July 2001  \u2013  February 2002  (8 months) Shanghai City, China Product Engineer of Flash Development Languages English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Engineering Semiconductors Electrical Engineering Device Physics Reliability Flash Memory Silicon CMOS Failure Analysis Semiconductor Industry IC Physics Project Management Cross-functional Team... Product Development Skills  Engineering Semiconductors Electrical Engineering Device Physics Reliability Flash Memory Silicon CMOS Failure Analysis Semiconductor Industry IC Physics Project Management Cross-functional Team... Product Development Engineering Semiconductors Electrical Engineering Device Physics Reliability Flash Memory Silicon CMOS Failure Analysis Semiconductor Industry IC Physics Project Management Cross-functional Team... Product Development Engineering Semiconductors Electrical Engineering Device Physics Reliability Flash Memory Silicon CMOS Failure Analysis Semiconductor Industry IC Physics Project Management Cross-functional Team... Product Development Education Fudan University Master,  Electrical Engineering 1998  \u2013 2001 Fudan University Bachelor,  Physics 1994  \u2013 1998 Fudan University Master,  Electrical Engineering 1998  \u2013 2001 Fudan University Master,  Electrical Engineering 1998  \u2013 2001 Fudan University Master,  Electrical Engineering 1998  \u2013 2001 Fudan University Bachelor,  Physics 1994  \u2013 1998 Fudan University Bachelor,  Physics 1994  \u2013 1998 Fudan University Bachelor,  Physics 1994  \u2013 1998 ", "Experience Intel Tapeout Product Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR Manufacturing Engineering and New Product Planner Intel Corp January 2011  \u2013  October 2014  (3 years 10 months) Hillsboro, OR Sort Integration Engr and New Product Planner for Fab/Sort Intel Corporation January 2010  \u2013  January 2011  (1 year 1 month) Sort Integration Engineer and Module Owner Intel Corporation January 2009  \u2013  January 2010  (1 year 1 month) Sort Integration Engineer Intel Corporation July 2004  \u2013  January 2009  (4 years 7 months) Back End Integration Intel Corp October 1996  \u2013  July 2004  (7 years 10 months) Intel Tapeout Product Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR Intel Tapeout Product Engineer Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR Manufacturing Engineering and New Product Planner Intel Corp January 2011  \u2013  October 2014  (3 years 10 months) Hillsboro, OR Manufacturing Engineering and New Product Planner Intel Corp January 2011  \u2013  October 2014  (3 years 10 months) Hillsboro, OR Sort Integration Engr and New Product Planner for Fab/Sort Intel Corporation January 2010  \u2013  January 2011  (1 year 1 month) Sort Integration Engr and New Product Planner for Fab/Sort Intel Corporation January 2010  \u2013  January 2011  (1 year 1 month) Sort Integration Engineer and Module Owner Intel Corporation January 2009  \u2013  January 2010  (1 year 1 month) Sort Integration Engineer and Module Owner Intel Corporation January 2009  \u2013  January 2010  (1 year 1 month) Sort Integration Engineer Intel Corporation July 2004  \u2013  January 2009  (4 years 7 months) Sort Integration Engineer Intel Corporation July 2004  \u2013  January 2009  (4 years 7 months) Back End Integration Intel Corp October 1996  \u2013  July 2004  (7 years 10 months) Back End Integration Intel Corp October 1996  \u2013  July 2004  (7 years 10 months) Education Oregon Health and Scienced University 2002  \u2013 2004 Oregon Health and Scienced University 2002  \u2013 2004 Oregon Health and Scienced University 2002  \u2013 2004 Oregon Health and Scienced University 2002  \u2013 2004 ", "Skills Root Cause Analysis Statistics Semiconductors Lean Manufacturing Design of Experiments Skills  Root Cause Analysis Statistics Semiconductors Lean Manufacturing Design of Experiments Root Cause Analysis Statistics Semiconductors Lean Manufacturing Design of Experiments Root Cause Analysis Statistics Semiconductors Lean Manufacturing Design of Experiments ", "Skills Microprocessors Debugging Circuit Design Integrated Circuit... Verilog IC Microarchitecture VLSI VHDL FPGA Perl CMOS RTL design Logic Design SoC RTL Design See 1+ \u00a0 \u00a0 See less Skills  Microprocessors Debugging Circuit Design Integrated Circuit... Verilog IC Microarchitecture VLSI VHDL FPGA Perl CMOS RTL design Logic Design SoC RTL Design See 1+ \u00a0 \u00a0 See less Microprocessors Debugging Circuit Design Integrated Circuit... Verilog IC Microarchitecture VLSI VHDL FPGA Perl CMOS RTL design Logic Design SoC RTL Design See 1+ \u00a0 \u00a0 See less Microprocessors Debugging Circuit Design Integrated Circuit... Verilog IC Microarchitecture VLSI VHDL FPGA Perl CMOS RTL design Logic Design SoC RTL Design See 1+ \u00a0 \u00a0 See less ", "Summary Employed by JBC Software & Consulting, LLC, since Aug. 2014. Implementation of database using RDBMS (SQL Server 2012) for project time and financial analysis. Development of ETL flows for importing, shaping, and aggregating data. Development of OLAP databases and implementation in Excel PivotTable and SQL Server Reporting Services reports. Significant T-SQL query complexity in report and database applications. Projects include major internal development project and many contracted projects with corporate divisional business leaders in a major high tech multi-national corporation supporting world-wide geographical business groups. \n \nWorked at Intel since 1990 \n(NM Fab7) Fab Defect Metrology ('90-'92) \n(NM Fab7) FLASH memory test development, yield improvement, and Sort product engineering ('92-'96) \n(Folsom TD) STRATAFLASH R&D and Sort test implementation ('96-'98) \n(OR CPU Division) CPU product engineering and test program development - Structural test ATE ('99-'01) \n(OR CPU Division) CPU DFT validation ('01-'11) \n(OR CPU Division) ('12 - Mar. '14) System Debug/Validation and DFV Development \n \nSpecialties: Team Leadership of Validation/Verification technical teams (Tools/Features); Design-for-Test/-Debug/-Validation features for processors and SOC; Python, Perl, and e/Specman programming; VLSI RTL/SV model debug; black and white box validation methods of digital silicon devices; Manufacturing tester programming Summary Employed by JBC Software & Consulting, LLC, since Aug. 2014. Implementation of database using RDBMS (SQL Server 2012) for project time and financial analysis. Development of ETL flows for importing, shaping, and aggregating data. Development of OLAP databases and implementation in Excel PivotTable and SQL Server Reporting Services reports. Significant T-SQL query complexity in report and database applications. Projects include major internal development project and many contracted projects with corporate divisional business leaders in a major high tech multi-national corporation supporting world-wide geographical business groups. \n \nWorked at Intel since 1990 \n(NM Fab7) Fab Defect Metrology ('90-'92) \n(NM Fab7) FLASH memory test development, yield improvement, and Sort product engineering ('92-'96) \n(Folsom TD) STRATAFLASH R&D and Sort test implementation ('96-'98) \n(OR CPU Division) CPU product engineering and test program development - Structural test ATE ('99-'01) \n(OR CPU Division) CPU DFT validation ('01-'11) \n(OR CPU Division) ('12 - Mar. '14) System Debug/Validation and DFV Development \n \nSpecialties: Team Leadership of Validation/Verification technical teams (Tools/Features); Design-for-Test/-Debug/-Validation features for processors and SOC; Python, Perl, and e/Specman programming; VLSI RTL/SV model debug; black and white box validation methods of digital silicon devices; Manufacturing tester programming Employed by JBC Software & Consulting, LLC, since Aug. 2014. Implementation of database using RDBMS (SQL Server 2012) for project time and financial analysis. Development of ETL flows for importing, shaping, and aggregating data. Development of OLAP databases and implementation in Excel PivotTable and SQL Server Reporting Services reports. Significant T-SQL query complexity in report and database applications. Projects include major internal development project and many contracted projects with corporate divisional business leaders in a major high tech multi-national corporation supporting world-wide geographical business groups. \n \nWorked at Intel since 1990 \n(NM Fab7) Fab Defect Metrology ('90-'92) \n(NM Fab7) FLASH memory test development, yield improvement, and Sort product engineering ('92-'96) \n(Folsom TD) STRATAFLASH R&D and Sort test implementation ('96-'98) \n(OR CPU Division) CPU product engineering and test program development - Structural test ATE ('99-'01) \n(OR CPU Division) CPU DFT validation ('01-'11) \n(OR CPU Division) ('12 - Mar. '14) System Debug/Validation and DFV Development \n \nSpecialties: Team Leadership of Validation/Verification technical teams (Tools/Features); Design-for-Test/-Debug/-Validation features for processors and SOC; Python, Perl, and e/Specman programming; VLSI RTL/SV model debug; black and white box validation methods of digital silicon devices; Manufacturing tester programming Employed by JBC Software & Consulting, LLC, since Aug. 2014. Implementation of database using RDBMS (SQL Server 2012) for project time and financial analysis. Development of ETL flows for importing, shaping, and aggregating data. Development of OLAP databases and implementation in Excel PivotTable and SQL Server Reporting Services reports. Significant T-SQL query complexity in report and database applications. Projects include major internal development project and many contracted projects with corporate divisional business leaders in a major high tech multi-national corporation supporting world-wide geographical business groups. \n \nWorked at Intel since 1990 \n(NM Fab7) Fab Defect Metrology ('90-'92) \n(NM Fab7) FLASH memory test development, yield improvement, and Sort product engineering ('92-'96) \n(Folsom TD) STRATAFLASH R&D and Sort test implementation ('96-'98) \n(OR CPU Division) CPU product engineering and test program development - Structural test ATE ('99-'01) \n(OR CPU Division) CPU DFT validation ('01-'11) \n(OR CPU Division) ('12 - Mar. '14) System Debug/Validation and DFV Development \n \nSpecialties: Team Leadership of Validation/Verification technical teams (Tools/Features); Design-for-Test/-Debug/-Validation features for processors and SOC; Python, Perl, and e/Specman programming; VLSI RTL/SV model debug; black and white box validation methods of digital silicon devices; Manufacturing tester programming Experience VLSI Validation Engineer Intel Corporation January 2012  \u2013  March 2014  (2 years 3 months) Expert support of Design-for-Test/-Debug/-Validation features as applied in post-silicon validation activities; Debug of system validation sightings; Develop scope of expertise and leadership for cross-organization influence to improve sighting debug and post-silicon validation quality; Integration of pre-silicon, emulation, and post-silicon methods for efficient debug VLSI Design Engineer Intel Corporation April 2003  \u2013  December 2011  (8 years 9 months) Validation of Design-for-Test features in Pentium 4 and next generation Intel processors. Features cover self-test, debug, and structural testing. Organized generation of tests and delivery of content for silicon design validation, production high volume test, and reliability stress and drove content to reach quality goals. Design application of new validation tool set and methodologies for current project and continuing in validation of DFT features, including direction of junior team members. CPU Product Engineer Intel Corporation January 1999  \u2013  November 2001  (2 years 11 months) Interaction with Technology Development to develop test methodology; Integrated test flow into initial product wafer sort and unit class test for Intel Pentium 4 generation processors; primarily responsible for structural test content. Managed 8-11 member team to evaluate tester software and hardware under development by vendor; Involved and influencing vendor schedule, requirements, and equipment acceptance; developed test content related to product PROM and managed system development for high-confidence PROM and test program integrity across wide range of product variations; led development of and released corporate-level resource documentation for PROM-related test methods for HVM FLASH Technology Development Product Engineer Intel Corporation September 1996  \u2013  December 1998  (2 years 4 months) Research with Technology Development and Design organizations and development of Intel STRATAFLASH memory test methodology and manufacturing integration into high volume manufacturing environment; release of test program and manufacturing process flows for wafer sort; Fab product and yield engineering training Sort FLASH Product Engineer Intel Corporation October 1992  \u2013  August 1996  (3 years 11 months) Test program content for wafer sort of FLASH memory die on Intel S92 and Versatest FLASH test systems; definition and implementation of test program qualification and release methods; technical lead and supervisor for 3-5 technicians and product engineers; test content analysis for yield variation, correlating process and test methods/algorithms for tunable product parameters; wafer-/die-level data collection for early STRATAFLASH device research Defect Reduction/Yield Engineer Intel Corporation June 1990  \u2013  September 1992  (2 years 4 months) Defect metrology in-process for sub-micron Flash technology manufacturing; applying daily monitoring inspections of product and engineering material for early detection of factory process defect issues; applying FA/FI for classification of defects and investigation into root cause; DOE for applying defect metrology to processes to identify root cause; process flow and micro-contamination training VLSI Validation Engineer Intel Corporation January 2012  \u2013  March 2014  (2 years 3 months) Expert support of Design-for-Test/-Debug/-Validation features as applied in post-silicon validation activities; Debug of system validation sightings; Develop scope of expertise and leadership for cross-organization influence to improve sighting debug and post-silicon validation quality; Integration of pre-silicon, emulation, and post-silicon methods for efficient debug VLSI Validation Engineer Intel Corporation January 2012  \u2013  March 2014  (2 years 3 months) Expert support of Design-for-Test/-Debug/-Validation features as applied in post-silicon validation activities; Debug of system validation sightings; Develop scope of expertise and leadership for cross-organization influence to improve sighting debug and post-silicon validation quality; Integration of pre-silicon, emulation, and post-silicon methods for efficient debug VLSI Design Engineer Intel Corporation April 2003  \u2013  December 2011  (8 years 9 months) Validation of Design-for-Test features in Pentium 4 and next generation Intel processors. Features cover self-test, debug, and structural testing. Organized generation of tests and delivery of content for silicon design validation, production high volume test, and reliability stress and drove content to reach quality goals. Design application of new validation tool set and methodologies for current project and continuing in validation of DFT features, including direction of junior team members. VLSI Design Engineer Intel Corporation April 2003  \u2013  December 2011  (8 years 9 months) Validation of Design-for-Test features in Pentium 4 and next generation Intel processors. Features cover self-test, debug, and structural testing. Organized generation of tests and delivery of content for silicon design validation, production high volume test, and reliability stress and drove content to reach quality goals. Design application of new validation tool set and methodologies for current project and continuing in validation of DFT features, including direction of junior team members. CPU Product Engineer Intel Corporation January 1999  \u2013  November 2001  (2 years 11 months) Interaction with Technology Development to develop test methodology; Integrated test flow into initial product wafer sort and unit class test for Intel Pentium 4 generation processors; primarily responsible for structural test content. Managed 8-11 member team to evaluate tester software and hardware under development by vendor; Involved and influencing vendor schedule, requirements, and equipment acceptance; developed test content related to product PROM and managed system development for high-confidence PROM and test program integrity across wide range of product variations; led development of and released corporate-level resource documentation for PROM-related test methods for HVM CPU Product Engineer Intel Corporation January 1999  \u2013  November 2001  (2 years 11 months) Interaction with Technology Development to develop test methodology; Integrated test flow into initial product wafer sort and unit class test for Intel Pentium 4 generation processors; primarily responsible for structural test content. Managed 8-11 member team to evaluate tester software and hardware under development by vendor; Involved and influencing vendor schedule, requirements, and equipment acceptance; developed test content related to product PROM and managed system development for high-confidence PROM and test program integrity across wide range of product variations; led development of and released corporate-level resource documentation for PROM-related test methods for HVM FLASH Technology Development Product Engineer Intel Corporation September 1996  \u2013  December 1998  (2 years 4 months) Research with Technology Development and Design organizations and development of Intel STRATAFLASH memory test methodology and manufacturing integration into high volume manufacturing environment; release of test program and manufacturing process flows for wafer sort; Fab product and yield engineering training FLASH Technology Development Product Engineer Intel Corporation September 1996  \u2013  December 1998  (2 years 4 months) Research with Technology Development and Design organizations and development of Intel STRATAFLASH memory test methodology and manufacturing integration into high volume manufacturing environment; release of test program and manufacturing process flows for wafer sort; Fab product and yield engineering training Sort FLASH Product Engineer Intel Corporation October 1992  \u2013  August 1996  (3 years 11 months) Test program content for wafer sort of FLASH memory die on Intel S92 and Versatest FLASH test systems; definition and implementation of test program qualification and release methods; technical lead and supervisor for 3-5 technicians and product engineers; test content analysis for yield variation, correlating process and test methods/algorithms for tunable product parameters; wafer-/die-level data collection for early STRATAFLASH device research Sort FLASH Product Engineer Intel Corporation October 1992  \u2013  August 1996  (3 years 11 months) Test program content for wafer sort of FLASH memory die on Intel S92 and Versatest FLASH test systems; definition and implementation of test program qualification and release methods; technical lead and supervisor for 3-5 technicians and product engineers; test content analysis for yield variation, correlating process and test methods/algorithms for tunable product parameters; wafer-/die-level data collection for early STRATAFLASH device research Defect Reduction/Yield Engineer Intel Corporation June 1990  \u2013  September 1992  (2 years 4 months) Defect metrology in-process for sub-micron Flash technology manufacturing; applying daily monitoring inspections of product and engineering material for early detection of factory process defect issues; applying FA/FI for classification of defects and investigation into root cause; DOE for applying defect metrology to processes to identify root cause; process flow and micro-contamination training Defect Reduction/Yield Engineer Intel Corporation June 1990  \u2013  September 1992  (2 years 4 months) Defect metrology in-process for sub-micron Flash technology manufacturing; applying daily monitoring inspections of product and engineering material for early detection of factory process defect issues; applying FA/FI for classification of defects and investigation into root cause; DOE for applying defect metrology to processes to identify root cause; process flow and micro-contamination training Skills Perl C++ Specman Programming Digital Logic Debug Technical Documentation Technical Leadership Team Leadership Supervisory Experience Electrical Engineering Python Microsoft Office VLSI ATE JTAG VLSI Structural Test Testing Debugging VLSI Computer Architecture Processors Communication Functional Verification RTL design Logic Design Microarchitecture DFT Intel RTL verification SystemVerilog RTL Design See 15+ \u00a0 \u00a0 See less Skills  Perl C++ Specman Programming Digital Logic Debug Technical Documentation Technical Leadership Team Leadership Supervisory Experience Electrical Engineering Python Microsoft Office VLSI ATE JTAG VLSI Structural Test Testing Debugging VLSI Computer Architecture Processors Communication Functional Verification RTL design Logic Design Microarchitecture DFT Intel RTL verification SystemVerilog RTL Design See 15+ \u00a0 \u00a0 See less Perl C++ Specman Programming Digital Logic Debug Technical Documentation Technical Leadership Team Leadership Supervisory Experience Electrical Engineering Python Microsoft Office VLSI ATE JTAG VLSI Structural Test Testing Debugging VLSI Computer Architecture Processors Communication Functional Verification RTL design Logic Design Microarchitecture DFT Intel RTL verification SystemVerilog RTL Design See 15+ \u00a0 \u00a0 See less Perl C++ Specman Programming Digital Logic Debug Technical Documentation Technical Leadership Team Leadership Supervisory Experience Electrical Engineering Python Microsoft Office VLSI ATE JTAG VLSI Structural Test Testing Debugging VLSI Computer Architecture Processors Communication Functional Verification RTL design Logic Design Microarchitecture DFT Intel RTL verification SystemVerilog RTL Design See 15+ \u00a0 \u00a0 See less Education The University of New Mexico Did not finish,  Electrical and Electronics Engineering 1991  \u2013 1993 12 hrs of graduate work in signal and control, working toward MSEE with emphasis in semiconductor devices and signalling. Did not complete due to family priorities. New Mexico State University BSEE,  Computer Engineering , Signal Processing August 1985  \u2013 March 1990 Minor in Mathematics, and also emphasis in Philosophy. Activities and Societies:\u00a0 Member of Crimson Scholar society. Kwajalein High School High school diploma,  N/A 1983  \u2013 1985 Activities and Societies:\u00a0 National Honor Society ,  Junior Class President The University of New Mexico Did not finish,  Electrical and Electronics Engineering 1991  \u2013 1993 12 hrs of graduate work in signal and control, working toward MSEE with emphasis in semiconductor devices and signalling. Did not complete due to family priorities. The University of New Mexico Did not finish,  Electrical and Electronics Engineering 1991  \u2013 1993 12 hrs of graduate work in signal and control, working toward MSEE with emphasis in semiconductor devices and signalling. Did not complete due to family priorities. The University of New Mexico Did not finish,  Electrical and Electronics Engineering 1991  \u2013 1993 12 hrs of graduate work in signal and control, working toward MSEE with emphasis in semiconductor devices and signalling. Did not complete due to family priorities. New Mexico State University BSEE,  Computer Engineering , Signal Processing August 1985  \u2013 March 1990 Minor in Mathematics, and also emphasis in Philosophy. Activities and Societies:\u00a0 Member of Crimson Scholar society. New Mexico State University BSEE,  Computer Engineering , Signal Processing August 1985  \u2013 March 1990 Minor in Mathematics, and also emphasis in Philosophy. Activities and Societies:\u00a0 Member of Crimson Scholar society. New Mexico State University BSEE,  Computer Engineering , Signal Processing August 1985  \u2013 March 1990 Minor in Mathematics, and also emphasis in Philosophy. Activities and Societies:\u00a0 Member of Crimson Scholar society. Kwajalein High School High school diploma,  N/A 1983  \u2013 1985 Activities and Societies:\u00a0 National Honor Society ,  Junior Class President Kwajalein High School High school diploma,  N/A 1983  \u2013 1985 Activities and Societies:\u00a0 National Honor Society ,  Junior Class President Kwajalein High School High school diploma,  N/A 1983  \u2013 1985 Activities and Societies:\u00a0 National Honor Society ,  Junior Class President ", "Summary Electrical Engineer with 20+ years of experience in Digital Semiconductor Product, Test, and Applications Engineering seeking a position in Baton Rouge, Louisiana. \n \nCharacteristic Strengths:  \n\u2022 Software Programming: Strong affinity and love for this. If I don't know it, I'll learn. \n\u2022 Work Ethic: Does what is right. Goal is to exceed customer's expectations. \n\u2022 Process Orientation: Always looking to implement BKM's/Process Improvements. \n\u2022 Dedication to Excellence: Work 24/7 to get projects completed to highest standard \n\u2022 Knowledge Sharing: Thoroughly documents activities and freely shares information Summary Electrical Engineer with 20+ years of experience in Digital Semiconductor Product, Test, and Applications Engineering seeking a position in Baton Rouge, Louisiana. \n \nCharacteristic Strengths:  \n\u2022 Software Programming: Strong affinity and love for this. If I don't know it, I'll learn. \n\u2022 Work Ethic: Does what is right. Goal is to exceed customer's expectations. \n\u2022 Process Orientation: Always looking to implement BKM's/Process Improvements. \n\u2022 Dedication to Excellence: Work 24/7 to get projects completed to highest standard \n\u2022 Knowledge Sharing: Thoroughly documents activities and freely shares information Electrical Engineer with 20+ years of experience in Digital Semiconductor Product, Test, and Applications Engineering seeking a position in Baton Rouge, Louisiana. \n \nCharacteristic Strengths:  \n\u2022 Software Programming: Strong affinity and love for this. If I don't know it, I'll learn. \n\u2022 Work Ethic: Does what is right. Goal is to exceed customer's expectations. \n\u2022 Process Orientation: Always looking to implement BKM's/Process Improvements. \n\u2022 Dedication to Excellence: Work 24/7 to get projects completed to highest standard \n\u2022 Knowledge Sharing: Thoroughly documents activities and freely shares information Electrical Engineer with 20+ years of experience in Digital Semiconductor Product, Test, and Applications Engineering seeking a position in Baton Rouge, Louisiana. \n \nCharacteristic Strengths:  \n\u2022 Software Programming: Strong affinity and love for this. If I don't know it, I'll learn. \n\u2022 Work Ethic: Does what is right. Goal is to exceed customer's expectations. \n\u2022 Process Orientation: Always looking to implement BKM's/Process Improvements. \n\u2022 Dedication to Excellence: Work 24/7 to get projects completed to highest standard \n\u2022 Knowledge Sharing: Thoroughly documents activities and freely shares information Experience Software Quality Assurance Automation Specialist Amedisys Home Health & Hospice April 2013  \u2013 Present (2 years 5 months) Baton Rouge, Louisiana Area \u2022 Developed stand-alone software tool, documentation, and training for inserting revenue test data into SQL Database for use in yearly revenue testing. \n\u2022 Assisted in development of GUI driven automated Smoke Test tool and Clinical Application data entry tool. \n\u2022 Automated manual software quality assurance tests Sr. Component Test Engineer Tektronix Component Solutions January 2009  \u2013  January 2013  (4 years 1 month) Orlando, Florida Component Test Engineering Group \n\u2022 Credence Quartet Test System, PERL, Excel, Visual Studios (Visual Basic) \n\u2022 Develop Test Data Revision Control System (DRCS) \n\u2022 Develop Test Software Revision Control System (SRCS) \n\u2022 Developed \"C\" Library for standard test program routines \n\u2022 Develop and maintain Test Software and Hardware for Digital Components \n\u2022 Develop and maintain Pattern Conversion Scripts \n\u2022 Peer Review Test Software and Hardware \n\u2022 Support Production Test Issues \n\u2022 Analyze Development and Production Test Data \n\u2022 Interface with Customers on Technical Issues \n\u2022 Rewrote and owned Company's Test Program Development Process Specifications \n\u2022 Provide Training and Interpretation of Process Specifications \n\u2022 Rewrote and owned numerous department process specifications Sr. Field Applications Engineer Teradyne April 2005  \u2013  November 2006  (1 year 8 months) Chandler, Arizona Test Assistance Products Group \n\u2022 Teradyne J973 Test Systems \n\u2022 Supported Freescale as on-site engineering support for MOS12 Manufacturing \n\u2022 Assisted customers in developing and debugging Digital and Mixed Signal Test Software & Hardware \n\u2022 Participated in multiple technical and non-technical Quality Improvement Teams \n\u2022 Developed and presented paper at 2006 Test User Group Sr. Product Engineer Intel Corporation July 2002  \u2013  September 2003  (1 year 3 months) Chandler, Arizona Embedded Products Group \n\u2022 Agilent 93000 Test System \n\u2022 Embedded Pentium Processor tested on Agilent 93000 Tester \n\u2022 Developed device characterization capability \n\u2022 Document bugs, fixes, and issue resolution \n\u2022 Interface with design and system engineering groups Engineering Team Lead Teradyne July 2001  \u2013  June 2002  (1 year) San Jose, California Test Assistance Group \n\u2022 Teradyne J973, J750, and Flex Test Systems \n\u2022 Support Western Region Integrated Device Manufactures \n\u2022 Direct technical and non-technical assistance to customers \n\u2022 Manage customer's projects being completed by applications engineers \n\u2022 Provide internal training to other applications engineers \n\u2022 Develop device interface board with circuitry for testing 10 Bit Converter on J750 \n\u2022 Received technical training on J750 and Catalyst Test Systems Sr. Field Applications Engineer Teradyne March 1998  \u2013  July 2001  (3 years 5 months) San Jose, California Test Assistance Products Group \n\u2022 Teradyne J973 Test System \n\u2022 Supported Intel as on-site engineering support for Microprocessor Group \n\u2022 Assisted customer in developing and debugging test programs \n\u2022 Executed customer validations of Scan Path Option, Memory Test Option, 100A Voltage Supply, and tester's software tools \n\u2022 Participated in multiple technical and non-technical Quality Improvement Teams \n\u2022 Developed and presented paper at 1999 Test User Group Product Engineer Aehr Test Systems August 1996  \u2013  September 1997  (1 year 2 months) Mountain View, California DiePak(TM) Products Group \n\u2022 Wire-bond and flip-chip DiePak \n\u2022 Chip Carriers for testing Bare Die \n\u2022 Developed quality improvement experiments and new types of production tests \n\u2022 Developed new system for in house and sub-contract manufacturing \n\u2022 Manage sub-contract manufactures implementation of Aehr processes Product Engineer Intel Corporation October 1994  \u2013  July 1996  (1 year 10 months) Chandler, Arizona Military & Special Products Division \n\u2022 LTX Trillium Test System \n\u2022 Mobile Triton PCI chip set sold as Bare Die \n\u2022 Developed die level burn in and test production capability \n\u2022 Drove development of Smart Sort alternatives Product Engineer Intel Corporation March 1994  \u2013  October 1994  (8 months) Chandler, Arizona A4/T11 High Volume Manufacturing \n\u2022 LTX Trillium Test System \n\u2022 Intel 80486 Microprocessor with on-board PCI \n\u2022 Lead product start up and provided assembly and test support \n\u2022 Maintained test program, statistical limits, and other support systems \n\u2022 Drove cost reductions with package layer reduction experiment Product Engineer Intel Corporation January 1991  \u2013  March 1993  (2 years 3 months) Chandler, Arizona Military Products Group \n\u2022 Megatest Genesis II Tester \n\u2022 Military 1 and 2 Megabit Flash Memories \n\u2022 Discovered weakness in accepted correlation methodology \n\u2022 Received award for cost reduction due to test program enhancements \n\u2022 Developed the first die level products test program Software Quality Assurance Automation Specialist Amedisys Home Health & Hospice April 2013  \u2013 Present (2 years 5 months) Baton Rouge, Louisiana Area \u2022 Developed stand-alone software tool, documentation, and training for inserting revenue test data into SQL Database for use in yearly revenue testing. \n\u2022 Assisted in development of GUI driven automated Smoke Test tool and Clinical Application data entry tool. \n\u2022 Automated manual software quality assurance tests Software Quality Assurance Automation Specialist Amedisys Home Health & Hospice April 2013  \u2013 Present (2 years 5 months) Baton Rouge, Louisiana Area \u2022 Developed stand-alone software tool, documentation, and training for inserting revenue test data into SQL Database for use in yearly revenue testing. \n\u2022 Assisted in development of GUI driven automated Smoke Test tool and Clinical Application data entry tool. \n\u2022 Automated manual software quality assurance tests Sr. Component Test Engineer Tektronix Component Solutions January 2009  \u2013  January 2013  (4 years 1 month) Orlando, Florida Component Test Engineering Group \n\u2022 Credence Quartet Test System, PERL, Excel, Visual Studios (Visual Basic) \n\u2022 Develop Test Data Revision Control System (DRCS) \n\u2022 Develop Test Software Revision Control System (SRCS) \n\u2022 Developed \"C\" Library for standard test program routines \n\u2022 Develop and maintain Test Software and Hardware for Digital Components \n\u2022 Develop and maintain Pattern Conversion Scripts \n\u2022 Peer Review Test Software and Hardware \n\u2022 Support Production Test Issues \n\u2022 Analyze Development and Production Test Data \n\u2022 Interface with Customers on Technical Issues \n\u2022 Rewrote and owned Company's Test Program Development Process Specifications \n\u2022 Provide Training and Interpretation of Process Specifications \n\u2022 Rewrote and owned numerous department process specifications Sr. Component Test Engineer Tektronix Component Solutions January 2009  \u2013  January 2013  (4 years 1 month) Orlando, Florida Component Test Engineering Group \n\u2022 Credence Quartet Test System, PERL, Excel, Visual Studios (Visual Basic) \n\u2022 Develop Test Data Revision Control System (DRCS) \n\u2022 Develop Test Software Revision Control System (SRCS) \n\u2022 Developed \"C\" Library for standard test program routines \n\u2022 Develop and maintain Test Software and Hardware for Digital Components \n\u2022 Develop and maintain Pattern Conversion Scripts \n\u2022 Peer Review Test Software and Hardware \n\u2022 Support Production Test Issues \n\u2022 Analyze Development and Production Test Data \n\u2022 Interface with Customers on Technical Issues \n\u2022 Rewrote and owned Company's Test Program Development Process Specifications \n\u2022 Provide Training and Interpretation of Process Specifications \n\u2022 Rewrote and owned numerous department process specifications Sr. Field Applications Engineer Teradyne April 2005  \u2013  November 2006  (1 year 8 months) Chandler, Arizona Test Assistance Products Group \n\u2022 Teradyne J973 Test Systems \n\u2022 Supported Freescale as on-site engineering support for MOS12 Manufacturing \n\u2022 Assisted customers in developing and debugging Digital and Mixed Signal Test Software & Hardware \n\u2022 Participated in multiple technical and non-technical Quality Improvement Teams \n\u2022 Developed and presented paper at 2006 Test User Group Sr. Field Applications Engineer Teradyne April 2005  \u2013  November 2006  (1 year 8 months) Chandler, Arizona Test Assistance Products Group \n\u2022 Teradyne J973 Test Systems \n\u2022 Supported Freescale as on-site engineering support for MOS12 Manufacturing \n\u2022 Assisted customers in developing and debugging Digital and Mixed Signal Test Software & Hardware \n\u2022 Participated in multiple technical and non-technical Quality Improvement Teams \n\u2022 Developed and presented paper at 2006 Test User Group Sr. Product Engineer Intel Corporation July 2002  \u2013  September 2003  (1 year 3 months) Chandler, Arizona Embedded Products Group \n\u2022 Agilent 93000 Test System \n\u2022 Embedded Pentium Processor tested on Agilent 93000 Tester \n\u2022 Developed device characterization capability \n\u2022 Document bugs, fixes, and issue resolution \n\u2022 Interface with design and system engineering groups Sr. Product Engineer Intel Corporation July 2002  \u2013  September 2003  (1 year 3 months) Chandler, Arizona Embedded Products Group \n\u2022 Agilent 93000 Test System \n\u2022 Embedded Pentium Processor tested on Agilent 93000 Tester \n\u2022 Developed device characterization capability \n\u2022 Document bugs, fixes, and issue resolution \n\u2022 Interface with design and system engineering groups Engineering Team Lead Teradyne July 2001  \u2013  June 2002  (1 year) San Jose, California Test Assistance Group \n\u2022 Teradyne J973, J750, and Flex Test Systems \n\u2022 Support Western Region Integrated Device Manufactures \n\u2022 Direct technical and non-technical assistance to customers \n\u2022 Manage customer's projects being completed by applications engineers \n\u2022 Provide internal training to other applications engineers \n\u2022 Develop device interface board with circuitry for testing 10 Bit Converter on J750 \n\u2022 Received technical training on J750 and Catalyst Test Systems Engineering Team Lead Teradyne July 2001  \u2013  June 2002  (1 year) San Jose, California Test Assistance Group \n\u2022 Teradyne J973, J750, and Flex Test Systems \n\u2022 Support Western Region Integrated Device Manufactures \n\u2022 Direct technical and non-technical assistance to customers \n\u2022 Manage customer's projects being completed by applications engineers \n\u2022 Provide internal training to other applications engineers \n\u2022 Develop device interface board with circuitry for testing 10 Bit Converter on J750 \n\u2022 Received technical training on J750 and Catalyst Test Systems Sr. Field Applications Engineer Teradyne March 1998  \u2013  July 2001  (3 years 5 months) San Jose, California Test Assistance Products Group \n\u2022 Teradyne J973 Test System \n\u2022 Supported Intel as on-site engineering support for Microprocessor Group \n\u2022 Assisted customer in developing and debugging test programs \n\u2022 Executed customer validations of Scan Path Option, Memory Test Option, 100A Voltage Supply, and tester's software tools \n\u2022 Participated in multiple technical and non-technical Quality Improvement Teams \n\u2022 Developed and presented paper at 1999 Test User Group Sr. Field Applications Engineer Teradyne March 1998  \u2013  July 2001  (3 years 5 months) San Jose, California Test Assistance Products Group \n\u2022 Teradyne J973 Test System \n\u2022 Supported Intel as on-site engineering support for Microprocessor Group \n\u2022 Assisted customer in developing and debugging test programs \n\u2022 Executed customer validations of Scan Path Option, Memory Test Option, 100A Voltage Supply, and tester's software tools \n\u2022 Participated in multiple technical and non-technical Quality Improvement Teams \n\u2022 Developed and presented paper at 1999 Test User Group Product Engineer Aehr Test Systems August 1996  \u2013  September 1997  (1 year 2 months) Mountain View, California DiePak(TM) Products Group \n\u2022 Wire-bond and flip-chip DiePak \n\u2022 Chip Carriers for testing Bare Die \n\u2022 Developed quality improvement experiments and new types of production tests \n\u2022 Developed new system for in house and sub-contract manufacturing \n\u2022 Manage sub-contract manufactures implementation of Aehr processes Product Engineer Aehr Test Systems August 1996  \u2013  September 1997  (1 year 2 months) Mountain View, California DiePak(TM) Products Group \n\u2022 Wire-bond and flip-chip DiePak \n\u2022 Chip Carriers for testing Bare Die \n\u2022 Developed quality improvement experiments and new types of production tests \n\u2022 Developed new system for in house and sub-contract manufacturing \n\u2022 Manage sub-contract manufactures implementation of Aehr processes Product Engineer Intel Corporation October 1994  \u2013  July 1996  (1 year 10 months) Chandler, Arizona Military & Special Products Division \n\u2022 LTX Trillium Test System \n\u2022 Mobile Triton PCI chip set sold as Bare Die \n\u2022 Developed die level burn in and test production capability \n\u2022 Drove development of Smart Sort alternatives Product Engineer Intel Corporation October 1994  \u2013  July 1996  (1 year 10 months) Chandler, Arizona Military & Special Products Division \n\u2022 LTX Trillium Test System \n\u2022 Mobile Triton PCI chip set sold as Bare Die \n\u2022 Developed die level burn in and test production capability \n\u2022 Drove development of Smart Sort alternatives Product Engineer Intel Corporation March 1994  \u2013  October 1994  (8 months) Chandler, Arizona A4/T11 High Volume Manufacturing \n\u2022 LTX Trillium Test System \n\u2022 Intel 80486 Microprocessor with on-board PCI \n\u2022 Lead product start up and provided assembly and test support \n\u2022 Maintained test program, statistical limits, and other support systems \n\u2022 Drove cost reductions with package layer reduction experiment Product Engineer Intel Corporation March 1994  \u2013  October 1994  (8 months) Chandler, Arizona A4/T11 High Volume Manufacturing \n\u2022 LTX Trillium Test System \n\u2022 Intel 80486 Microprocessor with on-board PCI \n\u2022 Lead product start up and provided assembly and test support \n\u2022 Maintained test program, statistical limits, and other support systems \n\u2022 Drove cost reductions with package layer reduction experiment Product Engineer Intel Corporation January 1991  \u2013  March 1993  (2 years 3 months) Chandler, Arizona Military Products Group \n\u2022 Megatest Genesis II Tester \n\u2022 Military 1 and 2 Megabit Flash Memories \n\u2022 Discovered weakness in accepted correlation methodology \n\u2022 Received award for cost reduction due to test program enhancements \n\u2022 Developed the first die level products test program Product Engineer Intel Corporation January 1991  \u2013  March 1993  (2 years 3 months) Chandler, Arizona Military Products Group \n\u2022 Megatest Genesis II Tester \n\u2022 Military 1 and 2 Megabit Flash Memories \n\u2022 Discovered weakness in accepted correlation methodology \n\u2022 Received award for cost reduction due to test program enhancements \n\u2022 Developed the first die level products test program Skills Test Equipment Analog Electronics Testing Electrical Engineering Labview Manufacturing Digital Signal... Semiconductors Matlab Engineering PCB design IC FPGA Mixed Signal Embedded Systems Systems Engineering Perl Debugging Test Engineering Circuit Design Instrumentation C SoC CMOS Soldering Failure Analysis Semiconductor Industry Hardware Automation R&D Microprocessors Product Engineering Sensors Engineering Management Signal Integrity Design for Manufacturing Microcontrollers SPC Manufacturing... Programming Hardware Architecture Calibration ASIC See 29+ \u00a0 \u00a0 See less Skills  Test Equipment Analog Electronics Testing Electrical Engineering Labview Manufacturing Digital Signal... Semiconductors Matlab Engineering PCB design IC FPGA Mixed Signal Embedded Systems Systems Engineering Perl Debugging Test Engineering Circuit Design Instrumentation C SoC CMOS Soldering Failure Analysis Semiconductor Industry Hardware Automation R&D Microprocessors Product Engineering Sensors Engineering Management Signal Integrity Design for Manufacturing Microcontrollers SPC Manufacturing... Programming Hardware Architecture Calibration ASIC See 29+ \u00a0 \u00a0 See less Test Equipment Analog Electronics Testing Electrical Engineering Labview Manufacturing Digital Signal... Semiconductors Matlab Engineering PCB design IC FPGA Mixed Signal Embedded Systems Systems Engineering Perl Debugging Test Engineering Circuit Design Instrumentation C SoC CMOS Soldering Failure Analysis Semiconductor Industry Hardware Automation R&D Microprocessors Product Engineering Sensors Engineering Management Signal Integrity Design for Manufacturing Microcontrollers SPC Manufacturing... Programming Hardware Architecture Calibration ASIC See 29+ \u00a0 \u00a0 See less Test Equipment Analog Electronics Testing Electrical Engineering Labview Manufacturing Digital Signal... Semiconductors Matlab Engineering PCB design IC FPGA Mixed Signal Embedded Systems Systems Engineering Perl Debugging Test Engineering Circuit Design Instrumentation C SoC CMOS Soldering Failure Analysis Semiconductor Industry Hardware Automation R&D Microprocessors Product Engineering Sensors Engineering Management Signal Integrity Design for Manufacturing Microcontrollers SPC Manufacturing... Programming Hardware Architecture Calibration ASIC See 29+ \u00a0 \u00a0 See less Education Southern University and Agricultural and Mechanical College at Baton Rouge BS,  Electrical Engineering 1990 Southern University and Agricultural and Mechanical College at Baton Rouge BS,  Electrical Engineering 1990 Southern University and Agricultural and Mechanical College at Baton Rouge BS,  Electrical Engineering 1990 Southern University and Agricultural and Mechanical College at Baton Rouge BS,  Electrical Engineering 1990 ", "Languages Chinese Chinese Chinese Skills Semiconductors Cross-functional Team... Design of Experiments SPC Leadership Manufacturing Electronics Program Management Failure Analysis Process Improvement Skills  Semiconductors Cross-functional Team... Design of Experiments SPC Leadership Manufacturing Electronics Program Management Failure Analysis Process Improvement Semiconductors Cross-functional Team... Design of Experiments SPC Leadership Manufacturing Electronics Program Management Failure Analysis Process Improvement Semiconductors Cross-functional Team... Design of Experiments SPC Leadership Manufacturing Electronics Program Management Failure Analysis Process Improvement ", "Experience IT Operations Center Manager Stanford University November 2011  \u2013 Present (3 years 10 months) Stanford, CA Infrastructure Services & Support Manager Netflix December 2010  \u2013 Present (4 years 9 months) Sr. Manager Mail Service Engineering Yahoo! August 2009  \u2013  December 2010  (1 year 5 months) Sr. Service Engineering Manager - Yahoo Messenger Yahoo! July 2005  \u2013  August 2009  (4 years 2 months) VP Network Operations Dialpad 2000  \u2013  2005  (5 years) Product Engineer Intel Corporation 1988  \u2013  1990  (2 years) Product Engineer Intel Corporation 1988  \u2013  1990  (2 years) IT Operations Center Manager Stanford University November 2011  \u2013 Present (3 years 10 months) Stanford, CA IT Operations Center Manager Stanford University November 2011  \u2013 Present (3 years 10 months) Stanford, CA Infrastructure Services & Support Manager Netflix December 2010  \u2013 Present (4 years 9 months) Infrastructure Services & Support Manager Netflix December 2010  \u2013 Present (4 years 9 months) Sr. Manager Mail Service Engineering Yahoo! August 2009  \u2013  December 2010  (1 year 5 months) Sr. Manager Mail Service Engineering Yahoo! August 2009  \u2013  December 2010  (1 year 5 months) Sr. Service Engineering Manager - Yahoo Messenger Yahoo! July 2005  \u2013  August 2009  (4 years 2 months) Sr. Service Engineering Manager - Yahoo Messenger Yahoo! July 2005  \u2013  August 2009  (4 years 2 months) VP Network Operations Dialpad 2000  \u2013  2005  (5 years) VP Network Operations Dialpad 2000  \u2013  2005  (5 years) Product Engineer Intel Corporation 1988  \u2013  1990  (2 years) Product Engineer Intel Corporation 1988  \u2013  1990  (2 years) Product Engineer Intel Corporation 1988  \u2013  1990  (2 years) Product Engineer Intel Corporation 1988  \u2013  1990  (2 years) Skills Cloud Computing Incident Management Skills  Cloud Computing Incident Management Cloud Computing Incident Management Cloud Computing Incident Management ", "Summary Electronics Engineer BSC from Instituto Tecnol\u00f3gico de Costa Rica (ITCR) with 18 years of professional experience. Long experience as Process Engineer: Technology Transfer, Semiconductor Industry Manufacturing, Process Control, Problem Solving, Install/Qualification of production equipment and processes, Corrective/ Preventive Maintenance, continuous improvement projects, safety. Teamwork and quality results oriented. Recently started Computer Science Engineering at Universidad Estatal a Distancia (UNED). Summary Electronics Engineer BSC from Instituto Tecnol\u00f3gico de Costa Rica (ITCR) with 18 years of professional experience. Long experience as Process Engineer: Technology Transfer, Semiconductor Industry Manufacturing, Process Control, Problem Solving, Install/Qualification of production equipment and processes, Corrective/ Preventive Maintenance, continuous improvement projects, safety. Teamwork and quality results oriented. Recently started Computer Science Engineering at Universidad Estatal a Distancia (UNED). Electronics Engineer BSC from Instituto Tecnol\u00f3gico de Costa Rica (ITCR) with 18 years of professional experience. Long experience as Process Engineer: Technology Transfer, Semiconductor Industry Manufacturing, Process Control, Problem Solving, Install/Qualification of production equipment and processes, Corrective/ Preventive Maintenance, continuous improvement projects, safety. Teamwork and quality results oriented. Recently started Computer Science Engineering at Universidad Estatal a Distancia (UNED). Electronics Engineer BSC from Instituto Tecnol\u00f3gico de Costa Rica (ITCR) with 18 years of professional experience. Long experience as Process Engineer: Technology Transfer, Semiconductor Industry Manufacturing, Process Control, Problem Solving, Install/Qualification of production equipment and processes, Corrective/ Preventive Maintenance, continuous improvement projects, safety. Teamwork and quality results oriented. Recently started Computer Science Engineering at Universidad Estatal a Distancia (UNED). Experience Product Engineer Intel Corporation November 2014  \u2013 Present (10 months) Heredia, Costa Rica SCAN Automatic Test Pattern Generation Engineer. \n Product Engineer Intel Corporation September 2012  \u2013  November 2014  (2 years 3 months) Functional Test and Fusing areas owner of monitoring and improvement multiple products\u2019 health, manufacturing activities support for the area, test programs implementation and processing of customer returns. Process Engineer Intel Corporation January 2001  \u2013  September 2012  (11 years 9 months) Owner of equipment health monitoring & improvement, manufacturing activities support for all assembly and finish areas with material handling systems (MHS) tools in them, problem solving and solutions or new processes implementation. Process Engineer Sawtek August 1999  \u2013  January 2001  (1 year 6 months) Heredia, Costa Rica Owner of wafer saw (die singulation) and package sealing, continuous improvement projects, cost reduction, technicians management, update and improvement of operation specifications. Maintenance Coordinator Sony Music Entertainment December 1998  \u2013  October 1999  (11 months) San Jose, Costa Rica Responsible for corrective and preventive maintenance of recording and manufacturing of magnetic audio cassete tapes and of building. ISO 14001 internal auditor. Graduation Project/Maintenance Chief Assisstant Empaques As\u00e9pticos Centroamericanos January 1996  \u2013  December 1998  (3 years) San Jos\u00e9, Costa Rica Owner of developing corrective and preventive maintenance training programs for some equipments, generation of indicators, continuous improvement projects, equipment installation activities and coordination of electrical and mechanical projects (ie: \u201cHot Fill\u201d production line pasteurizer relocation). Product Engineer Intel Corporation November 2014  \u2013 Present (10 months) Heredia, Costa Rica SCAN Automatic Test Pattern Generation Engineer. \n Product Engineer Intel Corporation November 2014  \u2013 Present (10 months) Heredia, Costa Rica SCAN Automatic Test Pattern Generation Engineer. \n Product Engineer Intel Corporation September 2012  \u2013  November 2014  (2 years 3 months) Functional Test and Fusing areas owner of monitoring and improvement multiple products\u2019 health, manufacturing activities support for the area, test programs implementation and processing of customer returns. Product Engineer Intel Corporation September 2012  \u2013  November 2014  (2 years 3 months) Functional Test and Fusing areas owner of monitoring and improvement multiple products\u2019 health, manufacturing activities support for the area, test programs implementation and processing of customer returns. Process Engineer Intel Corporation January 2001  \u2013  September 2012  (11 years 9 months) Owner of equipment health monitoring & improvement, manufacturing activities support for all assembly and finish areas with material handling systems (MHS) tools in them, problem solving and solutions or new processes implementation. Process Engineer Intel Corporation January 2001  \u2013  September 2012  (11 years 9 months) Owner of equipment health monitoring & improvement, manufacturing activities support for all assembly and finish areas with material handling systems (MHS) tools in them, problem solving and solutions or new processes implementation. Process Engineer Sawtek August 1999  \u2013  January 2001  (1 year 6 months) Heredia, Costa Rica Owner of wafer saw (die singulation) and package sealing, continuous improvement projects, cost reduction, technicians management, update and improvement of operation specifications. Process Engineer Sawtek August 1999  \u2013  January 2001  (1 year 6 months) Heredia, Costa Rica Owner of wafer saw (die singulation) and package sealing, continuous improvement projects, cost reduction, technicians management, update and improvement of operation specifications. Maintenance Coordinator Sony Music Entertainment December 1998  \u2013  October 1999  (11 months) San Jose, Costa Rica Responsible for corrective and preventive maintenance of recording and manufacturing of magnetic audio cassete tapes and of building. ISO 14001 internal auditor. Maintenance Coordinator Sony Music Entertainment December 1998  \u2013  October 1999  (11 months) San Jose, Costa Rica Responsible for corrective and preventive maintenance of recording and manufacturing of magnetic audio cassete tapes and of building. ISO 14001 internal auditor. Graduation Project/Maintenance Chief Assisstant Empaques As\u00e9pticos Centroamericanos January 1996  \u2013  December 1998  (3 years) San Jos\u00e9, Costa Rica Owner of developing corrective and preventive maintenance training programs for some equipments, generation of indicators, continuous improvement projects, equipment installation activities and coordination of electrical and mechanical projects (ie: \u201cHot Fill\u201d production line pasteurizer relocation). Graduation Project/Maintenance Chief Assisstant Empaques As\u00e9pticos Centroamericanos January 1996  \u2013  December 1998  (3 years) San Jos\u00e9, Costa Rica Owner of developing corrective and preventive maintenance training programs for some equipments, generation of indicators, continuous improvement projects, equipment installation activities and coordination of electrical and mechanical projects (ie: \u201cHot Fill\u201d production line pasteurizer relocation). Languages Spanish English Spanish English Spanish English Skills Electronics Electrical Engineering Process Engineering Assembly Language Unix Turbo Pascal BASIC JMP FMEA Design of Experiments Computer Architecture Semiconductor Industry Semiconductors Manufacturing Continuous Improvement SPC See 1+ \u00a0 \u00a0 See less Skills  Electronics Electrical Engineering Process Engineering Assembly Language Unix Turbo Pascal BASIC JMP FMEA Design of Experiments Computer Architecture Semiconductor Industry Semiconductors Manufacturing Continuous Improvement SPC See 1+ \u00a0 \u00a0 See less Electronics Electrical Engineering Process Engineering Assembly Language Unix Turbo Pascal BASIC JMP FMEA Design of Experiments Computer Architecture Semiconductor Industry Semiconductors Manufacturing Continuous Improvement SPC See 1+ \u00a0 \u00a0 See less Electronics Electrical Engineering Process Engineering Assembly Language Unix Turbo Pascal BASIC JMP FMEA Design of Experiments Computer Architecture Semiconductor Industry Semiconductors Manufacturing Continuous Improvement SPC See 1+ \u00a0 \u00a0 See less Education Instituto Tecnol\u00f3gico de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering Colegio Metodista de Costa Rica 1982  \u2013 1986 Instituto Tecnol\u00f3gico de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering Instituto Tecnol\u00f3gico de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering Instituto Tecnol\u00f3gico de Costa Rica Bachelor of Science (BS),  Electrical and Electronics Engineering Colegio Metodista de Costa Rica 1982  \u2013 1986 Colegio Metodista de Costa Rica 1982  \u2013 1986 Colegio Metodista de Costa Rica 1982  \u2013 1986 ", "Experience Technician II (Bench Test) IEC Electronics, Dynamic Research and Testing Laboratories July 2014  \u2013 Present (1 year 2 months) Albuquerque, New Mexico \u2022Perform electrical tests at the component level in accordance with Military Standards and established work procedures \n\u2022Perform environmental stress tests using humidity and pressure chambers \n\u2022Record test results, maintain work logs and status reports in accordance with company work instructions. \n\u2022Responsible for the proper use and care of equipment and maintaining a clean and orderly work area. \n\u2022Perform limited preventative maintenance functions on equipment. \n\u2022Follow and support Lean and 5S initiatives. \n\u2022Perform miscellaneous job-related duties as assigned Senior Sort Product Engineer Intel Corporation October 2006  \u2013  April 2014  (7 years 7 months) Rio Rancho, New Mexico RESPONSIBILITIES: 300 mm Logic Sort Working Group leader, test development, test integration, project management, data analysis, system preparation, material disposition. \n \nOwned IO test development including vixvox, DDR, OPI and leakage on Intel\u2019s #1 product in preparation for Product Reliability Qual. Helped on shops, Sort Interface Unit (SIU) definition files, PLL, power tests and test program integration. \n \nInstalled tests on six previous products and worked on first silicon events in New Mexico, Oregon and Israel. Generated Perl scripts for material disposition, test validation and data analysis. Mentored junior engineers on product test development and manufacturing. Researched and set up WinCVS GUI for revision control of SoC test code in Arizona CVS databases for 2 products. \n \nSpent 6 months as Site PE in D1C Oregon Sort operations to ensure systems were available for Product Engineers in Arizona and Ireland to debug chipset product. Owned material dispositioning and statistical bin limits. Assisted product transfer to Aloha Sort and owned the transfer of the product to Sort 11X in New Mexico, all on schedule. \n \nChaired Sort Working Group (SWG) containing members from product test development in Arizona and New Mexico Fab Engineering to drive test releases. Published white papers and monitored 300 mm product movement on schedule through wafer sort. 200mm Senior Sort Product Engineer Intel Corporation May 2001  \u2013  October 2006  (5 years 6 months) Rio Rancho, NM RESPONSIBILITIES: Sort Working Group leader, 200 mm Flash memory test software generation and release, data analysis. \n \nAs SWG leader, scheduled and ran weekly meetings with local and divisional engineers and conducted code reviews, split lot experiments, statistical data reviews on Engineering and test program releases in Production. Converted test programs in C from Verigy (Agilent) V1316 platform to V4400, which generated a 50% capacity increase through test time reduction and increased touchdown density on the V4400 platform. Conversions also enabled two other Sort sites to test their own wafers, negating the need to send their wafers to New Mexico for testing. \n \nLaunched and maintained sole Sort site for wafer sales testing on 128M Flash memory product on Verigy (Agilent) V4400 platform with four external customer line items. Trained two other engineers as new products were introduced. 150mm Sort Product Engineer Intel Corporation July 1999  \u2013  May 2001  (1 year 11 months) Rio Rancho, NM RESPONSIBILITIES: Solved sort-to-fab and package test-to-sort issues on 150 mm Flash memory, implemented test program revisions, chaired Test Control Change Board and Sort/Etest Transfer (to Israel) Team, continued role as Sort Year 2000 site coordinator. \n \nResearched Vt issues on certification wafer to find that one block was not programming properly on many dice. Had memory arrays on the wafer stripped back for liquid crystal emission analysis. Found adjacent columns connected by defects, causing them to leak charge after programming. This discovery led to the installation of a dual leaky column test on the product. \n \nEstablished working group to research elevated cam programming fallout on 28F800 product and solved it by modifying C code. Also modified APG code to create and implement inverse checkerboard pattern, which enabled package test to detect charge gain/loss at Post Burn-In (PBI), motivated by customer returns. \n \nLed Sort Department through a quiet New Year\u2019s 2000 transition. Sort Equipment Engineer Intel Corporation August 1997  \u2013  July 1999  (2 years) Rio Rancho, NM and Folsom, CA RESPONSIBILITIES: Managed Verigy (Versatest) V1002/V1004 150 mm Flash memory testers, coordinated Year 2000 preparation for Sort Department. \n \nUsed test programming knowledge to create scripts for forcing voltages on selectable tester channels. Trained technicians to use these scripts for troubleshooting interface hardware issues. Resolved Agilent tester and sort controller issues. Owned installation of tester software, procedures and first-die targets. Managed the relocation of testers across two test floors. \n \nLed a team of Sort engineers to inventory and document Year 2000 sensitivities on all hardware and software. Reported this data to cross-site team led by the Site manager. Managed test and upgrade deployment of that inventory for Flash Sort manufacturing. Interface Hardware Engineer Intel Corporation June 1995  \u2013  August 1997  (2 years 3 months) Folsom, CA RESPONSIBILITIES: Provided interface hardware solutions for new Flash memory product testing. \n \nProcured, reviewed, validated and approved 31 PCB designs resulting in 242 assemblies delivered to Folsom, CA, New Mexico and Philippines for Sort and Class engineering use and manufacturing. Worked with PCB supplier to deliver Failure Analysis (FA) hardware with conformal coating to protect socket pins from leaking current when cycled from cold to room temperature. This became the new standard for FA and package test hardware and allowed us to remove a cleaning step from our preventative maintenance, which dramatically improved uptime. Test Engineer Intel Corporation June 1992  \u2013  June 1995  (3 years 1 month) Folsom, CA RESPONSIBILITIES: Flash memory sort test programmer on Verigy (Versatest) V1002/V1004. \n \nCo-created Generic Sort Test Platform in C programming language, which was subsequently used by all Flash products. Wrote flow control, leakage, continuity, power tests and hardware check for generic sort test platform. Set up sort workstation to test the platform. Correlated new tester power supply with new operating system. Modified reference cell trim tests with Verigy (Versatest) applications engineer to reduce relay cycling from 600 to 6, significantly reducing relay failure. With two other engineers, married test programs from three different 150 mm fabrication plants - delivered and correlated one synergized test program at Sharp in Fukuyama, Japan, Q1 '94. Researched and documented 28F008 striping failures caused by resistance build-up on sort probes. Used simple resistance model on Vcc, Gnd supply pins to simulate misbinning. Researched ESD structures on 28F008 devices and used that data to create special continuity test. Implemented \"VSS test\" as new continuity monitor. Proliferated this test to other product testing. Equipment Engineer Intel Corporation June 1990  \u2013  June 1992  (2 years 1 month) Folsom, CA RESPONSIBILITIES: Managed Package and Sort handling equipment. \n \nResearched requirements for handler upgrades. Installed upgrades on one system, then created training and had technicians upgrade remaining systems. Provided engineering support of floor equipment. Worked with purchasing department, machine shops and equipment suppliers to acquire parts as necessary. Composed and revised specs for maintenance and operations of material handling and communication equipment. Created materials for and executed training of floor operators on material handlers. Assessed and reported weekly machine indicators. Led handler tech teams to improve communication across shifts, which led to better machine availability. Technician II (Bench Test) IEC Electronics, Dynamic Research and Testing Laboratories July 2014  \u2013 Present (1 year 2 months) Albuquerque, New Mexico \u2022Perform electrical tests at the component level in accordance with Military Standards and established work procedures \n\u2022Perform environmental stress tests using humidity and pressure chambers \n\u2022Record test results, maintain work logs and status reports in accordance with company work instructions. \n\u2022Responsible for the proper use and care of equipment and maintaining a clean and orderly work area. \n\u2022Perform limited preventative maintenance functions on equipment. \n\u2022Follow and support Lean and 5S initiatives. \n\u2022Perform miscellaneous job-related duties as assigned Technician II (Bench Test) IEC Electronics, Dynamic Research and Testing Laboratories July 2014  \u2013 Present (1 year 2 months) Albuquerque, New Mexico \u2022Perform electrical tests at the component level in accordance with Military Standards and established work procedures \n\u2022Perform environmental stress tests using humidity and pressure chambers \n\u2022Record test results, maintain work logs and status reports in accordance with company work instructions. \n\u2022Responsible for the proper use and care of equipment and maintaining a clean and orderly work area. \n\u2022Perform limited preventative maintenance functions on equipment. \n\u2022Follow and support Lean and 5S initiatives. \n\u2022Perform miscellaneous job-related duties as assigned Senior Sort Product Engineer Intel Corporation October 2006  \u2013  April 2014  (7 years 7 months) Rio Rancho, New Mexico RESPONSIBILITIES: 300 mm Logic Sort Working Group leader, test development, test integration, project management, data analysis, system preparation, material disposition. \n \nOwned IO test development including vixvox, DDR, OPI and leakage on Intel\u2019s #1 product in preparation for Product Reliability Qual. Helped on shops, Sort Interface Unit (SIU) definition files, PLL, power tests and test program integration. \n \nInstalled tests on six previous products and worked on first silicon events in New Mexico, Oregon and Israel. Generated Perl scripts for material disposition, test validation and data analysis. Mentored junior engineers on product test development and manufacturing. Researched and set up WinCVS GUI for revision control of SoC test code in Arizona CVS databases for 2 products. \n \nSpent 6 months as Site PE in D1C Oregon Sort operations to ensure systems were available for Product Engineers in Arizona and Ireland to debug chipset product. Owned material dispositioning and statistical bin limits. Assisted product transfer to Aloha Sort and owned the transfer of the product to Sort 11X in New Mexico, all on schedule. \n \nChaired Sort Working Group (SWG) containing members from product test development in Arizona and New Mexico Fab Engineering to drive test releases. Published white papers and monitored 300 mm product movement on schedule through wafer sort. Senior Sort Product Engineer Intel Corporation October 2006  \u2013  April 2014  (7 years 7 months) Rio Rancho, New Mexico RESPONSIBILITIES: 300 mm Logic Sort Working Group leader, test development, test integration, project management, data analysis, system preparation, material disposition. \n \nOwned IO test development including vixvox, DDR, OPI and leakage on Intel\u2019s #1 product in preparation for Product Reliability Qual. Helped on shops, Sort Interface Unit (SIU) definition files, PLL, power tests and test program integration. \n \nInstalled tests on six previous products and worked on first silicon events in New Mexico, Oregon and Israel. Generated Perl scripts for material disposition, test validation and data analysis. Mentored junior engineers on product test development and manufacturing. Researched and set up WinCVS GUI for revision control of SoC test code in Arizona CVS databases for 2 products. \n \nSpent 6 months as Site PE in D1C Oregon Sort operations to ensure systems were available for Product Engineers in Arizona and Ireland to debug chipset product. Owned material dispositioning and statistical bin limits. Assisted product transfer to Aloha Sort and owned the transfer of the product to Sort 11X in New Mexico, all on schedule. \n \nChaired Sort Working Group (SWG) containing members from product test development in Arizona and New Mexico Fab Engineering to drive test releases. Published white papers and monitored 300 mm product movement on schedule through wafer sort. 200mm Senior Sort Product Engineer Intel Corporation May 2001  \u2013  October 2006  (5 years 6 months) Rio Rancho, NM RESPONSIBILITIES: Sort Working Group leader, 200 mm Flash memory test software generation and release, data analysis. \n \nAs SWG leader, scheduled and ran weekly meetings with local and divisional engineers and conducted code reviews, split lot experiments, statistical data reviews on Engineering and test program releases in Production. Converted test programs in C from Verigy (Agilent) V1316 platform to V4400, which generated a 50% capacity increase through test time reduction and increased touchdown density on the V4400 platform. Conversions also enabled two other Sort sites to test their own wafers, negating the need to send their wafers to New Mexico for testing. \n \nLaunched and maintained sole Sort site for wafer sales testing on 128M Flash memory product on Verigy (Agilent) V4400 platform with four external customer line items. Trained two other engineers as new products were introduced. 200mm Senior Sort Product Engineer Intel Corporation May 2001  \u2013  October 2006  (5 years 6 months) Rio Rancho, NM RESPONSIBILITIES: Sort Working Group leader, 200 mm Flash memory test software generation and release, data analysis. \n \nAs SWG leader, scheduled and ran weekly meetings with local and divisional engineers and conducted code reviews, split lot experiments, statistical data reviews on Engineering and test program releases in Production. Converted test programs in C from Verigy (Agilent) V1316 platform to V4400, which generated a 50% capacity increase through test time reduction and increased touchdown density on the V4400 platform. Conversions also enabled two other Sort sites to test their own wafers, negating the need to send their wafers to New Mexico for testing. \n \nLaunched and maintained sole Sort site for wafer sales testing on 128M Flash memory product on Verigy (Agilent) V4400 platform with four external customer line items. Trained two other engineers as new products were introduced. 150mm Sort Product Engineer Intel Corporation July 1999  \u2013  May 2001  (1 year 11 months) Rio Rancho, NM RESPONSIBILITIES: Solved sort-to-fab and package test-to-sort issues on 150 mm Flash memory, implemented test program revisions, chaired Test Control Change Board and Sort/Etest Transfer (to Israel) Team, continued role as Sort Year 2000 site coordinator. \n \nResearched Vt issues on certification wafer to find that one block was not programming properly on many dice. Had memory arrays on the wafer stripped back for liquid crystal emission analysis. Found adjacent columns connected by defects, causing them to leak charge after programming. This discovery led to the installation of a dual leaky column test on the product. \n \nEstablished working group to research elevated cam programming fallout on 28F800 product and solved it by modifying C code. Also modified APG code to create and implement inverse checkerboard pattern, which enabled package test to detect charge gain/loss at Post Burn-In (PBI), motivated by customer returns. \n \nLed Sort Department through a quiet New Year\u2019s 2000 transition. 150mm Sort Product Engineer Intel Corporation July 1999  \u2013  May 2001  (1 year 11 months) Rio Rancho, NM RESPONSIBILITIES: Solved sort-to-fab and package test-to-sort issues on 150 mm Flash memory, implemented test program revisions, chaired Test Control Change Board and Sort/Etest Transfer (to Israel) Team, continued role as Sort Year 2000 site coordinator. \n \nResearched Vt issues on certification wafer to find that one block was not programming properly on many dice. Had memory arrays on the wafer stripped back for liquid crystal emission analysis. Found adjacent columns connected by defects, causing them to leak charge after programming. This discovery led to the installation of a dual leaky column test on the product. \n \nEstablished working group to research elevated cam programming fallout on 28F800 product and solved it by modifying C code. Also modified APG code to create and implement inverse checkerboard pattern, which enabled package test to detect charge gain/loss at Post Burn-In (PBI), motivated by customer returns. \n \nLed Sort Department through a quiet New Year\u2019s 2000 transition. Sort Equipment Engineer Intel Corporation August 1997  \u2013  July 1999  (2 years) Rio Rancho, NM and Folsom, CA RESPONSIBILITIES: Managed Verigy (Versatest) V1002/V1004 150 mm Flash memory testers, coordinated Year 2000 preparation for Sort Department. \n \nUsed test programming knowledge to create scripts for forcing voltages on selectable tester channels. Trained technicians to use these scripts for troubleshooting interface hardware issues. Resolved Agilent tester and sort controller issues. Owned installation of tester software, procedures and first-die targets. Managed the relocation of testers across two test floors. \n \nLed a team of Sort engineers to inventory and document Year 2000 sensitivities on all hardware and software. Reported this data to cross-site team led by the Site manager. Managed test and upgrade deployment of that inventory for Flash Sort manufacturing. Sort Equipment Engineer Intel Corporation August 1997  \u2013  July 1999  (2 years) Rio Rancho, NM and Folsom, CA RESPONSIBILITIES: Managed Verigy (Versatest) V1002/V1004 150 mm Flash memory testers, coordinated Year 2000 preparation for Sort Department. \n \nUsed test programming knowledge to create scripts for forcing voltages on selectable tester channels. Trained technicians to use these scripts for troubleshooting interface hardware issues. Resolved Agilent tester and sort controller issues. Owned installation of tester software, procedures and first-die targets. Managed the relocation of testers across two test floors. \n \nLed a team of Sort engineers to inventory and document Year 2000 sensitivities on all hardware and software. Reported this data to cross-site team led by the Site manager. Managed test and upgrade deployment of that inventory for Flash Sort manufacturing. Interface Hardware Engineer Intel Corporation June 1995  \u2013  August 1997  (2 years 3 months) Folsom, CA RESPONSIBILITIES: Provided interface hardware solutions for new Flash memory product testing. \n \nProcured, reviewed, validated and approved 31 PCB designs resulting in 242 assemblies delivered to Folsom, CA, New Mexico and Philippines for Sort and Class engineering use and manufacturing. Worked with PCB supplier to deliver Failure Analysis (FA) hardware with conformal coating to protect socket pins from leaking current when cycled from cold to room temperature. This became the new standard for FA and package test hardware and allowed us to remove a cleaning step from our preventative maintenance, which dramatically improved uptime. Interface Hardware Engineer Intel Corporation June 1995  \u2013  August 1997  (2 years 3 months) Folsom, CA RESPONSIBILITIES: Provided interface hardware solutions for new Flash memory product testing. \n \nProcured, reviewed, validated and approved 31 PCB designs resulting in 242 assemblies delivered to Folsom, CA, New Mexico and Philippines for Sort and Class engineering use and manufacturing. Worked with PCB supplier to deliver Failure Analysis (FA) hardware with conformal coating to protect socket pins from leaking current when cycled from cold to room temperature. This became the new standard for FA and package test hardware and allowed us to remove a cleaning step from our preventative maintenance, which dramatically improved uptime. Test Engineer Intel Corporation June 1992  \u2013  June 1995  (3 years 1 month) Folsom, CA RESPONSIBILITIES: Flash memory sort test programmer on Verigy (Versatest) V1002/V1004. \n \nCo-created Generic Sort Test Platform in C programming language, which was subsequently used by all Flash products. Wrote flow control, leakage, continuity, power tests and hardware check for generic sort test platform. Set up sort workstation to test the platform. Correlated new tester power supply with new operating system. Modified reference cell trim tests with Verigy (Versatest) applications engineer to reduce relay cycling from 600 to 6, significantly reducing relay failure. With two other engineers, married test programs from three different 150 mm fabrication plants - delivered and correlated one synergized test program at Sharp in Fukuyama, Japan, Q1 '94. Researched and documented 28F008 striping failures caused by resistance build-up on sort probes. Used simple resistance model on Vcc, Gnd supply pins to simulate misbinning. Researched ESD structures on 28F008 devices and used that data to create special continuity test. Implemented \"VSS test\" as new continuity monitor. Proliferated this test to other product testing. Test Engineer Intel Corporation June 1992  \u2013  June 1995  (3 years 1 month) Folsom, CA RESPONSIBILITIES: Flash memory sort test programmer on Verigy (Versatest) V1002/V1004. \n \nCo-created Generic Sort Test Platform in C programming language, which was subsequently used by all Flash products. Wrote flow control, leakage, continuity, power tests and hardware check for generic sort test platform. Set up sort workstation to test the platform. Correlated new tester power supply with new operating system. Modified reference cell trim tests with Verigy (Versatest) applications engineer to reduce relay cycling from 600 to 6, significantly reducing relay failure. With two other engineers, married test programs from three different 150 mm fabrication plants - delivered and correlated one synergized test program at Sharp in Fukuyama, Japan, Q1 '94. Researched and documented 28F008 striping failures caused by resistance build-up on sort probes. Used simple resistance model on Vcc, Gnd supply pins to simulate misbinning. Researched ESD structures on 28F008 devices and used that data to create special continuity test. Implemented \"VSS test\" as new continuity monitor. Proliferated this test to other product testing. Equipment Engineer Intel Corporation June 1990  \u2013  June 1992  (2 years 1 month) Folsom, CA RESPONSIBILITIES: Managed Package and Sort handling equipment. \n \nResearched requirements for handler upgrades. Installed upgrades on one system, then created training and had technicians upgrade remaining systems. Provided engineering support of floor equipment. Worked with purchasing department, machine shops and equipment suppliers to acquire parts as necessary. Composed and revised specs for maintenance and operations of material handling and communication equipment. Created materials for and executed training of floor operators on material handlers. Assessed and reported weekly machine indicators. Led handler tech teams to improve communication across shifts, which led to better machine availability. Equipment Engineer Intel Corporation June 1990  \u2013  June 1992  (2 years 1 month) Folsom, CA RESPONSIBILITIES: Managed Package and Sort handling equipment. \n \nResearched requirements for handler upgrades. Installed upgrades on one system, then created training and had technicians upgrade remaining systems. Provided engineering support of floor equipment. Worked with purchasing department, machine shops and equipment suppliers to acquire parts as necessary. Composed and revised specs for maintenance and operations of material handling and communication equipment. Created materials for and executed training of floor operators on material handlers. Assessed and reported weekly machine indicators. Led handler tech teams to improve communication across shifts, which led to better machine availability. Skills Testing Semiconductors Manufacturing Debugging SoC Engineering Perl IC Failure Analysis Troubleshooting C PCB design CMOS Hardware Embedded Systems Mixed Signal Programming JMP Scrum Rally Lean Manufacturing Flight Following GPS Navigation VOR Navigation Pilotage Microsoft Office 2013 Windows 7 See 12+ \u00a0 \u00a0 See less Skills  Testing Semiconductors Manufacturing Debugging SoC Engineering Perl IC Failure Analysis Troubleshooting C PCB design CMOS Hardware Embedded Systems Mixed Signal Programming JMP Scrum Rally Lean Manufacturing Flight Following GPS Navigation VOR Navigation Pilotage Microsoft Office 2013 Windows 7 See 12+ \u00a0 \u00a0 See less Testing Semiconductors Manufacturing Debugging SoC Engineering Perl IC Failure Analysis Troubleshooting C PCB design CMOS Hardware Embedded Systems Mixed Signal Programming JMP Scrum Rally Lean Manufacturing Flight Following GPS Navigation VOR Navigation Pilotage Microsoft Office 2013 Windows 7 See 12+ \u00a0 \u00a0 See less Testing Semiconductors Manufacturing Debugging SoC Engineering Perl IC Failure Analysis Troubleshooting C PCB design CMOS Hardware Embedded Systems Mixed Signal Programming JMP Scrum Rally Lean Manufacturing Flight Following GPS Navigation VOR Navigation Pilotage Microsoft Office 2013 Windows 7 See 12+ \u00a0 \u00a0 See less Education University of Kansas BSEE,  Electrical Engineering 1986  \u2013 1990 Johnson County Community College Associate of Arts (AA),  Pre-Engineering 1984  \u2013 1987 Activities and Societies:\u00a0 Math tutor The University of New Mexico C++ Programming Certificate 2000  \u2013 2000 Formerly West Mesa Aviation, now Bode Aviation Private Pilot,  Fixed Wing, Single-Engine, Land , VFR 2001  \u2013 2002 Present flying experience includes 390 total hours, 215 cross-country hours and 325 solo hours, 623 daytime landings, 45 night landings. Co-owned a 1960 Mooney M20A and flew 158 hours in the aircraft. Made cross-country flights through Class B, C, D, E, G airspaces and some MOAs, nearly always on flight-following with ATC, from New Mexico to Arizona, Nevada, Utah, Colorado, Kansas, Oklahoma and Texas. Activities and Societies:\u00a0 Member of AOPA - Aircraft Owners and Pilots Association. Have attended various flight safety seminars sponsored by AOPA and the FAA. University of Kansas BSEE,  Electrical Engineering 1986  \u2013 1990 University of Kansas BSEE,  Electrical Engineering 1986  \u2013 1990 University of Kansas BSEE,  Electrical Engineering 1986  \u2013 1990 Johnson County Community College Associate of Arts (AA),  Pre-Engineering 1984  \u2013 1987 Activities and Societies:\u00a0 Math tutor Johnson County Community College Associate of Arts (AA),  Pre-Engineering 1984  \u2013 1987 Activities and Societies:\u00a0 Math tutor Johnson County Community College Associate of Arts (AA),  Pre-Engineering 1984  \u2013 1987 Activities and Societies:\u00a0 Math tutor The University of New Mexico C++ Programming Certificate 2000  \u2013 2000 The University of New Mexico C++ Programming Certificate 2000  \u2013 2000 The University of New Mexico C++ Programming Certificate 2000  \u2013 2000 Formerly West Mesa Aviation, now Bode Aviation Private Pilot,  Fixed Wing, Single-Engine, Land , VFR 2001  \u2013 2002 Present flying experience includes 390 total hours, 215 cross-country hours and 325 solo hours, 623 daytime landings, 45 night landings. Co-owned a 1960 Mooney M20A and flew 158 hours in the aircraft. Made cross-country flights through Class B, C, D, E, G airspaces and some MOAs, nearly always on flight-following with ATC, from New Mexico to Arizona, Nevada, Utah, Colorado, Kansas, Oklahoma and Texas. Activities and Societies:\u00a0 Member of AOPA - Aircraft Owners and Pilots Association. Have attended various flight safety seminars sponsored by AOPA and the FAA. Formerly West Mesa Aviation, now Bode Aviation Private Pilot,  Fixed Wing, Single-Engine, Land , VFR 2001  \u2013 2002 Present flying experience includes 390 total hours, 215 cross-country hours and 325 solo hours, 623 daytime landings, 45 night landings. Co-owned a 1960 Mooney M20A and flew 158 hours in the aircraft. Made cross-country flights through Class B, C, D, E, G airspaces and some MOAs, nearly always on flight-following with ATC, from New Mexico to Arizona, Nevada, Utah, Colorado, Kansas, Oklahoma and Texas. Activities and Societies:\u00a0 Member of AOPA - Aircraft Owners and Pilots Association. Have attended various flight safety seminars sponsored by AOPA and the FAA. Formerly West Mesa Aviation, now Bode Aviation Private Pilot,  Fixed Wing, Single-Engine, Land , VFR 2001  \u2013 2002 Present flying experience includes 390 total hours, 215 cross-country hours and 325 solo hours, 623 daytime landings, 45 night landings. Co-owned a 1960 Mooney M20A and flew 158 hours in the aircraft. Made cross-country flights through Class B, C, D, E, G airspaces and some MOAs, nearly always on flight-following with ATC, from New Mexico to Arizona, Nevada, Utah, Colorado, Kansas, Oklahoma and Texas. Activities and Societies:\u00a0 Member of AOPA - Aircraft Owners and Pilots Association. Have attended various flight safety seminars sponsored by AOPA and the FAA. ", "Summary Hello, I'm passionate about enduring an idea to life! It could mean either by being an Individual Contributor or being part of a competitive team environment. As I like being a self starter, I'm interested to look for new opportunities(gaining customer experience) after having acquired the right set of experience in Product Development roles from cradle to launch. Thanks for taking a look into my nook :) Summary Hello, I'm passionate about enduring an idea to life! It could mean either by being an Individual Contributor or being part of a competitive team environment. As I like being a self starter, I'm interested to look for new opportunities(gaining customer experience) after having acquired the right set of experience in Product Development roles from cradle to launch. Thanks for taking a look into my nook :) Hello, I'm passionate about enduring an idea to life! It could mean either by being an Individual Contributor or being part of a competitive team environment. As I like being a self starter, I'm interested to look for new opportunities(gaining customer experience) after having acquired the right set of experience in Product Development roles from cradle to launch. Thanks for taking a look into my nook :) Hello, I'm passionate about enduring an idea to life! It could mean either by being an Individual Contributor or being part of a competitive team environment. As I like being a self starter, I'm interested to look for new opportunities(gaining customer experience) after having acquired the right set of experience in Product Development roles from cradle to launch. Thanks for taking a look into my nook :) Experience SoC Product Engineer Intel Corporation January 2011  \u2013  August 2014  (3 years 8 months) Austin, Texas Area Worked on enabling Co Package on Package engineering solutions for SoC Deep Sleep/Idle Power States on Tri-gate transistor technology. \n \nStrong understanding of Atom SoC Architecture. \n \nDeveloped and demonstrated Analytical Optical Probe Expertise using SoC platforms/customer reference boards for Low Power Component Debug. Server Product Engineer Intel Corporation January 2009  \u2013  January 2011  (2 years 1 month) Bengaluru Area, India Proof of Concept Development of Platform based Infra Red Emission Microscopy for Server/Enterprise Microprocessors designed out of Bangalore Design House. This novelty received the Engineering Technology Center Innovation Award. Analytical Probe Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Bengaluru Area, India Setup Analytical Optical Probe capability on 45nm process technology nodes. \nImparted hands on training to Design Engineering.  \nDemonstrated value add to Enterprise/Server Product Development Life Cycle. Analog Engineer Intel Corporation March 2005  \u2013  December 2006  (1 year 10 months) Bengaluru Area, India Topology Modeling of High Speed Interconnects \nSignal Integrity Simulation for High Speed Interconnects \nPeak Distortion Analysis and JMP FIT Design of Experiments \nRelease and Review of Technical Specification Documents Project Intern ST Microelectronics July 2000  \u2013  December 2000  (6 months) Noida Area, India Created an Automated Design Environment required for optimizing I/O Buffers(libraries) SoC Product Engineer Intel Corporation January 2011  \u2013  August 2014  (3 years 8 months) Austin, Texas Area Worked on enabling Co Package on Package engineering solutions for SoC Deep Sleep/Idle Power States on Tri-gate transistor technology. \n \nStrong understanding of Atom SoC Architecture. \n \nDeveloped and demonstrated Analytical Optical Probe Expertise using SoC platforms/customer reference boards for Low Power Component Debug. SoC Product Engineer Intel Corporation January 2011  \u2013  August 2014  (3 years 8 months) Austin, Texas Area Worked on enabling Co Package on Package engineering solutions for SoC Deep Sleep/Idle Power States on Tri-gate transistor technology. \n \nStrong understanding of Atom SoC Architecture. \n \nDeveloped and demonstrated Analytical Optical Probe Expertise using SoC platforms/customer reference boards for Low Power Component Debug. Server Product Engineer Intel Corporation January 2009  \u2013  January 2011  (2 years 1 month) Bengaluru Area, India Proof of Concept Development of Platform based Infra Red Emission Microscopy for Server/Enterprise Microprocessors designed out of Bangalore Design House. This novelty received the Engineering Technology Center Innovation Award. Server Product Engineer Intel Corporation January 2009  \u2013  January 2011  (2 years 1 month) Bengaluru Area, India Proof of Concept Development of Platform based Infra Red Emission Microscopy for Server/Enterprise Microprocessors designed out of Bangalore Design House. This novelty received the Engineering Technology Center Innovation Award. Analytical Probe Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Bengaluru Area, India Setup Analytical Optical Probe capability on 45nm process technology nodes. \nImparted hands on training to Design Engineering.  \nDemonstrated value add to Enterprise/Server Product Development Life Cycle. Analytical Probe Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Bengaluru Area, India Setup Analytical Optical Probe capability on 45nm process technology nodes. \nImparted hands on training to Design Engineering.  \nDemonstrated value add to Enterprise/Server Product Development Life Cycle. Analog Engineer Intel Corporation March 2005  \u2013  December 2006  (1 year 10 months) Bengaluru Area, India Topology Modeling of High Speed Interconnects \nSignal Integrity Simulation for High Speed Interconnects \nPeak Distortion Analysis and JMP FIT Design of Experiments \nRelease and Review of Technical Specification Documents Analog Engineer Intel Corporation March 2005  \u2013  December 2006  (1 year 10 months) Bengaluru Area, India Topology Modeling of High Speed Interconnects \nSignal Integrity Simulation for High Speed Interconnects \nPeak Distortion Analysis and JMP FIT Design of Experiments \nRelease and Review of Technical Specification Documents Project Intern ST Microelectronics July 2000  \u2013  December 2000  (6 months) Noida Area, India Created an Automated Design Environment required for optimizing I/O Buffers(libraries) Project Intern ST Microelectronics July 2000  \u2013  December 2000  (6 months) Noida Area, India Created an Automated Design Environment required for optimizing I/O Buffers(libraries) Languages   Skills Skills     Education GlobalNxt University Master of Business Administration (M.B.A.) 2012  \u2013 2014 Birla Institute of Technology and Science, Pilani Bachelor\u2019s Degree 1996  \u2013 2000 GlobalNxt University Master of Business Administration (M.B.A.) 2012  \u2013 2014 GlobalNxt University Master of Business Administration (M.B.A.) 2012  \u2013 2014 GlobalNxt University Master of Business Administration (M.B.A.) 2012  \u2013 2014 Birla Institute of Technology and Science, Pilani Bachelor\u2019s Degree 1996  \u2013 2000 Birla Institute of Technology and Science, Pilani Bachelor\u2019s Degree 1996  \u2013 2000 Birla Institute of Technology and Science, Pilani Bachelor\u2019s Degree 1996  \u2013 2000 Honors & Awards Project Recognition Award Intel Corporation October 2009 Recognized by Intel Santa Clara for my role and contribution to Intel Xeon 65xx series product development. Engineering Technology Center Innovation Award Intel Corporation June 2010 Recognized by Intel Santa Clara for the successful demonstration of a proof of concept novelty. Enterprise Microprocessor Group Division Team Award Intel Corporation April 2008 Recognized by Intel India Design House for contribution to the worlds first hex core microprocessor. Volunteer of the Quarter Award Intel Corporation August 2008 Recognized by Intel Community Group for my volunteering activities through Intel Involved Volunteering Program. Enterprise Microprocessor Group India Department Award Intel Corporation October 2007 Recognized by Intel India Design House for my role in Component Debug of 45nm silicon. Project Recognition Award Intel Corporation October 2009 Recognized by Intel Santa Clara for my role and contribution to Intel Xeon 65xx series product development. Project Recognition Award Intel Corporation October 2009 Recognized by Intel Santa Clara for my role and contribution to Intel Xeon 65xx series product development. Project Recognition Award Intel Corporation October 2009 Recognized by Intel Santa Clara for my role and contribution to Intel Xeon 65xx series product development. Engineering Technology Center Innovation Award Intel Corporation June 2010 Recognized by Intel Santa Clara for the successful demonstration of a proof of concept novelty. Engineering Technology Center Innovation Award Intel Corporation June 2010 Recognized by Intel Santa Clara for the successful demonstration of a proof of concept novelty. Engineering Technology Center Innovation Award Intel Corporation June 2010 Recognized by Intel Santa Clara for the successful demonstration of a proof of concept novelty. Enterprise Microprocessor Group Division Team Award Intel Corporation April 2008 Recognized by Intel India Design House for contribution to the worlds first hex core microprocessor. Enterprise Microprocessor Group Division Team Award Intel Corporation April 2008 Recognized by Intel India Design House for contribution to the worlds first hex core microprocessor. Enterprise Microprocessor Group Division Team Award Intel Corporation April 2008 Recognized by Intel India Design House for contribution to the worlds first hex core microprocessor. Volunteer of the Quarter Award Intel Corporation August 2008 Recognized by Intel Community Group for my volunteering activities through Intel Involved Volunteering Program. Volunteer of the Quarter Award Intel Corporation August 2008 Recognized by Intel Community Group for my volunteering activities through Intel Involved Volunteering Program. Volunteer of the Quarter Award Intel Corporation August 2008 Recognized by Intel Community Group for my volunteering activities through Intel Involved Volunteering Program. Enterprise Microprocessor Group India Department Award Intel Corporation October 2007 Recognized by Intel India Design House for my role in Component Debug of 45nm silicon. Enterprise Microprocessor Group India Department Award Intel Corporation October 2007 Recognized by Intel India Design House for my role in Component Debug of 45nm silicon. Enterprise Microprocessor Group India Department Award Intel Corporation October 2007 Recognized by Intel India Design House for my role in Component Debug of 45nm silicon. ", "Summary Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Summary Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Experience Q&R Engineering Manager Intel March 2007  \u2013 Present (8 years 6 months) \uf0a7 Manage Quality and Reliability engineering group (12 engineers) in Fab 11x. Team responsible for reliability and quality risk assessments of fab induced excursions. Team also responsible for reliability stress testing associated with certification of new process technology transfers from development factory.  \n\uf0a7 Team completed certification of 3 separate process transfers, on schedule and with passing results. The successful certifications enabled volume manufacturing ramps on each technology. \n\uf0a7 Team performed risk assessments and disposition of excursion material in a manner where production output schedules were met, while at the same time not allowing quality or reliability escapes to customers \n\uf0a7 Initiated and drove lessons learned process in factory Quality meeting. Process involved drilling down to root cause for any excursion event and ensuring corrective and preventative actions were in place. Product and Q&R Engineering Manager Intel Corporation June 2005  \u2013  March 2007  (1 year 10 months) Albuquerque, New Mexico Area \uf0a7 Manage product and Q&R engineering groups (15 engineers) in Fab 11. Team responsible for new product introductions, product performance enhancement, product quality enhancements, and risk assessments and quantification of fab induced excursions \n\uf0a7 Led team on large efficiency project to analyze screen methodologies and their effectiveness with respect to key quality and reliability metrics. Drove consensus across large number of stakeholder groups in order to implement changes resulting in annual savings of $10,000,000 \n\uf0a7 Drove performance improvements on Cellular processor product resulting in 2-5% yield improvement at unit level test Engineering Group Leader Intel Corporation March 2001  \u2013  June 2005  (4 years 4 months) Albuquerque, New Mexico Area \uf0a7 Manage fab product engineering group (10 engineers) in Fab 11. Led group in introducing large number of new products into the fab. Established and drove working relationships with Assembly/Test partners to start up new flash products in the virtual factory and continuously improve product health performance \n\uf0a7 Team introduced dozens of new products into the factory and ensured that lead material came out of factory within needed design parameter windows. Lead material was also on schedule and allowed new product introduction throughput times to meet employee bonus goals \n\uf0a7 Drove process improvement project to re-target transistor parameters in order to improvement unit level test yields from 97% to 99%. In conjunction with this improvement project, explored changing data sheet specifications with marketing in order to provide more margin to yield issues. Also led all data reviews and drove decisions on proper guard bands to optimize yields and costs \n\uf0a7 Led global, cross functional team consisting of product development, fab, sort, and test areas in driving flash product performance improvement across multiple products on a 130 nm technology \n\uf0a7 Led fab interface with Itanium processor development group to feedback design issues affecting manufacturing performance such as lithography capability. Managed speed and yield performance issues including changing fab targets and implementing additional fab controls Sort Department Manager Intel Corporation April 1999  \u2013  March 2001  (2 years) Albuquerque, New Mexico Area \uf0a7 Managed engineering and manufacturing teams (8 engineers, 4 manufacturing supervisors, 40 manufacturing technicians) in Sort department in Fab 7 \n\uf0a7 Developed key critical success indicators and drove utilization improvement of sort manufacturing floor from 60% to 80%. Led engineering changes which included decreasing probe card touchdown limits, tightened probe overlay specifications, and removal of prober heat sinks from manufacturing floor \n\uf0a7 Developed staffing strategies allowing transfer to other departments to satisfy individual career goals while utilizing temporary staffing for our department needs. All this accomplished with no effect on department output \n\uf0a7 Developed and drove personnel transfer criteria for entire factory that met the business needs while still being a fair process for the individuals wanting to transfer \n\uf0a7 Guided manufacturing supervisors in resolving several difficult personnel issues including mental health and harassment problems. Also led effective department performance ranking sessions Engineering Group Leader Intel Corporation August 1996  \u2013  April 1999  (2 years 9 months) Albuquerque, New Mexico Area \uf0a7 Staffed and led team of 7 engineers to startup new flash test manufacturing floor. Team responsible for equipment purchase and installation in addition to implementation of test programs and test system operating system \n\uf0a7 Drove on schedule installation and certification of 48 test platforms. Developed new qualification methodology of using standard part testing that reduced per tool certification time by three days. \n\uf0a7 Developed and implemented extra socket test flow that enabled shipment of silicon material that had been identified as discrepant and a candidate for scrap \n\uf0a7 Utilized structured problem solving techniques to drive improvements to wafer test handling systems. Used data to point to z-stages on handlers as largest impact on performance \n\uf0a7 Effectively resolved quality issue with automotive customer on wafer sales product by implementing Optical Character Recognition system on wafer handler \n\uf0a7 Drove transfer of test process from New Mexico site to Israel site in order to create necessary expansion space in New Mexico. Transfer was completed on schedule. Partnered with several different groups such as product division, Israel, automation functional group, and planning functional group to ensure all stakeholder needs were met. Tasks in support of these objectives included developing and driving a qualification plan, developing site audit plans and analyzing quality systems and driving changes to ensure consistent product quality Senior Product Engineer Intel Corporation September 1991  \u2013  August 1996  (5 years) Albuquerque, New Mexico Area \uf0a7 Introduced new chipset and microprocessor products to the Sort manufacturing floor. Identify and drive fixes to test programs in order that they fully function in a high volume manufacturing environment \n\uf0a7 Identified and fixed test program issue on chipset product which had pointers to undefined time sets causing significant correlation problems \n\uf0a7 Used test system engineering software to characterize testing schemes resulting in Pentium wafer test times being reduced from 15 seconds to 1.5 seconds \n\uf0a7 Identified fix on microprocessor product on shorts test which improved wafer yields by 5 die per wafer without negatively impacting test times. \n\uf0a7 Received Intel Achievement Award as part of the team responsible for ramping the Triton chipset family. Executed numerous product introductions into the sort manufacturing floor, in addition to supporting high number of new test program releases \n\uf0a7 Characterized and drove implementation of several manufacturing productivity improvements including dual head testing on Trillium test platforms. Created software package that highlighted correlation (machine set up) issues across the tester fleet. \n\uf0a7 Worked with National Semiconductor test engineering to port wafer test program into Intel environment in order to support silicon transfer into Intel Senior EPROM Product Engineer Intel Corporation March 1989  \u2013  September 1991  (2 years 7 months) Albuquerque, New Mexico Area \uf0a7 Characterized product repair in unit form by analyzing device states at wafer test to ensure test coverage would be sufficient to screen fab defect levels \n\uf0a7 Developed and characterized alternative wafer and unit test flows, weighing both quality and cost criteria. Work generated a new flow with one less test socket and a 1% increase in unit level ylelds \n\uf0a7 Developed an EPROM product erase ability characterization methodology to characterize a new metal stack process change being implemented. \n\uf0a7 Took advantage of simultaneous die testing and innovated an algorithm to detect yield differences and flag tester hardware issues and test marginalities \n\uf0a7 Team lead for yield improvement project on 1Mbit EPROM product. Through test improvements and optimization increased test yields from 83% to 90% and reduced unit cost from $5.00 to $3.90. Product Engineer Honeywell March 1986  \u2013  March 1989  (3 years 1 month) Colorado Springs, Colorado Area \uf0a7 Introduced new products into the wafer manufacturing lines and test areas and supported post-introduction product yield and performance issues \n\uf0a7 Analyzed and found root cause on non \u2013functional, lead material of new product to be lateral bipolar transistor spacing violation. Finding allowed layout fix to be made preventing subsequent material from scrapping due to no yield \n\uf0a7 Designed and used bench set-up to measure output fall times of ROM product. Used resulting information to reconcile differences between design simulation results and production test system results, including both Honeywell and customer test platforms \n\uf0a7 Performed temperature sensitivity studies for different product classifications and drove data sheet specifications that were yield feasible \n\uf0a7 Eliminated Quality Assurance test rejects on CMOS Digital-to-Analog converter products in a cost effective manner by characterizing hardware variance and setting proper guard bands Yield Analysis Engineer Delphi January 1979  \u2013  March 1986  (7 years 3 months) Kokomo, Indiana Area \uf0a7 Analyzed yields on radio and engine control integrated circuits and used findings to drive fixes and improvements \n\uf0a7 Identified test limit marginality for AM rejection test and drove change resulting in $600,000 of annual savings.  \n\uf0a7 Identified layout spacing issue limiting transistor drive current and drove fix that resulted in $130,000 of annual savings due to better wafer test yields \n\uf0a7 Identified root cause of circuit failure to transistor oxide thickness variation and drove changes resulting in $400,000 of annual savings. \n\uf0a7 Initiated study of burn-in rejects of engine control units and mapped failures seen at unit level to defects found at a wafer level \n\uf0a7 Identified novel techniques of improving correlation between device parametric performance and product functional performance by re-working product metal layers with special metal patterns in order to generate a stronger 1:1 mapping between product and device \n\uf0a7 Performed analysis of 4 inch to 5 inch wafer conversion plan and based on analysis drove delay of program and prevented wasting money due to poor wafer test yields \n\uf0a7 Drove implementation of Statistical Process Control for wafer level testing equipment to identify and segment tester related yield loss versus silicon related yield loss \n\uf0a7 Added increased failure analysis capability by introducing spreading resistance measurement capability to the analysis lab Q&R Engineering Manager Intel March 2007  \u2013 Present (8 years 6 months) \uf0a7 Manage Quality and Reliability engineering group (12 engineers) in Fab 11x. Team responsible for reliability and quality risk assessments of fab induced excursions. Team also responsible for reliability stress testing associated with certification of new process technology transfers from development factory.  \n\uf0a7 Team completed certification of 3 separate process transfers, on schedule and with passing results. The successful certifications enabled volume manufacturing ramps on each technology. \n\uf0a7 Team performed risk assessments and disposition of excursion material in a manner where production output schedules were met, while at the same time not allowing quality or reliability escapes to customers \n\uf0a7 Initiated and drove lessons learned process in factory Quality meeting. Process involved drilling down to root cause for any excursion event and ensuring corrective and preventative actions were in place. Q&R Engineering Manager Intel March 2007  \u2013 Present (8 years 6 months) \uf0a7 Manage Quality and Reliability engineering group (12 engineers) in Fab 11x. Team responsible for reliability and quality risk assessments of fab induced excursions. Team also responsible for reliability stress testing associated with certification of new process technology transfers from development factory.  \n\uf0a7 Team completed certification of 3 separate process transfers, on schedule and with passing results. The successful certifications enabled volume manufacturing ramps on each technology. \n\uf0a7 Team performed risk assessments and disposition of excursion material in a manner where production output schedules were met, while at the same time not allowing quality or reliability escapes to customers \n\uf0a7 Initiated and drove lessons learned process in factory Quality meeting. Process involved drilling down to root cause for any excursion event and ensuring corrective and preventative actions were in place. Product and Q&R Engineering Manager Intel Corporation June 2005  \u2013  March 2007  (1 year 10 months) Albuquerque, New Mexico Area \uf0a7 Manage product and Q&R engineering groups (15 engineers) in Fab 11. Team responsible for new product introductions, product performance enhancement, product quality enhancements, and risk assessments and quantification of fab induced excursions \n\uf0a7 Led team on large efficiency project to analyze screen methodologies and their effectiveness with respect to key quality and reliability metrics. Drove consensus across large number of stakeholder groups in order to implement changes resulting in annual savings of $10,000,000 \n\uf0a7 Drove performance improvements on Cellular processor product resulting in 2-5% yield improvement at unit level test Product and Q&R Engineering Manager Intel Corporation June 2005  \u2013  March 2007  (1 year 10 months) Albuquerque, New Mexico Area \uf0a7 Manage product and Q&R engineering groups (15 engineers) in Fab 11. Team responsible for new product introductions, product performance enhancement, product quality enhancements, and risk assessments and quantification of fab induced excursions \n\uf0a7 Led team on large efficiency project to analyze screen methodologies and their effectiveness with respect to key quality and reliability metrics. Drove consensus across large number of stakeholder groups in order to implement changes resulting in annual savings of $10,000,000 \n\uf0a7 Drove performance improvements on Cellular processor product resulting in 2-5% yield improvement at unit level test Engineering Group Leader Intel Corporation March 2001  \u2013  June 2005  (4 years 4 months) Albuquerque, New Mexico Area \uf0a7 Manage fab product engineering group (10 engineers) in Fab 11. Led group in introducing large number of new products into the fab. Established and drove working relationships with Assembly/Test partners to start up new flash products in the virtual factory and continuously improve product health performance \n\uf0a7 Team introduced dozens of new products into the factory and ensured that lead material came out of factory within needed design parameter windows. Lead material was also on schedule and allowed new product introduction throughput times to meet employee bonus goals \n\uf0a7 Drove process improvement project to re-target transistor parameters in order to improvement unit level test yields from 97% to 99%. In conjunction with this improvement project, explored changing data sheet specifications with marketing in order to provide more margin to yield issues. Also led all data reviews and drove decisions on proper guard bands to optimize yields and costs \n\uf0a7 Led global, cross functional team consisting of product development, fab, sort, and test areas in driving flash product performance improvement across multiple products on a 130 nm technology \n\uf0a7 Led fab interface with Itanium processor development group to feedback design issues affecting manufacturing performance such as lithography capability. Managed speed and yield performance issues including changing fab targets and implementing additional fab controls Engineering Group Leader Intel Corporation March 2001  \u2013  June 2005  (4 years 4 months) Albuquerque, New Mexico Area \uf0a7 Manage fab product engineering group (10 engineers) in Fab 11. Led group in introducing large number of new products into the fab. Established and drove working relationships with Assembly/Test partners to start up new flash products in the virtual factory and continuously improve product health performance \n\uf0a7 Team introduced dozens of new products into the factory and ensured that lead material came out of factory within needed design parameter windows. Lead material was also on schedule and allowed new product introduction throughput times to meet employee bonus goals \n\uf0a7 Drove process improvement project to re-target transistor parameters in order to improvement unit level test yields from 97% to 99%. In conjunction with this improvement project, explored changing data sheet specifications with marketing in order to provide more margin to yield issues. Also led all data reviews and drove decisions on proper guard bands to optimize yields and costs \n\uf0a7 Led global, cross functional team consisting of product development, fab, sort, and test areas in driving flash product performance improvement across multiple products on a 130 nm technology \n\uf0a7 Led fab interface with Itanium processor development group to feedback design issues affecting manufacturing performance such as lithography capability. Managed speed and yield performance issues including changing fab targets and implementing additional fab controls Sort Department Manager Intel Corporation April 1999  \u2013  March 2001  (2 years) Albuquerque, New Mexico Area \uf0a7 Managed engineering and manufacturing teams (8 engineers, 4 manufacturing supervisors, 40 manufacturing technicians) in Sort department in Fab 7 \n\uf0a7 Developed key critical success indicators and drove utilization improvement of sort manufacturing floor from 60% to 80%. Led engineering changes which included decreasing probe card touchdown limits, tightened probe overlay specifications, and removal of prober heat sinks from manufacturing floor \n\uf0a7 Developed staffing strategies allowing transfer to other departments to satisfy individual career goals while utilizing temporary staffing for our department needs. All this accomplished with no effect on department output \n\uf0a7 Developed and drove personnel transfer criteria for entire factory that met the business needs while still being a fair process for the individuals wanting to transfer \n\uf0a7 Guided manufacturing supervisors in resolving several difficult personnel issues including mental health and harassment problems. Also led effective department performance ranking sessions Sort Department Manager Intel Corporation April 1999  \u2013  March 2001  (2 years) Albuquerque, New Mexico Area \uf0a7 Managed engineering and manufacturing teams (8 engineers, 4 manufacturing supervisors, 40 manufacturing technicians) in Sort department in Fab 7 \n\uf0a7 Developed key critical success indicators and drove utilization improvement of sort manufacturing floor from 60% to 80%. Led engineering changes which included decreasing probe card touchdown limits, tightened probe overlay specifications, and removal of prober heat sinks from manufacturing floor \n\uf0a7 Developed staffing strategies allowing transfer to other departments to satisfy individual career goals while utilizing temporary staffing for our department needs. All this accomplished with no effect on department output \n\uf0a7 Developed and drove personnel transfer criteria for entire factory that met the business needs while still being a fair process for the individuals wanting to transfer \n\uf0a7 Guided manufacturing supervisors in resolving several difficult personnel issues including mental health and harassment problems. Also led effective department performance ranking sessions Engineering Group Leader Intel Corporation August 1996  \u2013  April 1999  (2 years 9 months) Albuquerque, New Mexico Area \uf0a7 Staffed and led team of 7 engineers to startup new flash test manufacturing floor. Team responsible for equipment purchase and installation in addition to implementation of test programs and test system operating system \n\uf0a7 Drove on schedule installation and certification of 48 test platforms. Developed new qualification methodology of using standard part testing that reduced per tool certification time by three days. \n\uf0a7 Developed and implemented extra socket test flow that enabled shipment of silicon material that had been identified as discrepant and a candidate for scrap \n\uf0a7 Utilized structured problem solving techniques to drive improvements to wafer test handling systems. Used data to point to z-stages on handlers as largest impact on performance \n\uf0a7 Effectively resolved quality issue with automotive customer on wafer sales product by implementing Optical Character Recognition system on wafer handler \n\uf0a7 Drove transfer of test process from New Mexico site to Israel site in order to create necessary expansion space in New Mexico. Transfer was completed on schedule. Partnered with several different groups such as product division, Israel, automation functional group, and planning functional group to ensure all stakeholder needs were met. Tasks in support of these objectives included developing and driving a qualification plan, developing site audit plans and analyzing quality systems and driving changes to ensure consistent product quality Engineering Group Leader Intel Corporation August 1996  \u2013  April 1999  (2 years 9 months) Albuquerque, New Mexico Area \uf0a7 Staffed and led team of 7 engineers to startup new flash test manufacturing floor. Team responsible for equipment purchase and installation in addition to implementation of test programs and test system operating system \n\uf0a7 Drove on schedule installation and certification of 48 test platforms. Developed new qualification methodology of using standard part testing that reduced per tool certification time by three days. \n\uf0a7 Developed and implemented extra socket test flow that enabled shipment of silicon material that had been identified as discrepant and a candidate for scrap \n\uf0a7 Utilized structured problem solving techniques to drive improvements to wafer test handling systems. Used data to point to z-stages on handlers as largest impact on performance \n\uf0a7 Effectively resolved quality issue with automotive customer on wafer sales product by implementing Optical Character Recognition system on wafer handler \n\uf0a7 Drove transfer of test process from New Mexico site to Israel site in order to create necessary expansion space in New Mexico. Transfer was completed on schedule. Partnered with several different groups such as product division, Israel, automation functional group, and planning functional group to ensure all stakeholder needs were met. Tasks in support of these objectives included developing and driving a qualification plan, developing site audit plans and analyzing quality systems and driving changes to ensure consistent product quality Senior Product Engineer Intel Corporation September 1991  \u2013  August 1996  (5 years) Albuquerque, New Mexico Area \uf0a7 Introduced new chipset and microprocessor products to the Sort manufacturing floor. Identify and drive fixes to test programs in order that they fully function in a high volume manufacturing environment \n\uf0a7 Identified and fixed test program issue on chipset product which had pointers to undefined time sets causing significant correlation problems \n\uf0a7 Used test system engineering software to characterize testing schemes resulting in Pentium wafer test times being reduced from 15 seconds to 1.5 seconds \n\uf0a7 Identified fix on microprocessor product on shorts test which improved wafer yields by 5 die per wafer without negatively impacting test times. \n\uf0a7 Received Intel Achievement Award as part of the team responsible for ramping the Triton chipset family. Executed numerous product introductions into the sort manufacturing floor, in addition to supporting high number of new test program releases \n\uf0a7 Characterized and drove implementation of several manufacturing productivity improvements including dual head testing on Trillium test platforms. Created software package that highlighted correlation (machine set up) issues across the tester fleet. \n\uf0a7 Worked with National Semiconductor test engineering to port wafer test program into Intel environment in order to support silicon transfer into Intel Senior Product Engineer Intel Corporation September 1991  \u2013  August 1996  (5 years) Albuquerque, New Mexico Area \uf0a7 Introduced new chipset and microprocessor products to the Sort manufacturing floor. Identify and drive fixes to test programs in order that they fully function in a high volume manufacturing environment \n\uf0a7 Identified and fixed test program issue on chipset product which had pointers to undefined time sets causing significant correlation problems \n\uf0a7 Used test system engineering software to characterize testing schemes resulting in Pentium wafer test times being reduced from 15 seconds to 1.5 seconds \n\uf0a7 Identified fix on microprocessor product on shorts test which improved wafer yields by 5 die per wafer without negatively impacting test times. \n\uf0a7 Received Intel Achievement Award as part of the team responsible for ramping the Triton chipset family. Executed numerous product introductions into the sort manufacturing floor, in addition to supporting high number of new test program releases \n\uf0a7 Characterized and drove implementation of several manufacturing productivity improvements including dual head testing on Trillium test platforms. Created software package that highlighted correlation (machine set up) issues across the tester fleet. \n\uf0a7 Worked with National Semiconductor test engineering to port wafer test program into Intel environment in order to support silicon transfer into Intel Senior EPROM Product Engineer Intel Corporation March 1989  \u2013  September 1991  (2 years 7 months) Albuquerque, New Mexico Area \uf0a7 Characterized product repair in unit form by analyzing device states at wafer test to ensure test coverage would be sufficient to screen fab defect levels \n\uf0a7 Developed and characterized alternative wafer and unit test flows, weighing both quality and cost criteria. Work generated a new flow with one less test socket and a 1% increase in unit level ylelds \n\uf0a7 Developed an EPROM product erase ability characterization methodology to characterize a new metal stack process change being implemented. \n\uf0a7 Took advantage of simultaneous die testing and innovated an algorithm to detect yield differences and flag tester hardware issues and test marginalities \n\uf0a7 Team lead for yield improvement project on 1Mbit EPROM product. Through test improvements and optimization increased test yields from 83% to 90% and reduced unit cost from $5.00 to $3.90. Senior EPROM Product Engineer Intel Corporation March 1989  \u2013  September 1991  (2 years 7 months) Albuquerque, New Mexico Area \uf0a7 Characterized product repair in unit form by analyzing device states at wafer test to ensure test coverage would be sufficient to screen fab defect levels \n\uf0a7 Developed and characterized alternative wafer and unit test flows, weighing both quality and cost criteria. Work generated a new flow with one less test socket and a 1% increase in unit level ylelds \n\uf0a7 Developed an EPROM product erase ability characterization methodology to characterize a new metal stack process change being implemented. \n\uf0a7 Took advantage of simultaneous die testing and innovated an algorithm to detect yield differences and flag tester hardware issues and test marginalities \n\uf0a7 Team lead for yield improvement project on 1Mbit EPROM product. Through test improvements and optimization increased test yields from 83% to 90% and reduced unit cost from $5.00 to $3.90. Product Engineer Honeywell March 1986  \u2013  March 1989  (3 years 1 month) Colorado Springs, Colorado Area \uf0a7 Introduced new products into the wafer manufacturing lines and test areas and supported post-introduction product yield and performance issues \n\uf0a7 Analyzed and found root cause on non \u2013functional, lead material of new product to be lateral bipolar transistor spacing violation. Finding allowed layout fix to be made preventing subsequent material from scrapping due to no yield \n\uf0a7 Designed and used bench set-up to measure output fall times of ROM product. Used resulting information to reconcile differences between design simulation results and production test system results, including both Honeywell and customer test platforms \n\uf0a7 Performed temperature sensitivity studies for different product classifications and drove data sheet specifications that were yield feasible \n\uf0a7 Eliminated Quality Assurance test rejects on CMOS Digital-to-Analog converter products in a cost effective manner by characterizing hardware variance and setting proper guard bands Product Engineer Honeywell March 1986  \u2013  March 1989  (3 years 1 month) Colorado Springs, Colorado Area \uf0a7 Introduced new products into the wafer manufacturing lines and test areas and supported post-introduction product yield and performance issues \n\uf0a7 Analyzed and found root cause on non \u2013functional, lead material of new product to be lateral bipolar transistor spacing violation. Finding allowed layout fix to be made preventing subsequent material from scrapping due to no yield \n\uf0a7 Designed and used bench set-up to measure output fall times of ROM product. Used resulting information to reconcile differences between design simulation results and production test system results, including both Honeywell and customer test platforms \n\uf0a7 Performed temperature sensitivity studies for different product classifications and drove data sheet specifications that were yield feasible \n\uf0a7 Eliminated Quality Assurance test rejects on CMOS Digital-to-Analog converter products in a cost effective manner by characterizing hardware variance and setting proper guard bands Yield Analysis Engineer Delphi January 1979  \u2013  March 1986  (7 years 3 months) Kokomo, Indiana Area \uf0a7 Analyzed yields on radio and engine control integrated circuits and used findings to drive fixes and improvements \n\uf0a7 Identified test limit marginality for AM rejection test and drove change resulting in $600,000 of annual savings.  \n\uf0a7 Identified layout spacing issue limiting transistor drive current and drove fix that resulted in $130,000 of annual savings due to better wafer test yields \n\uf0a7 Identified root cause of circuit failure to transistor oxide thickness variation and drove changes resulting in $400,000 of annual savings. \n\uf0a7 Initiated study of burn-in rejects of engine control units and mapped failures seen at unit level to defects found at a wafer level \n\uf0a7 Identified novel techniques of improving correlation between device parametric performance and product functional performance by re-working product metal layers with special metal patterns in order to generate a stronger 1:1 mapping between product and device \n\uf0a7 Performed analysis of 4 inch to 5 inch wafer conversion plan and based on analysis drove delay of program and prevented wasting money due to poor wafer test yields \n\uf0a7 Drove implementation of Statistical Process Control for wafer level testing equipment to identify and segment tester related yield loss versus silicon related yield loss \n\uf0a7 Added increased failure analysis capability by introducing spreading resistance measurement capability to the analysis lab Yield Analysis Engineer Delphi January 1979  \u2013  March 1986  (7 years 3 months) Kokomo, Indiana Area \uf0a7 Analyzed yields on radio and engine control integrated circuits and used findings to drive fixes and improvements \n\uf0a7 Identified test limit marginality for AM rejection test and drove change resulting in $600,000 of annual savings.  \n\uf0a7 Identified layout spacing issue limiting transistor drive current and drove fix that resulted in $130,000 of annual savings due to better wafer test yields \n\uf0a7 Identified root cause of circuit failure to transistor oxide thickness variation and drove changes resulting in $400,000 of annual savings. \n\uf0a7 Initiated study of burn-in rejects of engine control units and mapped failures seen at unit level to defects found at a wafer level \n\uf0a7 Identified novel techniques of improving correlation between device parametric performance and product functional performance by re-working product metal layers with special metal patterns in order to generate a stronger 1:1 mapping between product and device \n\uf0a7 Performed analysis of 4 inch to 5 inch wafer conversion plan and based on analysis drove delay of program and prevented wasting money due to poor wafer test yields \n\uf0a7 Drove implementation of Statistical Process Control for wafer level testing equipment to identify and segment tester related yield loss versus silicon related yield loss \n\uf0a7 Added increased failure analysis capability by introducing spreading resistance measurement capability to the analysis lab Education University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering Butler University Master of Business Administration (MBA) University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering Butler University Master of Business Administration (MBA) Butler University Master of Business Administration (MBA) Butler University Master of Business Administration (MBA) Honors & Awards Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. ", "Summary Versatile technology manager with extensive experience coordinating large teams to ensure complex projects for developing world-class products are delivered on time. \n \nKnowledge and organizational skills to manage challenging projects. A solutions provider skilled at developing effective strategies that consistently produce enduring products. Well developed coordinating skills to manage diverse teams from around the world, minimizing development costs, while growing the bottom-line. Highly experienced Project Manager recognized for consistently resolving complex issues, while effectively communicating solutions to stakeholders and management \n \nAdept at quickly and successfully responding to changing environments, corporate cultures and situations, able to achieve goals within critical deadlines, while ensuring the quality of projects. Effectively manage cross-functional, multi-geographic teams, willing to function in any role necessary to ensure project success and on time delivery. Summary Versatile technology manager with extensive experience coordinating large teams to ensure complex projects for developing world-class products are delivered on time. \n \nKnowledge and organizational skills to manage challenging projects. A solutions provider skilled at developing effective strategies that consistently produce enduring products. Well developed coordinating skills to manage diverse teams from around the world, minimizing development costs, while growing the bottom-line. Highly experienced Project Manager recognized for consistently resolving complex issues, while effectively communicating solutions to stakeholders and management \n \nAdept at quickly and successfully responding to changing environments, corporate cultures and situations, able to achieve goals within critical deadlines, while ensuring the quality of projects. Effectively manage cross-functional, multi-geographic teams, willing to function in any role necessary to ensure project success and on time delivery. Versatile technology manager with extensive experience coordinating large teams to ensure complex projects for developing world-class products are delivered on time. \n \nKnowledge and organizational skills to manage challenging projects. A solutions provider skilled at developing effective strategies that consistently produce enduring products. Well developed coordinating skills to manage diverse teams from around the world, minimizing development costs, while growing the bottom-line. Highly experienced Project Manager recognized for consistently resolving complex issues, while effectively communicating solutions to stakeholders and management \n \nAdept at quickly and successfully responding to changing environments, corporate cultures and situations, able to achieve goals within critical deadlines, while ensuring the quality of projects. Effectively manage cross-functional, multi-geographic teams, willing to function in any role necessary to ensure project success and on time delivery. Versatile technology manager with extensive experience coordinating large teams to ensure complex projects for developing world-class products are delivered on time. \n \nKnowledge and organizational skills to manage challenging projects. A solutions provider skilled at developing effective strategies that consistently produce enduring products. Well developed coordinating skills to manage diverse teams from around the world, minimizing development costs, while growing the bottom-line. Highly experienced Project Manager recognized for consistently resolving complex issues, while effectively communicating solutions to stakeholders and management \n \nAdept at quickly and successfully responding to changing environments, corporate cultures and situations, able to achieve goals within critical deadlines, while ensuring the quality of projects. Effectively manage cross-functional, multi-geographic teams, willing to function in any role necessary to ensure project success and on time delivery. Experience Engineering Manager Micron Technology May 2014  \u2013 Present (1 year 4 months) Sacramento, California Area Manage the teams responsible for delivering both front end and back end testing for Micron\u2019s Non-Volatile Memory products.  \nMy team\u2019s main goal is to ensure that test flows and methodologies align accurately with product goals and hence aid final qualification. \nAdditionally, I manage the engineering development lab that houses equipments and support complete product development \u2013 Design, Test and Quality. \nAccountable for capital expenditure and expenses that are incurred by the development lab. The development lab team is also responsible for maintenance and support of all the equipment. \nThis role has 7 staff reports, over 25 eventual employees and reports into the Director. Probe Team Manager/Sr. Product Engineer Micron Technology March 2010  \u2013  April 2014  (4 years 2 months) Folsom, Ca Define the test strategy for Embedded Solutions Group (ESG) in Micron. Manage the team tasked with developing wafer-level test code. Coordinate, mentor program and impart best practices to team members in Shanghai, Israel and Italy. \n \nLed world-wide probe team that delivered Micron's first first 45nm SPI NOR product. \nContributed to developing test solutions for ESG that could potentially save millions of dollars in capital expenditure. Senior Product Engineer/Test Team Leader Numonyx January 2008  \u2013  March 2010  (2 years 3 months) Folsom, Ca This was a spinoff of the NOR Flash memory group from Intel combined with the NOR memory group of ST. \nActed as the point person for probe by proliferating and disseminating in-depth technical knowledge on the first 45nm Phase Change Memory (PCM) technology. \nDeveloped new test methodologies the product\u2019s features and for feedback on the new process technology. Product Engineer/Test Team Leader Intel Corporation June 2005  \u2013  January 2008  (2 years 8 months) Folsom, Ca Successfully led a joint U.S.-Israeli team tasked with delivering qualifications for state-of-the-art 65 nm NOR Flash products for the wireless and embedded markets. Acquired advanced knowledge of sophisticated testing platforms. Gained an in-depth understanding of memory manufacturing from the earliest stage to final delivery. Improved the quality and reliability of cutting-edge chips. Product Engineer Intel Corporation April 2004  \u2013  June 2005  (1 year 3 months) Folsom, Ca Worked on developing and testing the first 65nm NOR Flash Memory Test Chip. Gained knowledge on flash memory design and manufacturing processes. Learned new test debug tools and techniques in addition to micro probing Yield Enhancement and Product Engineer Intel Corporation August 2002  \u2013  April 2004  (1 year 9 months) Folsom, Ca Developed new product engineering skills. Assisted in developing the first 45nm SRAM test chip using a Flash-Logic Process. Acquired advanced knowledge of automated testing equipment and fabrication process. Intern Intel Corporation 2001  \u2013  2001  (less than a year) Engineering Manager Micron Technology May 2014  \u2013 Present (1 year 4 months) Sacramento, California Area Manage the teams responsible for delivering both front end and back end testing for Micron\u2019s Non-Volatile Memory products.  \nMy team\u2019s main goal is to ensure that test flows and methodologies align accurately with product goals and hence aid final qualification. \nAdditionally, I manage the engineering development lab that houses equipments and support complete product development \u2013 Design, Test and Quality. \nAccountable for capital expenditure and expenses that are incurred by the development lab. The development lab team is also responsible for maintenance and support of all the equipment. \nThis role has 7 staff reports, over 25 eventual employees and reports into the Director. Engineering Manager Micron Technology May 2014  \u2013 Present (1 year 4 months) Sacramento, California Area Manage the teams responsible for delivering both front end and back end testing for Micron\u2019s Non-Volatile Memory products.  \nMy team\u2019s main goal is to ensure that test flows and methodologies align accurately with product goals and hence aid final qualification. \nAdditionally, I manage the engineering development lab that houses equipments and support complete product development \u2013 Design, Test and Quality. \nAccountable for capital expenditure and expenses that are incurred by the development lab. The development lab team is also responsible for maintenance and support of all the equipment. \nThis role has 7 staff reports, over 25 eventual employees and reports into the Director. Probe Team Manager/Sr. Product Engineer Micron Technology March 2010  \u2013  April 2014  (4 years 2 months) Folsom, Ca Define the test strategy for Embedded Solutions Group (ESG) in Micron. Manage the team tasked with developing wafer-level test code. Coordinate, mentor program and impart best practices to team members in Shanghai, Israel and Italy. \n \nLed world-wide probe team that delivered Micron's first first 45nm SPI NOR product. \nContributed to developing test solutions for ESG that could potentially save millions of dollars in capital expenditure. Probe Team Manager/Sr. Product Engineer Micron Technology March 2010  \u2013  April 2014  (4 years 2 months) Folsom, Ca Define the test strategy for Embedded Solutions Group (ESG) in Micron. Manage the team tasked with developing wafer-level test code. Coordinate, mentor program and impart best practices to team members in Shanghai, Israel and Italy. \n \nLed world-wide probe team that delivered Micron's first first 45nm SPI NOR product. \nContributed to developing test solutions for ESG that could potentially save millions of dollars in capital expenditure. Senior Product Engineer/Test Team Leader Numonyx January 2008  \u2013  March 2010  (2 years 3 months) Folsom, Ca This was a spinoff of the NOR Flash memory group from Intel combined with the NOR memory group of ST. \nActed as the point person for probe by proliferating and disseminating in-depth technical knowledge on the first 45nm Phase Change Memory (PCM) technology. \nDeveloped new test methodologies the product\u2019s features and for feedback on the new process technology. Senior Product Engineer/Test Team Leader Numonyx January 2008  \u2013  March 2010  (2 years 3 months) Folsom, Ca This was a spinoff of the NOR Flash memory group from Intel combined with the NOR memory group of ST. \nActed as the point person for probe by proliferating and disseminating in-depth technical knowledge on the first 45nm Phase Change Memory (PCM) technology. \nDeveloped new test methodologies the product\u2019s features and for feedback on the new process technology. Product Engineer/Test Team Leader Intel Corporation June 2005  \u2013  January 2008  (2 years 8 months) Folsom, Ca Successfully led a joint U.S.-Israeli team tasked with delivering qualifications for state-of-the-art 65 nm NOR Flash products for the wireless and embedded markets. Acquired advanced knowledge of sophisticated testing platforms. Gained an in-depth understanding of memory manufacturing from the earliest stage to final delivery. Improved the quality and reliability of cutting-edge chips. Product Engineer/Test Team Leader Intel Corporation June 2005  \u2013  January 2008  (2 years 8 months) Folsom, Ca Successfully led a joint U.S.-Israeli team tasked with delivering qualifications for state-of-the-art 65 nm NOR Flash products for the wireless and embedded markets. Acquired advanced knowledge of sophisticated testing platforms. Gained an in-depth understanding of memory manufacturing from the earliest stage to final delivery. Improved the quality and reliability of cutting-edge chips. Product Engineer Intel Corporation April 2004  \u2013  June 2005  (1 year 3 months) Folsom, Ca Worked on developing and testing the first 65nm NOR Flash Memory Test Chip. Gained knowledge on flash memory design and manufacturing processes. Learned new test debug tools and techniques in addition to micro probing Product Engineer Intel Corporation April 2004  \u2013  June 2005  (1 year 3 months) Folsom, Ca Worked on developing and testing the first 65nm NOR Flash Memory Test Chip. Gained knowledge on flash memory design and manufacturing processes. Learned new test debug tools and techniques in addition to micro probing Yield Enhancement and Product Engineer Intel Corporation August 2002  \u2013  April 2004  (1 year 9 months) Folsom, Ca Developed new product engineering skills. Assisted in developing the first 45nm SRAM test chip using a Flash-Logic Process. Acquired advanced knowledge of automated testing equipment and fabrication process. Yield Enhancement and Product Engineer Intel Corporation August 2002  \u2013  April 2004  (1 year 9 months) Folsom, Ca Developed new product engineering skills. Assisted in developing the first 45nm SRAM test chip using a Flash-Logic Process. Acquired advanced knowledge of automated testing equipment and fabrication process. Intern Intel Corporation 2001  \u2013  2001  (less than a year) Intern Intel Corporation 2001  \u2013  2001  (less than a year) Skills Flash Memory Testing Debugging Product Engineering CMOS Project Management Project Planning Intel Semiconductor Industry Yield Verilog Failure Analysis Product Development Capital & Expense... Statistical Data... NAND Flash Semiconductors See 2+ \u00a0 \u00a0 See less Skills  Flash Memory Testing Debugging Product Engineering CMOS Project Management Project Planning Intel Semiconductor Industry Yield Verilog Failure Analysis Product Development Capital & Expense... Statistical Data... NAND Flash Semiconductors See 2+ \u00a0 \u00a0 See less Flash Memory Testing Debugging Product Engineering CMOS Project Management Project Planning Intel Semiconductor Industry Yield Verilog Failure Analysis Product Development Capital & Expense... Statistical Data... NAND Flash Semiconductors See 2+ \u00a0 \u00a0 See less Flash Memory Testing Debugging Product Engineering CMOS Project Management Project Planning Intel Semiconductor Industry Yield Verilog Failure Analysis Product Development Capital & Expense... Statistical Data... NAND Flash Semiconductors See 2+ \u00a0 \u00a0 See less Education University of California, Davis Master of Business Administration (MBA) 2014  \u2013 2017 Arizona State University Masters,  Electrical Engineering 2000  \u2013 2002 University of California, Davis Master of Business Administration (MBA) 2014  \u2013 2017 University of California, Davis Master of Business Administration (MBA) 2014  \u2013 2017 University of California, Davis Master of Business Administration (MBA) 2014  \u2013 2017 Arizona State University Masters,  Electrical Engineering 2000  \u2013 2002 Arizona State University Masters,  Electrical Engineering 2000  \u2013 2002 Arizona State University Masters,  Electrical Engineering 2000  \u2013 2002 "]}