WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 26, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 33, DATA misses = 35. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 23, DATA misses = 36. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 15, DATA misses = 23. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 27. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 35. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 43, DATA misses = 34. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 55. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 25, DATA misses = 22. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 55. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 50. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 34, DATA misses = 41. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 48, DATA misses = 32. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 39, DATA misses = 35. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 32, DATA misses = 27. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 25, DATA misses = 31. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 39, DATA misses = 38. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 14, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 31, DATA misses = 23. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 70, DATA misses = 75. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 43. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 40, DATA misses = 39. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 50. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 50. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 54, DATA misses = 49. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 28. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 14, DATA misses = 39. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 46, DATA misses = 45. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 32, DATA misses = 52. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 72, DATA misses = 54. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 41. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 56, DATA misses = 65. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 49, DATA misses = 63. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 27, DATA misses = 37. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 41. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 27. Winner = INSTR
Heartbeat CPU 0 instructions: 10000001 cycles: 1666908 heartbeat IPC: 5.999 cumulative IPC: 5.999 (Simulation time: 00 hr 00 min 25 sec)
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 26. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 34, DATA misses = 44. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 10, DATA misses = 32. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 46, DATA misses = 51. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 50, DATA misses = 60. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 16, DATA misses = 65. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 24. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 42. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 46, DATA misses = 67. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 46. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 22, DATA misses = 32. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 24. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 24. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 9, DATA misses = 22. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 54. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 27. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 31, DATA misses = 18. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 72, DATA misses = 60. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 43, DATA misses = 15. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 78, DATA misses = 66. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 52, DATA misses = 47. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 25. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 55, DATA misses = 40. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 26, DATA misses = 27. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 27. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 49, DATA misses = 35. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 54. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 58, DATA misses = 53. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 55, DATA misses = 33. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 17. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 52, DATA misses = 42. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 51, DATA misses = 24. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 48, DATA misses = 54. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 70, DATA misses = 69. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 48, DATA misses = 44. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 58, DATA misses = 37. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 31, DATA misses = 24. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 69, DATA misses = 75. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 82, DATA misses = 46. Winner = DATA
Heartbeat CPU 0 instructions: 20000011 cycles: 3333576 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 00 min 51 sec)
[DUEL] Epoch ended. INSTR misses = 48, DATA misses = 53. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 40, DATA misses = 37. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 18. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 18. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 67, DATA misses = 68. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 40, DATA misses = 35. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 64, DATA misses = 49. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 31, DATA misses = 25. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 11. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 32. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 22, DATA misses = 34. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 51, DATA misses = 43. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 69, DATA misses = 45. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 46, DATA misses = 59. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 43, DATA misses = 45. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 25, DATA misses = 35. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 43. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 49, DATA misses = 46. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 19. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 35. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 61. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 73, DATA misses = 89. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 38. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 74, DATA misses = 86. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 34. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 21. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 41, DATA misses = 53. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 54. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 55. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 19. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 56, DATA misses = 33. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 76, DATA misses = 51. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 53, DATA misses = 48. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 56, DATA misses = 43. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 37. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 32, DATA misses = 20. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 49, DATA misses = 48. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 81, DATA misses = 79. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 58, DATA misses = 57. Winner = DATA
Heartbeat CPU 0 instructions: 30000006 cycles: 5000327 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 30000006 cycles: 5000328 cumulative IPC: 6 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 30000006 cycles: 5000328 cumulative IPC: 6 (Simulation time: 00 hr 01 min 16 sec)
[DUEL] Epoch ended. INSTR misses = 64, DATA misses = 67. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 54, DATA misses = 25. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 67. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 33, DATA misses = 42. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 36. Winner = INSTR
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_23.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 18, DATA misses = 21. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 31. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 27. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 9, DATA misses = 22. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 15, DATA misses = 33. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 27, DATA misses = 31. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 31, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 19. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 46. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 46, DATA misses = 50. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 32, DATA misses = 35. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 32, DATA misses = 36. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 31, DATA misses = 31. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 27, DATA misses = 24. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 27. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 35. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 27, DATA misses = 26. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 76, DATA misses = 73. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 30, DATA misses = 31. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 41. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 48. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 43. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 51, DATA misses = 58. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 35, DATA misses = 44. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 30. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 37. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 42, DATA misses = 47. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 33, DATA misses = 46. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 60, DATA misses = 57. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 59, DATA misses = 43. Winner = DATA
Heartbeat CPU 0 instructions: 40000009 cycles: 19454370 heartbeat IPC: 0.6918 cumulative IPC: 0.6918 (Simulation time: 00 hr 02 min 40 sec)
[DUEL] Epoch ended. INSTR misses = 54, DATA misses = 57. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 53. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 42. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 22, DATA misses = 43. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 18, DATA misses = 32. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 42, DATA misses = 23. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 34, DATA misses = 43. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 11, DATA misses = 34. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 51. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 49. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 21, DATA misses = 79. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 22, DATA misses = 18. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 27, DATA misses = 38. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 52, DATA misses = 75. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 25, DATA misses = 40. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 24, DATA misses = 28. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 23, DATA misses = 33. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 10, DATA misses = 20. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 13, DATA misses = 23. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 49. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 34. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 21. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 69, DATA misses = 63. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 56, DATA misses = 13. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 71, DATA misses = 71. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 49, DATA misses = 49. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 42, DATA misses = 31. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 48, DATA misses = 37. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 27, DATA misses = 21. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 27. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 51, DATA misses = 42. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 47, DATA misses = 46. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 53, DATA misses = 55. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 46, DATA misses = 42. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 31, DATA misses = 19. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 44, DATA misses = 42. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 52, DATA misses = 26. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 48, DATA misses = 35. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 70, DATA misses = 73. Winner = INSTR
Heartbeat CPU 0 instructions: 50000005 cycles: 34741769 heartbeat IPC: 0.6541 cumulative IPC: 0.6725 (Simulation time: 00 hr 04 min 07 sec)
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 61. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 55, DATA misses = 40. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 21. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 67, DATA misses = 65. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 69, DATA misses = 51. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 61, DATA misses = 51. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 36. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 52, DATA misses = 21. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 39, DATA misses = 21. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 65, DATA misses = 49. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 34, DATA misses = 42. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 74, DATA misses = 66. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 23. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 25, DATA misses = 12. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 31. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 28, DATA misses = 31. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 59, DATA misses = 44. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 62, DATA misses = 53. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 50, DATA misses = 60. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 51, DATA misses = 44. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 18, DATA misses = 24. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 50, DATA misses = 48. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 46, DATA misses = 56. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 34, DATA misses = 37. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 45, DATA misses = 61. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 75, DATA misses = 87. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 36, DATA misses = 36. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 51, DATA misses = 80. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 57, DATA misses = 43. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 29, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 53, DATA misses = 50. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 56. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 37, DATA misses = 59. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 23. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 52, DATA misses = 34. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 73, DATA misses = 27. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 69, DATA misses = 65. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 52, DATA misses = 47. Winner = DATA
Heartbeat CPU 0 instructions: 60000001 cycles: 50726681 heartbeat IPC: 0.6256 cumulative IPC: 0.6561 (Simulation time: 00 hr 05 min 38 sec)
[DUEL] Epoch ended. INSTR misses = 39, DATA misses = 42. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 32. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 49, DATA misses = 46. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 83, DATA misses = 76. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 58, DATA misses = 47. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 62, DATA misses = 75. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 41, DATA misses = 22. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 59, DATA misses = 81. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 17, DATA misses = 23. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 40, DATA misses = 53. Winner = INSTR
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_23.champsimtrace.xz")
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 24. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 18, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 25, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 9, DATA misses = 24. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 12, DATA misses = 37. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 10, DATA misses = 29. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 20, DATA misses = 22. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 38, DATA misses = 36. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 19, DATA misses = 31. Winner = INSTR
[cpu0_PTW_MSHR] entry:   0 address: 0x14a7400 v_addr: 0x1338b400 translation_level: 0 event_cycle: 18446744073709551615

DRAM Channel 0
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 empty
[RQ] entry:  49 empty
[RQ] entry:  50 empty
[RQ] entry:  51 empty
[RQ] entry:  52 empty
[RQ] entry:  53 empty
[RQ] entry:  54 empty
[RQ] entry:  55 empty
[RQ] entry:  56 empty
[RQ] entry:  57 empty
[RQ] entry:  58 empty
[RQ] entry:  59 empty
[RQ] entry:  60 empty
[RQ] entry:  61 empty
[RQ] entry:  62 empty
[RQ] entry:  63 empty

[WQ] entry:   0 empty
[WQ] entry:   1 empty
[WQ] entry:   2 empty
[WQ] entry:   3 empty
[WQ] entry:   4 empty
[WQ] entry:   5 empty
[WQ] entry:   6 empty
[WQ] entry:   7 empty
[WQ] entry:   8 empty
[WQ] entry:   9 empty
[WQ] entry:  10 empty
[WQ] entry:  11 empty
[WQ] entry:  12 empty
[WQ] entry:  13 empty
[WQ] entry:  14 empty
[WQ] entry:  15 empty
[WQ] entry:  16 empty
[WQ] entry:  17 empty
[WQ] entry:  18 empty
[WQ] entry:  19 empty
[WQ] entry:  20 empty
[WQ] entry:  21 empty
[WQ] entry:  22 empty
[WQ] entry:  23 empty
[WQ] entry:  24 empty
[WQ] entry:  25 empty
[WQ] entry:  26 empty
[WQ] entry:  27 empty
[WQ] entry:  28 empty
[WQ] entry:  29 empty
[WQ] entry:  30 empty
[WQ] entry:  31 empty
[WQ] entry:  32 empty
[WQ] entry:  33 empty
[WQ] entry:  34 empty
[WQ] entry:  35 empty
[WQ] entry:  36 empty
[WQ] entry:  37 empty
[WQ] entry:  38 empty
[WQ] entry:  39 empty
[WQ] entry:  40 empty
[WQ] entry:  41 empty
[WQ] entry:  42 empty
[WQ] entry:  43 empty
[WQ] entry:  44 empty
[WQ] entry:  45 empty
[WQ] entry:  46 empty
[WQ] entry:  47 empty
[WQ] entry:  48 empty
[WQ] entry:  49 empty
[WQ] entry:  50 empty
[WQ] entry:  51 empty
[WQ] entry:  52 empty
[WQ] entry:  53 empty
[WQ] entry:  54 empty
[WQ] entry:  55 empty
[WQ] entry:  56 empty
[WQ] entry:  57 empty
[WQ] entry:  58 empty
[WQ] entry:  59 empty
[WQ] entry:  60 empty
[WQ] entry:  61 empty
[WQ] entry:  62 empty
[WQ] entry:  63 empty

DRAM Channel 1
[RQ] entry:   0 empty
[RQ] entry:   1 empty
[RQ] entry:   2 empty
[RQ] entry:   3 empty
[RQ] entry:   4 empty
[RQ] entry:   5 empty
[RQ] entry:   6 empty
[RQ] entry:   7 empty
[RQ] entry:   8 empty
[RQ] entry:   9 empty
[RQ] entry:  10 empty
[RQ] entry:  11 empty
[RQ] entry:  12 empty
[RQ] entry:  13 empty
[RQ] entry:  14 empty
[RQ] entry:  15 empty
[RQ] entry:  16 empty
[RQ] entry:  17 empty
[RQ] entry:  18 empty
[RQ] entry:  19 empty
[RQ] entry:  20 empty
[RQ] entry:  21 empty
[RQ] entry:  22 empty
[RQ] entry:  23 empty
[RQ] entry:  24 empty
[RQ] entry:  25 empty
[RQ] entry:  26 empty
[RQ] entry:  27 empty
[RQ] entry:  28 empty
[RQ] entry:  29 empty
[RQ] entry:  30 empty
[RQ] entry:  31 empty
[RQ] entry:  32 empty
[RQ] entry:  33 empty
[RQ] entry:  34 empty
[RQ] entry:  35 empty
[RQ] entry:  36 empty
[RQ] entry:  37 empty
[RQ] entry:  38 empty
[RQ] entry:  39 empty
[RQ] entry:  40 empty
[RQ] entry:  41 empty
[RQ] entry:  42 empty
[RQ] entry:  43 empty
[RQ] entry:  44 empty
[RQ] entry:  45 empty
[RQ] entry:  46 empty
[RQ] entry:  47 empty
[RQ] entry:  48 empty
[RQ] entry:  49 empty
[RQ] entry:  50 empty
[RQ] entry:  51 empty
[RQ] entry:  52 empty
[RQ] entry:  53 empty
[RQ] entry:  54 empty
[RQ] entry:  55 empty
[RQ] entry:  56 empty
[RQ] entry:  57 empty
[RQ] entry:  58 empty
[RQ] entry:  59 empty
[RQ] entry:  60 empty
[RQ] entry:  61 empty
[RQ] entry:  62 empty
[RQ] entry:  63 empty

[WQ] entry:   0 empty
[WQ] entry:   1 empty
[WQ] entry:   2 empty
[WQ] entry:   3 empty
[WQ] entry:   4 empty
[WQ] entry:   5 empty
[WQ] entry:   6 empty
[WQ] entry:   7 empty
[WQ] entry:   8 empty
[WQ] entry:   9 empty
[WQ] entry:  10 empty
[WQ] entry:  11 empty
[WQ] entry:  12 empty
[WQ] entry:  13 empty
[WQ] entry:  14 empty
[WQ] entry:  15 empty
[WQ] entry:  16 empty
[WQ] entry:  17 empty
[WQ] entry:  18 empty
[WQ] entry:  19 empty
[WQ] entry:  20 empty
[WQ] entry:  21 empty
[WQ] entry:  22 empty
[WQ] entry:  23 empty
[WQ] entry:  24 empty
[WQ] entry:  25 empty
[WQ] entry:  26 empty
[WQ] entry:  27 empty
[WQ] entry:  28 empty
[WQ] entry:  29 empty
[WQ] entry:  30 empty
[WQ] entry:  31 empty
[WQ] entry:  32 empty
[WQ] entry:  33 empty
[WQ] entry:  34 empty
[WQ] entry:  35 empty
[WQ] entry:  36 empty
[WQ] entry:  37 empty
[WQ] entry:  38 empty
[WQ] entry:  39 empty
[WQ] entry:  40 empty
[WQ] entry:  41 empty
[WQ] entry:  42 empty
[WQ] entry:  43 empty
[WQ] entry:  44 empty
[WQ] entry:  45 empty
[WQ] entry:  46 empty
[WQ] entry:  47 empty
[WQ] entry:  48 empty
[WQ] entry:  49 empty
[WQ] entry:  50 empty
[WQ] entry:  51 empty
[WQ] entry:  52 empty
[WQ] entry:  53 empty
[WQ] entry:  54 empty
[WQ] entry:  55 empty
[WQ] entry:  56 empty
[WQ] entry:  57 empty
[WQ] entry:  58 empty
[WQ] entry:  59 empty
[WQ] entry:  60 empty
[WQ] entry:  61 empty
[WQ] entry:  62 empty
[WQ] entry:  63 empty

DEADLOCK! CPU 0 cycle 58104579
cpu0_IFETCH empty

cpu0_DECODE empty

cpu0_DISPATCH empty

[cpu0_ROB] entry:   0 instr_id: 65041384 fetched: 2 scheduled: 2 executed: 1 num_reg_dependent: 0 num_mem_ops: 1 event: 58100154
[cpu0_ROB] entry:   1 instr_id: 65041385 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100148
[cpu0_ROB] entry:   2 instr_id: 65041386 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100148
[cpu0_ROB] entry:   3 instr_id: 65041387 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100149
[cpu0_ROB] entry:   4 instr_id: 65041388 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100149
[cpu0_ROB] entry:   5 instr_id: 65041389 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:   6 instr_id: 65041390 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100149
[cpu0_ROB] entry:   7 instr_id: 65041391 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100149
[cpu0_ROB] entry:   8 instr_id: 65041392 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100149
[cpu0_ROB] entry:   9 instr_id: 65041393 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100150
[cpu0_ROB] entry:  10 instr_id: 65041394 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100150
[cpu0_ROB] entry:  11 instr_id: 65041395 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100150
[cpu0_ROB] entry:  12 instr_id: 65041396 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100150
[cpu0_ROB] entry:  13 instr_id: 65041397 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100150
[cpu0_ROB] entry:  14 instr_id: 65041398 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  15 instr_id: 65041399 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  16 instr_id: 65041400 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100151
[cpu0_ROB] entry:  17 instr_id: 65041401 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100151
[cpu0_ROB] entry:  18 instr_id: 65041402 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100151
[cpu0_ROB] entry:  19 instr_id: 65041403 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  20 instr_id: 65041404 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  21 instr_id: 65041405 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  22 instr_id: 65041406 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  23 instr_id: 65041407 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  24 instr_id: 65041408 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100153
[cpu0_ROB] entry:  25 instr_id: 65041409 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100154
[cpu0_ROB] entry:  26 instr_id: 65041410 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100152
[cpu0_ROB] entry:  27 instr_id: 65041411 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100153
[cpu0_ROB] entry:  28 instr_id: 65041412 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100153
[cpu0_ROB] entry:  29 instr_id: 65041413 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100154
[cpu0_ROB] entry:  30 instr_id: 65041414 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100154
[cpu0_ROB] entry:  31 instr_id: 65041415 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  32 instr_id: 65041416 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100153
[cpu0_ROB] entry:  33 instr_id: 65041417 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100154
[cpu0_ROB] entry:  34 instr_id: 65041418 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  35 instr_id: 65041419 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  36 instr_id: 65041420 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  37 instr_id: 65041421 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100154
[cpu0_ROB] entry:  38 instr_id: 65041422 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100154
[cpu0_ROB] entry:  39 instr_id: 65041423 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  40 instr_id: 65041424 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  41 instr_id: 65041425 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  42 instr_id: 65041426 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  43 instr_id: 65041427 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100156
[cpu0_ROB] entry:  44 instr_id: 65041428 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100155
[cpu0_ROB] entry:  45 instr_id: 65041429 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100157
[cpu0_ROB] entry:  46 instr_id: 65041430 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100157
[cpu0_ROB] entry:  47 instr_id: 65041431 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100157
[cpu0_ROB] entry:  48 instr_id: 65041432 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100157
[cpu0_ROB] entry:  49 instr_id: 65041433 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100157
[cpu0_ROB] entry:  50 instr_id: 65041434 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100157
[cpu0_ROB] entry:  51 instr_id: 65041435 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100158
[cpu0_ROB] entry:  52 instr_id: 65041436 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100158
[cpu0_ROB] entry:  53 instr_id: 65041437 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100158
[cpu0_ROB] entry:  54 instr_id: 65041438 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100158
[cpu0_ROB] entry:  55 instr_id: 65041439 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100159
[cpu0_ROB] entry:  56 instr_id: 65041440 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100158
[cpu0_ROB] entry:  57 instr_id: 65041441 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100159
[cpu0_ROB] entry:  58 instr_id: 65041442 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100159
[cpu0_ROB] entry:  59 instr_id: 65041443 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100160
[cpu0_ROB] entry:  60 instr_id: 65041444 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100347
[cpu0_ROB] entry:  61 instr_id: 65041445 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100159
[cpu0_ROB] entry:  62 instr_id: 65041446 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100159
[cpu0_ROB] entry:  63 instr_id: 65041447 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100160
[cpu0_ROB] entry:  64 instr_id: 65041448 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100159
[cpu0_ROB] entry:  65 instr_id: 65041449 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100348
[cpu0_ROB] entry:  66 instr_id: 65041450 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100160
[cpu0_ROB] entry:  67 instr_id: 65041451 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100161
[cpu0_ROB] entry:  68 instr_id: 65041452 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100159
[cpu0_ROB] entry:  69 instr_id: 65041453 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100160
[cpu0_ROB] entry:  70 instr_id: 65041454 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100160
[cpu0_ROB] entry:  71 instr_id: 65041455 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100161
[cpu0_ROB] entry:  72 instr_id: 65041456 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100161
[cpu0_ROB] entry:  73 instr_id: 65041457 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  74 instr_id: 65041458 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100160
[cpu0_ROB] entry:  75 instr_id: 65041459 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  76 instr_id: 65041460 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  77 instr_id: 65041461 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  78 instr_id: 65041462 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  79 instr_id: 65041463 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100161
[cpu0_ROB] entry:  80 instr_id: 65041464 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100161
[cpu0_ROB] entry:  81 instr_id: 65041465 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  82 instr_id: 65041466 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  83 instr_id: 65041467 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  84 instr_id: 65041468 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  85 instr_id: 65041469 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100163
[cpu0_ROB] entry:  86 instr_id: 65041470 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100162
[cpu0_ROB] entry:  87 instr_id: 65041471 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100164
[cpu0_ROB] entry:  88 instr_id: 65041472 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100164
[cpu0_ROB] entry:  89 instr_id: 65041473 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100164
[cpu0_ROB] entry:  90 instr_id: 65041474 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100164
[cpu0_ROB] entry:  91 instr_id: 65041475 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100164
[cpu0_ROB] entry:  92 instr_id: 65041476 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100164
[cpu0_ROB] entry:  93 instr_id: 65041477 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100165
[cpu0_ROB] entry:  94 instr_id: 65041478 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100165
[cpu0_ROB] entry:  95 instr_id: 65041479 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100165
[cpu0_ROB] entry:  96 instr_id: 65041480 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100165
[cpu0_ROB] entry:  97 instr_id: 65041481 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100166
[cpu0_ROB] entry:  98 instr_id: 65041482 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100165
[cpu0_ROB] entry:  99 instr_id: 65041483 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100166
[cpu0_ROB] entry: 100 instr_id: 65041484 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100166
[cpu0_ROB] entry: 101 instr_id: 65041485 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100167
[cpu0_ROB] entry: 102 instr_id: 65041486 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100347
[cpu0_ROB] entry: 103 instr_id: 65041487 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100166
[cpu0_ROB] entry: 104 instr_id: 65041488 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100166
[cpu0_ROB] entry: 105 instr_id: 65041489 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100167
[cpu0_ROB] entry: 106 instr_id: 65041490 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100166
[cpu0_ROB] entry: 107 instr_id: 65041491 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100348
[cpu0_ROB] entry: 108 instr_id: 65041492 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100167
[cpu0_ROB] entry: 109 instr_id: 65041493 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100168
[cpu0_ROB] entry: 110 instr_id: 65041494 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100166
[cpu0_ROB] entry: 111 instr_id: 65041495 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100167
[cpu0_ROB] entry: 112 instr_id: 65041496 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100167
[cpu0_ROB] entry: 113 instr_id: 65041497 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100168
[cpu0_ROB] entry: 114 instr_id: 65041498 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100168
[cpu0_ROB] entry: 115 instr_id: 65041499 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 116 instr_id: 65041500 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100167
[cpu0_ROB] entry: 117 instr_id: 65041501 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 118 instr_id: 65041502 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 119 instr_id: 65041503 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 120 instr_id: 65041504 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 121 instr_id: 65041505 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100168
[cpu0_ROB] entry: 122 instr_id: 65041506 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100168
[cpu0_ROB] entry: 123 instr_id: 65041507 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 124 instr_id: 65041508 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 125 instr_id: 65041509 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 126 instr_id: 65041510 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 127 instr_id: 65041511 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100170
[cpu0_ROB] entry: 128 instr_id: 65041512 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100169
[cpu0_ROB] entry: 129 instr_id: 65041513 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100171
[cpu0_ROB] entry: 130 instr_id: 65041514 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100171
[cpu0_ROB] entry: 131 instr_id: 65041515 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100171
[cpu0_ROB] entry: 132 instr_id: 65041516 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100171
[cpu0_ROB] entry: 133 instr_id: 65041517 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100171
[cpu0_ROB] entry: 134 instr_id: 65041518 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100171
[cpu0_ROB] entry: 135 instr_id: 65041519 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100172
[cpu0_ROB] entry: 136 instr_id: 65041520 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100172
[cpu0_ROB] entry: 137 instr_id: 65041521 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100172
[cpu0_ROB] entry: 138 instr_id: 65041522 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100172
[cpu0_ROB] entry: 139 instr_id: 65041523 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100173
[cpu0_ROB] entry: 140 instr_id: 65041524 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100172
[cpu0_ROB] entry: 141 instr_id: 65041525 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100173
[cpu0_ROB] entry: 142 instr_id: 65041526 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 143 instr_id: 65041527 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100173
[cpu0_ROB] entry: 144 instr_id: 65041528 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100173
[cpu0_ROB] entry: 145 instr_id: 65041529 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100173
[cpu0_ROB] entry: 146 instr_id: 65041530 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 147 instr_id: 65041531 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100175
[cpu0_ROB] entry: 148 instr_id: 65041532 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100504
[cpu0_ROB] entry: 149 instr_id: 65041533 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 150 instr_id: 65041534 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 151 instr_id: 65041535 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 152 instr_id: 65041536 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 153 instr_id: 65041537 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100505
[cpu0_ROB] entry: 154 instr_id: 65041538 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100175
[cpu0_ROB] entry: 155 instr_id: 65041539 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100176
[cpu0_ROB] entry: 156 instr_id: 65041540 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 157 instr_id: 65041541 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100174
[cpu0_ROB] entry: 158 instr_id: 65041542 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100176
[cpu0_ROB] entry: 159 instr_id: 65041543 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100176
[cpu0_ROB] entry: 160 instr_id: 65041544 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100176
[cpu0_ROB] entry: 161 instr_id: 65041545 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100177
[cpu0_ROB] entry: 162 instr_id: 65041546 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100176
[cpu0_ROB] entry: 163 instr_id: 65041547 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100176
[cpu0_ROB] entry: 164 instr_id: 65041548 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100177
[cpu0_ROB] entry: 165 instr_id: 65041549 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100177
[cpu0_ROB] entry: 166 instr_id: 65041550 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100177
[cpu0_ROB] entry: 167 instr_id: 65041551 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100178
[cpu0_ROB] entry: 168 instr_id: 65041552 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100179
[cpu0_ROB] entry: 169 instr_id: 65041553 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100180
[cpu0_ROB] entry: 170 instr_id: 65041554 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100192
[cpu0_ROB] entry: 171 instr_id: 65041555 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100193
[cpu0_ROB] entry: 172 instr_id: 65041556 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100506
[cpu0_ROB] entry: 173 instr_id: 65041557 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100178
[cpu0_ROB] entry: 174 instr_id: 65041558 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100180
[cpu0_ROB] entry: 175 instr_id: 65041559 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100178
[cpu0_ROB] entry: 176 instr_id: 65041560 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100178
[cpu0_ROB] entry: 177 instr_id: 65041561 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100179
[cpu0_ROB] entry: 178 instr_id: 65041562 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100179
[cpu0_ROB] entry: 179 instr_id: 65041563 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100179
[cpu0_ROB] entry: 180 instr_id: 65041564 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100179
[cpu0_ROB] entry: 181 instr_id: 65041565 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100179
[cpu0_ROB] entry: 182 instr_id: 65041566 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100179
[cpu0_ROB] entry: 183 instr_id: 65041567 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100180
[cpu0_ROB] entry: 184 instr_id: 65041568 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100180
[cpu0_ROB] entry: 185 instr_id: 65041569 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 186 instr_id: 65041570 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100180
[cpu0_ROB] entry: 187 instr_id: 65041571 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100180
[cpu0_ROB] entry: 188 instr_id: 65041572 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 189 instr_id: 65041573 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 190 instr_id: 65041574 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100504
[cpu0_ROB] entry: 191 instr_id: 65041575 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 192 instr_id: 65041576 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 193 instr_id: 65041577 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100505
[cpu0_ROB] entry: 194 instr_id: 65041578 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 195 instr_id: 65041579 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 196 instr_id: 65041580 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 197 instr_id: 65041581 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 198 instr_id: 65041582 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 199 instr_id: 65041583 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100181
[cpu0_ROB] entry: 200 instr_id: 65041584 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 201 instr_id: 65041585 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 202 instr_id: 65041586 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 203 instr_id: 65041587 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 204 instr_id: 65041588 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 205 instr_id: 65041589 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100182
[cpu0_ROB] entry: 206 instr_id: 65041590 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100183
[cpu0_ROB] entry: 207 instr_id: 65041591 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100184
[cpu0_ROB] entry: 208 instr_id: 65041592 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100183
[cpu0_ROB] entry: 209 instr_id: 65041593 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100183
[cpu0_ROB] entry: 210 instr_id: 65041594 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100183
[cpu0_ROB] entry: 211 instr_id: 65041595 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100184
[cpu0_ROB] entry: 212 instr_id: 65041596 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100184
[cpu0_ROB] entry: 213 instr_id: 65041597 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100184
[cpu0_ROB] entry: 214 instr_id: 65041598 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100184
[cpu0_ROB] entry: 215 instr_id: 65041599 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100184
[cpu0_ROB] entry: 216 instr_id: 65041600 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100185
[cpu0_ROB] entry: 217 instr_id: 65041601 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100186
[cpu0_ROB] entry: 218 instr_id: 65041602 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100184
[cpu0_ROB] entry: 219 instr_id: 65041603 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100185
[cpu0_ROB] entry: 220 instr_id: 65041604 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100185
[cpu0_ROB] entry: 221 instr_id: 65041605 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100186
[cpu0_ROB] entry: 222 instr_id: 65041606 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100186
[cpu0_ROB] entry: 223 instr_id: 65041607 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100187
[cpu0_ROB] entry: 224 instr_id: 65041608 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100185
[cpu0_ROB] entry: 225 instr_id: 65041609 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100186
[cpu0_ROB] entry: 226 instr_id: 65041610 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100187
[cpu0_ROB] entry: 227 instr_id: 65041611 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100187
[cpu0_ROB] entry: 228 instr_id: 65041612 fetched: 2 scheduled: 2 executed: 2 num_reg_dependent: 0 num_mem_ops: 0 event: 58100187
[cpu0_ROB] entry: 229 instr_id: 65041613 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100186
[cpu0_ROB] entry: 230 instr_id: 65041614 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100186
[cpu0_ROB] entry: 231 instr_id: 65041615 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100187
[cpu0_ROB] entry: 232 instr_id: 65041616 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100187
[cpu0_ROB] entry: 233 instr_id: 65041617 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 1 num_mem_ops: 0 event: 58100187
[cpu0_ROB] entry: 234 instr_id: 65041618 fetched: 2 scheduled: 2 executed: 0 num_reg_dependent: 2 num_mem_ops: 0 event: 58100187

[cpu0_LQ] entry:   0 empty
[cpu0_LQ] entry:   1 empty
[cpu0_LQ] entry:   2 empty
[cpu0_LQ] entry:   3 empty
[cpu0_LQ] entry:   4 empty
[cpu0_LQ] entry:   5 empty
[cpu0_LQ] entry:   6 empty
[cpu0_LQ] entry:   7 empty
[cpu0_LQ] entry:   8 empty
[cpu0_LQ] entry:   9 empty
[cpu0_LQ] entry:  10 empty
[cpu0_LQ] entry:  11 empty
[cpu0_LQ] entry:  12 empty
[cpu0_LQ] entry:  13 instr_id: 65041384 address: 0x1338b400 fetch_issued: true event_cycle: 58100154 waits on -
[cpu0_LQ] entry:  14 empty
[cpu0_LQ] entry:  15 empty
[cpu0_LQ] entry:  16 empty
[cpu0_LQ] entry:  17 empty
[cpu0_LQ] entry:  18 empty
[cpu0_LQ] entry:  19 empty
[cpu0_LQ] entry:  20 empty
[cpu0_LQ] entry:  21 empty
[cpu0_LQ] entry:  22 empty
[cpu0_LQ] entry:  23 empty
[cpu0_LQ] entry:  24 empty
[cpu0_LQ] entry:  25 empty
[cpu0_LQ] entry:  26 empty
[cpu0_LQ] entry:  27 empty
[cpu0_LQ] entry:  28 empty
[cpu0_LQ] entry:  29 empty
[cpu0_LQ] entry:  30 empty
[cpu0_LQ] entry:  31 empty
[cpu0_LQ] entry:  32 empty
[cpu0_LQ] entry:  33 empty
[cpu0_LQ] entry:  34 empty
[cpu0_LQ] entry:  35 empty
[cpu0_LQ] entry:  36 empty
[cpu0_LQ] entry:  37 empty
[cpu0_LQ] entry:  38 empty
[cpu0_LQ] entry:  39 empty
[cpu0_LQ] entry:  40 empty
[cpu0_LQ] entry:  41 empty
[cpu0_LQ] entry:  42 empty
[cpu0_LQ] entry:  43 empty
[cpu0_LQ] entry:  44 empty
[cpu0_LQ] entry:  45 empty
[cpu0_LQ] entry:  46 empty
[cpu0_LQ] entry:  47 empty
[cpu0_LQ] entry:  48 empty
[cpu0_LQ] entry:  49 empty
[cpu0_LQ] entry:  50 empty
[cpu0_LQ] entry:  51 empty
[cpu0_LQ] entry:  52 empty
[cpu0_LQ] entry:  53 empty
[cpu0_LQ] entry:  54 empty
[cpu0_LQ] entry:  55 empty
[cpu0_LQ] entry:  56 empty
[cpu0_LQ] entry:  57 empty
[cpu0_LQ] entry:  58 empty
[cpu0_LQ] entry:  59 empty
[cpu0_LQ] entry:  60 empty
[cpu0_LQ] entry:  61 empty
[cpu0_LQ] entry:  62 empty
[cpu0_LQ] entry:  63 empty
[cpu0_LQ] entry:  64 empty
[cpu0_LQ] entry:  65 empty
[cpu0_LQ] entry:  66 empty
[cpu0_LQ] entry:  67 empty
[cpu0_LQ] entry:  68 empty
[cpu0_LQ] entry:  69 empty
[cpu0_LQ] entry:  70 empty
[cpu0_LQ] entry:  71 empty
[cpu0_LQ] entry:  72 empty
[cpu0_LQ] entry:  73 empty
[cpu0_LQ] entry:  74 empty
[cpu0_LQ] entry:  75 empty
[cpu0_LQ] entry:  76 empty
[cpu0_LQ] entry:  77 empty
[cpu0_LQ] entry:  78 empty
[cpu0_LQ] entry:  79 empty
[cpu0_LQ] entry:  80 empty
[cpu0_LQ] entry:  81 empty
[cpu0_LQ] entry:  82 empty
[cpu0_LQ] entry:  83 empty
[cpu0_LQ] entry:  84 empty
[cpu0_LQ] entry:  85 empty
[cpu0_LQ] entry:  86 empty
[cpu0_LQ] entry:  87 empty
[cpu0_LQ] entry:  88 empty
[cpu0_LQ] entry:  89 empty
[cpu0_LQ] entry:  90 empty
[cpu0_LQ] entry:  91 empty
[cpu0_LQ] entry:  92 empty
[cpu0_LQ] entry:  93 empty
[cpu0_LQ] entry:  94 empty
[cpu0_LQ] entry:  95 empty
[cpu0_LQ] entry:  96 empty
[cpu0_LQ] entry:  97 empty
[cpu0_LQ] entry:  98 empty
[cpu0_LQ] entry:  99 empty
[cpu0_LQ] entry: 100 empty
[cpu0_LQ] entry: 101 empty
[cpu0_LQ] entry: 102 empty
[cpu0_LQ] entry: 103 empty
[cpu0_LQ] entry: 104 empty
[cpu0_LQ] entry: 105 empty
[cpu0_LQ] entry: 106 empty
[cpu0_LQ] entry: 107 empty
[cpu0_LQ] entry: 108 empty
[cpu0_LQ] entry: 109 empty
[cpu0_LQ] entry: 110 empty
[cpu0_LQ] entry: 111 empty
[cpu0_LQ] entry: 112 empty
[cpu0_LQ] entry: 113 empty
[cpu0_LQ] entry: 114 empty
[cpu0_LQ] entry: 115 empty
[cpu0_LQ] entry: 116 empty
[cpu0_LQ] entry: 117 empty
[cpu0_LQ] entry: 118 empty
[cpu0_LQ] entry: 119 empty
[cpu0_LQ] entry: 120 empty
[cpu0_LQ] entry: 121 empty
[cpu0_LQ] entry: 122 empty
[cpu0_LQ] entry: 123 empty
[cpu0_LQ] entry: 124 empty
[cpu0_LQ] entry: 125 empty
[cpu0_LQ] entry: 126 empty
[cpu0_LQ] entry: 127 empty
[cpu0_LQ] entry: 128 empty
[cpu0_LQ] entry: 129 empty
[cpu0_LQ] entry: 130 empty
[cpu0_LQ] entry: 131 empty
[cpu0_LQ] entry: 132 empty
[cpu0_LQ] entry: 133 empty
[cpu0_LQ] entry: 134 empty
[cpu0_LQ] entry: 135 empty
[cpu0_LQ] entry: 136 empty
[cpu0_LQ] entry: 137 empty
[cpu0_LQ] entry: 138 empty
[cpu0_LQ] entry: 139 empty
[cpu0_LQ] entry: 140 empty
[cpu0_LQ] entry: 141 empty
[cpu0_LQ] entry: 142 empty
[cpu0_LQ] entry: 143 empty
[cpu0_LQ] entry: 144 empty
[cpu0_LQ] entry: 145 empty
[cpu0_LQ] entry: 146 empty
[cpu0_LQ] entry: 147 empty
[cpu0_LQ] entry: 148 empty
[cpu0_LQ] entry: 149 empty
[cpu0_LQ] entry: 150 empty
[cpu0_LQ] entry: 151 empty
[cpu0_LQ] entry: 152 empty
[cpu0_LQ] entry: 153 empty
[cpu0_LQ] entry: 154 empty
[cpu0_LQ] entry: 155 empty
[cpu0_LQ] entry: 156 empty
[cpu0_LQ] entry: 157 empty
[cpu0_LQ] entry: 158 empty
[cpu0_LQ] entry: 159 empty
[cpu0_LQ] entry: 160 empty
[cpu0_LQ] entry: 161 empty
[cpu0_LQ] entry: 162 empty
[cpu0_LQ] entry: 163 empty
[cpu0_LQ] entry: 164 empty
[cpu0_LQ] entry: 165 empty
[cpu0_LQ] entry: 166 empty
[cpu0_LQ] entry: 167 empty
[cpu0_LQ] entry: 168 empty
[cpu0_LQ] entry: 169 empty
[cpu0_LQ] entry: 170 empty
[cpu0_LQ] entry: 171 empty
[cpu0_LQ] entry: 172 empty
[cpu0_LQ] entry: 173 empty
[cpu0_LQ] entry: 174 empty
[cpu0_LQ] entry: 175 empty
[cpu0_LQ] entry: 176 empty
[cpu0_LQ] entry: 177 empty
[cpu0_LQ] entry: 178 empty
[cpu0_LQ] entry: 179 empty
[cpu0_LQ] entry: 180 empty
[cpu0_LQ] entry: 181 empty
[cpu0_LQ] entry: 182 empty
[cpu0_LQ] entry: 183 empty
[cpu0_LQ] entry: 184 empty
[cpu0_LQ] entry: 185 empty
[cpu0_LQ] entry: 186 empty
[cpu0_LQ] entry: 187 empty
[cpu0_LQ] entry: 188 empty
[cpu0_LQ] entry: 189 empty
[cpu0_LQ] entry: 190 empty
[cpu0_LQ] entry: 191 empty

[cpu0_SQ] entry:   0 instr_id: 65041409 address: 0xffffffffe780 fetch_issued: true event_cycle: 58100154 LQ waiting: []
[cpu0_SQ] entry:   1 instr_id: 65041410 address: 0xffffffffe790 fetch_issued: true event_cycle: 58100150 LQ waiting: []
[cpu0_SQ] entry:   2 instr_id: 65041411 address: 0xffffffffe7a0 fetch_issued: true event_cycle: 58100151 LQ waiting: []
[cpu0_SQ] entry:   3 instr_id: 65041412 address: 0xffffffffe7b0 fetch_issued: true event_cycle: 58100151 LQ waiting: []
[cpu0_SQ] entry:   4 instr_id: 65041413 address: 0xffffffffe7c0 fetch_issued: true event_cycle: 58100154 LQ waiting: []
[cpu0_SQ] entry:   5 instr_id: 65041428 address: 0x15576c0 fetch_issued: true event_cycle: 58100153 LQ waiting: []
[cpu0_SQ] entry:   6 instr_id: 65041451 address: 0xffffffffe780 fetch_issued: true event_cycle: 58100161 LQ waiting: []
[cpu0_SQ] entry:   7 instr_id: 65041452 address: 0xffffffffe790 fetch_issued: true event_cycle: 58100157 LQ waiting: []
[cpu0_SQ] entry:   8 instr_id: 65041453 address: 0xffffffffe7a0 fetch_issued: true event_cycle: 58100158 LQ waiting: []
[cpu0_SQ] entry:   9 instr_id: 65041454 address: 0xffffffffe7b0 fetch_issued: true event_cycle: 58100158 LQ waiting: []
[cpu0_SQ] entry:  10 instr_id: 65041455 address: 0xffffffffe7c0 fetch_issued: true event_cycle: 58100161 LQ waiting: []
[cpu0_SQ] entry:  11 instr_id: 65041470 address: 0x15576c8 fetch_issued: true event_cycle: 58100160 LQ waiting: []
[cpu0_SQ] entry:  12 instr_id: 65041493 address: 0xffffffffe780 fetch_issued: true event_cycle: 58100168 LQ waiting: []
[cpu0_SQ] entry:  13 instr_id: 65041494 address: 0xffffffffe790 fetch_issued: true event_cycle: 58100164 LQ waiting: []
[cpu0_SQ] entry:  14 instr_id: 65041495 address: 0xffffffffe7a0 fetch_issued: true event_cycle: 58100165 LQ waiting: []
[cpu0_SQ] entry:  15 instr_id: 65041496 address: 0xffffffffe7b0 fetch_issued: true event_cycle: 58100165 LQ waiting: []
[cpu0_SQ] entry:  16 instr_id: 65041497 address: 0xffffffffe7c0 fetch_issued: true event_cycle: 58100168 LQ waiting: []
[cpu0_SQ] entry:  17 instr_id: 65041512 address: 0x15576d0 fetch_issued: true event_cycle: 58100167 LQ waiting: []
[cpu0_SQ] entry:  18 instr_id: 65041539 address: 0xffffffffe780 fetch_issued: true event_cycle: 58100176 LQ waiting: []
[cpu0_SQ] entry:  19 instr_id: 65041540 address: 0xffffffffe790 fetch_issued: true event_cycle: 58100172 LQ waiting: []
[cpu0_SQ] entry:  20 instr_id: 65041541 address: 0xffffffffe7a0 fetch_issued: true event_cycle: 58100173 LQ waiting: []
[cpu0_SQ] entry:  21 instr_id: 65041542 address: 0xffffffffe7b0 fetch_issued: true event_cycle: 58100176 LQ waiting: []
[cpu0_SQ] entry:  22 instr_id: 65041543 address: 0xffffffffe7c0 fetch_issued: true event_cycle: 58100176 LQ waiting: []
[cpu0_SQ] entry:  23 instr_id: 65041558 address: 0x155b6c0 fetch_issued: true event_cycle: 58100180 LQ waiting: []
[cpu0_SQ] entry:  24 instr_id: 65041601 address: 0xffffffffe780 fetch_issued: true event_cycle: 58100186 LQ waiting: []
[cpu0_SQ] entry:  25 instr_id: 65041602 address: 0xffffffffe790 fetch_issued: true event_cycle: 58100182 LQ waiting: []
[cpu0_SQ] entry:  26 instr_id: 65041603 address: 0xffffffffe7a0 fetch_issued: true event_cycle: 58100183 LQ waiting: []
[cpu0_SQ] entry:  27 instr_id: 65041604 address: 0xffffffffe7b0 fetch_issued: true event_cycle: 58100183 LQ waiting: []
[cpu0_SQ] entry:  28 instr_id: 65041605 address: 0xffffffffe7c0 fetch_issued: true event_cycle: 58100186 LQ waiting: []

LLC_MSHR empty

LLC_tags empty

LLC_translation empty

LLC_RQ empty

LLC_WQ empty

LLC_PQ empty

[cpu0_DTLB_MSHR] entry:   0 instr_i