Loading plugins phase: Elapsed time ==> 0s.420ms
Initializing data phase: Elapsed time ==> 1s.835ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -d CY8C5868AXI-LP032 -s C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.712ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BotPsoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -dcpsoc3 BotPsoc.v -verilog
======================================================================

======================================================================
Compiling:  BotPsoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -dcpsoc3 BotPsoc.v -verilog
======================================================================

======================================================================
Compiling:  BotPsoc.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -dcpsoc3 -verilog BotPsoc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jan 08 15:56:05 2014


======================================================================
Compiling:  BotPsoc.v
Program  :   vpp
Options  :    -yv2 -q10 BotPsoc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jan 08 15:56:05 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BotPsoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BotPsoc.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -dcpsoc3 -verilog BotPsoc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jan 08 15:56:05 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\codegentemp\BotPsoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\codegentemp\BotPsoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  BotPsoc.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -dcpsoc3 -verilog BotPsoc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jan 08 15:56:06 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\codegentemp\BotPsoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\codegentemp\BotPsoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PiComs:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\
	\PiComs:BSPIS:es3:SPISlave:control_7\
	\PiComs:BSPIS:es3:SPISlave:control_6\
	\PiComs:BSPIS:es3:SPISlave:control_5\
	\PiComs:BSPIS:es3:SPISlave:control_4\
	\PiComs:BSPIS:es3:SPISlave:control_3\
	\PiComs:BSPIS:es3:SPISlave:control_2\
	\PiComs:BSPIS:es3:SPISlave:control_1\
	\PiComs:BSPIS:es3:SPISlave:control_0\
	\PiComs:Net_146\
	\PiComs:BSPIS:es3:SPISlave:dpcounter_zero\
	Net_74
	Net_404
	Net_401
	\LMotorPwm:Net_114\
	Net_457
	Net_454
	\RMotorPwm:Net_114\
	Net_464
	Net_465
	Net_466
	Net_467


Deleted 22 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Debug0_net_0
Aliasing tmpOE__Debug1_net_0 to tmpOE__Debug0_net_0
Aliasing Net_55 to zero
Aliasing \PiComs:BSPIS:es3:SPISlave:tx_status_5\ to zero
Aliasing \PiComs:BSPIS:es3:SPISlave:tx_status_4\ to zero
Aliasing \PiComs:BSPIS:es3:SPISlave:tx_status_3\ to zero
Aliasing \PiComs:BSPIS:es3:SPISlave:rx_status_2\ to zero
Aliasing \PiComs:BSPIS:es3:SPISlave:rx_status_1\ to zero
Aliasing \PiComs:BSPIS:es3:SPISlave:rx_status_0\ to zero
Aliasing \PiComs:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ to zero
Aliasing tmpOE__PiSPI_MOSI_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__PiSPI_SCLK_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__PiSPI_SS_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__PiSPI_MISO_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__Debug2_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__Debug3_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__Debug4_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__Debug5_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__Debug6_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__Debug7_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__RDV2_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__RDG2_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__RDV1_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__RDG1_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__LDV2_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__LDV1_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__LDG2_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__LDG1_net_0 to tmpOE__Debug0_net_0
Aliasing Net_399 to zero
Aliasing Net_406 to zero
Aliasing \LMotorPwm:Net_113\ to tmpOE__Debug0_net_0
Aliasing \RMotorPwm:Net_113\ to tmpOE__Debug0_net_0
Aliasing Net_420 to zero
Aliasing Net_427 to zero
Aliasing \MotorControlReg:clk\ to zero
Aliasing \MotorControlReg:rst\ to zero
Aliasing tmpOE__SerDrv_485Sel_net_0 to tmpOE__Debug0_net_0
Aliasing Net_486 to zero
Aliasing tmpOE__SerDrv_Enable_net_0 to tmpOE__Debug0_net_0
Aliasing Net_488 to tmpOE__Debug0_net_0
Aliasing tmpOE__SerDrv_RA_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__SerDrv_RB_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__SerDrv_DY_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__SerDrv_DZ_net_0 to tmpOE__Debug0_net_0
Aliasing Net_510 to zero
Aliasing tmpOE__PiUART_RXD_net_0 to tmpOE__Debug0_net_0
Aliasing tmpOE__PiUART_TXD_net_0 to tmpOE__Debug0_net_0
Removing Lhs of wire one[6] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__Debug1_net_0[9] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire Net_55[15] = zero[2]
Removing Rhs of wire \PiComs:BSPIS:es3:SPISlave:tx_load\[18] = \PiComs:BSPIS:es3:SPISlave:load\[19]
Removing Rhs of wire \PiComs:BSPIS:es3:SPISlave:tx_load\[18] = \PiComs:BSPIS:es3:SPISlave:dpcounter_one\[37]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:prc_clk_src\[26] = Net_47[27]
Removing Lhs of wire \PiComs:Net_81\[30] = Net_50[121]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:tx_status_2\[50] = \PiComs:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\[40]
Removing Rhs of wire \PiComs:BSPIS:es3:SPISlave:tx_status_1\[51] = \PiComs:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\[52]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:tx_status_6\[53] = \PiComs:BSPIS:es3:SPISlave:byte_complete\[20]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:rx_status_3\[56] = \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\[55]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:rx_status_5\[57] = \PiComs:BSPIS:es3:SPISlave:rx_buf_overrun\[23]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:rx_status_6\[58] = \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\[45]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:tx_status_5\[59] = zero[2]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:tx_status_4\[60] = zero[2]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:tx_status_3\[61] = zero[2]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:rx_status_2\[62] = zero[2]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:rx_status_1\[63] = zero[2]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:rx_status_0\[64] = zero[2]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:mosi_fin\[65] = \PiComs:Net_75\[66]
Removing Lhs of wire \PiComs:Net_75\[66] = Net_46[120]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\[92] = zero[2]
Removing Rhs of wire Net_49[123] = \PiComs:miso_wire\[46]
Removing Lhs of wire tmpOE__PiSPI_MOSI_net_0[127] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__PiSPI_SCLK_net_0[132] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__PiSPI_SS_net_0[137] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__PiSPI_MISO_net_0[142] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__Debug2_net_0[149] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__Debug3_net_0[155] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__Debug4_net_0[161] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__Debug5_net_0[167] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__Debug6_net_0[173] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__Debug7_net_0[179] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire \RMotorControlLUT:tmp__RMotorControlLUT_ins_2\[187] = Net_444[188]
Removing Rhs of wire Net_444[188] = \MotorControlReg:control_out_1\[316]
Removing Rhs of wire Net_444[188] = \MotorControlReg:control_1\[334]
Removing Lhs of wire \RMotorControlLUT:tmp__RMotorControlLUT_ins_1\[189] = Net_447[190]
Removing Rhs of wire Net_447[190] = \MotorControlReg:control_out_0\[315]
Removing Rhs of wire Net_447[190] = \MotorControlReg:control_0\[335]
Removing Lhs of wire \RMotorControlLUT:tmp__RMotorControlLUT_ins_0\[191] = Net_431[192]
Removing Rhs of wire Net_431[192] = \RMotorPwm:Net_57\[307]
Removing Rhs of wire Net_474[197] = \RMotorControlLUT:tmp__RMotorControlLUT_reg_3\[193]
Removing Rhs of wire Net_475[198] = \RMotorControlLUT:tmp__RMotorControlLUT_reg_2\[194]
Removing Rhs of wire Net_150[199] = \RMotorControlLUT:tmp__RMotorControlLUT_reg_1\[195]
Removing Rhs of wire Net_151[200] = \RMotorControlLUT:tmp__RMotorControlLUT_reg_0\[196]
Removing Lhs of wire \LMotorControlLUT:tmp__LMotorControlLUT_ins_2\[201] = Net_329[202]
Removing Rhs of wire Net_329[202] = \MotorControlReg:control_out_3\[318]
Removing Rhs of wire Net_329[202] = \MotorControlReg:control_3\[332]
Removing Lhs of wire \LMotorControlLUT:tmp__LMotorControlLUT_ins_1\[203] = Net_328[204]
Removing Rhs of wire Net_328[204] = \MotorControlReg:control_out_2\[317]
Removing Rhs of wire Net_328[204] = \MotorControlReg:control_2\[333]
Removing Lhs of wire \LMotorControlLUT:tmp__LMotorControlLUT_ins_0\[205] = Net_327[206]
Removing Rhs of wire Net_327[206] = \LMotorPwm:Net_57\[284]
Removing Rhs of wire Net_470[211] = \LMotorControlLUT:tmp__LMotorControlLUT_reg_3\[207]
Removing Rhs of wire Net_471[212] = \LMotorControlLUT:tmp__LMotorControlLUT_reg_2\[208]
Removing Rhs of wire Net_234[213] = \LMotorControlLUT:tmp__LMotorControlLUT_reg_1\[209]
Removing Rhs of wire Net_146[214] = \LMotorControlLUT:tmp__LMotorControlLUT_reg_0\[210]
Removing Lhs of wire tmpOE__RDV2_net_0[216] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__RDG2_net_0[222] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__RDV1_net_0[228] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__RDG1_net_0[236] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__LDV2_net_0[242] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__LDV1_net_0[248] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__LDG2_net_0[254] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__LDG1_net_0[260] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire Net_399[270] = zero[2]
Removing Lhs of wire Net_406[278] = zero[2]
Removing Lhs of wire \LMotorPwm:Net_107\[281] = zero[2]
Removing Lhs of wire \LMotorPwm:Net_113\[282] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire \RMotorPwm:Net_107\[303] = zero[2]
Removing Lhs of wire \RMotorPwm:Net_113\[304] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire Net_420[305] = zero[2]
Removing Lhs of wire Net_427[311] = zero[2]
Removing Lhs of wire \MotorControlReg:clk\[313] = zero[2]
Removing Lhs of wire \MotorControlReg:rst\[314] = zero[2]
Removing Lhs of wire tmpOE__SerDrv_485Sel_net_0[337] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire Net_486[338] = zero[2]
Removing Lhs of wire tmpOE__SerDrv_Enable_net_0[344] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire Net_488[345] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__SerDrv_RA_net_0[351] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__SerDrv_RB_net_0[357] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__SerDrv_DY_net_0[363] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__SerDrv_DZ_net_0[370] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire Net_510[371] = zero[2]
Removing Lhs of wire tmpOE__PiUART_RXD_net_0[377] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire tmpOE__PiUART_TXD_net_0[383] = tmpOE__Debug0_net_0[1]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\[387] = \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\[21]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\[388] = \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\[24]
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:mosi_tmp\\D\[389] = Net_46[120]

------------------------------------------------------
Aliased 0 equations, 89 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PiComs:BSPIS:es3:SPISlave:tx_load\' (cost = 6):
\PiComs:BSPIS:es3:SPISlave:tx_load\ <= ((not \PiComs:BSPIS:es3:SPISlave:count_3\ and not \PiComs:BSPIS:es3:SPISlave:count_2\ and not \PiComs:BSPIS:es3:SPISlave:count_1\ and \PiComs:BSPIS:es3:SPISlave:count_0\));

Note:  Expanding virtual equation for '\PiComs:BSPIS:es3:SPISlave:byte_complete\' (cost = 1):
\PiComs:BSPIS:es3:SPISlave:byte_complete\ <= ((not \PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \PiComs:BSPIS:es3:SPISlave:cnt_reset\[14] = Net_48[16]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -dcpsoc3 BotPsoc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.625ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Wednesday, 08 January 2014 15:56:06
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\GitHub\RPi-Dev\BotPsoc\BotPsoc.cydsn\BotPsoc.cyprj -d CY8C5868AXI-LP032 BotPsoc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PiSPI_CLK'. Fanout=1, Signal=Net_50
    Digital Clock 1: Automatic-assigning  clock 'MotorPwmClock'. Fanout=2, Signal=Net_418
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PiComs:BSPIS:es3:SPISlave:dp_clk_src\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PiComs:BSPIS:es3:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: PiSPI_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PiSPI_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PiComs:BSPIS:es3:SPISlave:DpClkEn\: with output requested to be asynchronous
        ClockIn: PiSPI_SCLK(0)_SYNC:synccell.out was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PiSPI_SCLK(0)_SYNC:synccell.out, EnableOut: Constant 1
    UDB Clk/Enable \PiComs:BSPIS:es3:SPISlave:PrcClkEn\: with output requested to be asynchronous
        ClockIn: PiSPI_SCLK(0)_SYNC:synccell.out was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PiSPI_SCLK(0)_SYNC:synccell.out, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Debug0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug0(0)__PA ,
            pad => Debug0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug1(0)__PA ,
            pad => Debug1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug2(0)__PA ,
            pad => Debug2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug3(0)__PA ,
            pad => Debug3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug4(0)__PA ,
            pad => Debug4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug5(0)__PA ,
            pad => Debug5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug6(0)__PA ,
            pad => Debug6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug7(0)__PA ,
            pad => Debug7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LDG1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LDG1(0)__PA ,
            input => Net_471 ,
            pad => LDG1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LDG2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LDG2(0)__PA ,
            input => Net_234 ,
            pad => LDG2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LDV1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LDV1(0)__PA ,
            input => Net_470 ,
            pad => LDV1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LDV2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LDV2(0)__PA ,
            input => Net_146 ,
            pad => LDV2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PiSPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PiSPI_MISO(0)__PA ,
            input => Net_49 ,
            pad => PiSPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PiSPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PiSPI_MOSI(0)__PA ,
            fb => Net_46 ,
            pad => PiSPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PiSPI_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PiSPI_SCLK(0)__PA ,
            fb => Net_47 ,
            pad => PiSPI_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PiSPI_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PiSPI_SS(0)__PA ,
            fb => Net_48 ,
            pad => PiSPI_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PiUART_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PiUART_RXD(0)__PA ,
            input => Net_506 ,
            pad => PiUART_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PiUART_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PiUART_TXD(0)__PA ,
            fb => Net_509 ,
            pad => PiUART_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RDG1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RDG1(0)__PA ,
            input => Net_475 ,
            pad => RDG1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RDG2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RDG2(0)__PA ,
            input => Net_150 ,
            pad => RDG2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RDV1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RDV1(0)__PA ,
            input => Net_474 ,
            pad => RDV1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RDV2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RDV2(0)__PA ,
            input => Net_151 ,
            pad => RDV2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SerDrv_485Sel(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SerDrv_485Sel(0)__PA ,
            pad => SerDrv_485Sel(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SerDrv_DY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SerDrv_DY(0)__PA ,
            input => Net_509 ,
            pad => SerDrv_DY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SerDrv_DZ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SerDrv_DZ(0)__PA ,
            pad => SerDrv_DZ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SerDrv_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SerDrv_Enable(0)__PA ,
            input => __ONE__ ,
            pad => SerDrv_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SerDrv_RA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SerDrv_RA(0)__PA ,
            fb => Net_506 ,
            pad => SerDrv_RA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SerDrv_RB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SerDrv_RB(0)__PA ,
            pad => SerDrv_RB(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_146, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_329 * Net_328
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_150, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444
            + !Net_447 * Net_431
        );
        Output = Net_150 (fanout=1)

    MacroCell: Name=Net_151, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444 * Net_447
        );
        Output = Net_151 (fanout=1)

    MacroCell: Name=Net_234, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329
            + !Net_328 * Net_327
        );
        Output = Net_234 (fanout=1)

    MacroCell: Name=Net_470, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_329 * !Net_328
        );
        Output = Net_470 (fanout=1)

    MacroCell: Name=Net_471, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329
            + Net_328 * Net_327
        );
        Output = Net_471 (fanout=1)

    MacroCell: Name=Net_474, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444 * !Net_447
        );
        Output = Net_474 (fanout=1)

    MacroCell: Name=Net_475, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444
            + Net_447 * Net_431
        );
        Output = Net_475 (fanout=1)

    MacroCell: Name=Net_49, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:miso_from_dp\ * !Net_48_SYNCOUT
        );
        Output = Net_49 (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_48_SYNCOUT
        );
        Output = \PiComs:BSPIS:es3:SPISlave:inv_ss\ (fanout=2)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_3\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_2\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:count_0\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_47_SYNCOUT)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_46_SYNCOUT
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PiComs:BSPIS:es3:SPISlave:count_3\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_2\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:count_0\ * Net_46_SYNCOUT
            + \PiComs:BSPIS:es3:SPISlave:count_3\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
            + \PiComs:BSPIS:es3:SPISlave:count_2\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
            + \PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
            + !\PiComs:BSPIS:es3:SPISlave:count_0\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PiComs:BSPIS:es3:SPISlave:count_3\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_2\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:count_0\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:tx_load\ (fanout=3)

    MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \PiComs:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PiComs:BSPIS:es3:SPISlave:sR8:Dp:u0\
        PORT MAP (
            clock => Net_47_SYNCOUT ,
            cs_addr_2 => \PiComs:BSPIS:es3:SPISlave:inv_ss\ ,
            cs_addr_0 => \PiComs:BSPIS:es3:SPISlave:tx_load\ ,
            route_si => \PiComs:BSPIS:es3:SPISlave:mosi_to_dp\ ,
            f1_load => \PiComs:BSPIS:es3:SPISlave:tx_load\ ,
            so_comb => \PiComs:BSPIS:es3:SPISlave:miso_from_dp\ ,
            f0_bus_stat_comb => \PiComs:BSPIS:es3:SPISlave:tx_status_1\ ,
            f0_blk_stat_comb => \PiComs:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PiComs:BSPIS:es3:SPISlave:RxStsReg\
        PORT MAP (
            clock => Net_50 ,
            status_6 => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
            status_5 => \PiComs:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
            status_4 => \PiComs:BSPIS:es3:SPISlave:rx_status_4\ ,
            status_3 => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_482 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PiComs:BSPIS:es3:SPISlave:TxStsReg\
        PORT MAP (
            clock => Net_50 ,
            status_6 => \PiComs:BSPIS:es3:SPISlave:byte_complete\ ,
            status_2 => \PiComs:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \PiComs:BSPIS:es3:SPISlave:tx_status_1\ ,
            status_0 => \PiComs:BSPIS:es3:SPISlave:tx_status_0\ ,
            interrupt => Net_484 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =PiSPI_MOSI(0)_SYNC
        PORT MAP (
            in => Net_46 ,
            out => Net_46_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =PiSPI_SCLK(0)_SYNC
        PORT MAP (
            in => Net_47 ,
            out => Net_47_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =PiSPI_SS(0)_SYNC
        PORT MAP (
            in => Net_48 ,
            out => Net_48_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =PiUART_TXD(0)_SYNC
        PORT MAP (
            in => Net_509 ,
            out => Net_509_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SerDrv_RA(0)_SYNC
        PORT MAP (
            in => Net_506 ,
            out => Net_506_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_1\
        PORT MAP (
            clock => Net_50 ,
            in => \PiComs:BSPIS:es3:SPISlave:tx_load\ ,
            out => \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_2\
        PORT MAP (
            clock => Net_50 ,
            in => \PiComs:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            out => \PiComs:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_3\
        PORT MAP (
            clock => Net_50 ,
            in => \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
            out => \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_4\
        PORT MAP (
            clock => Net_50 ,
            in => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
            out => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MotorControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MotorControlReg:control_7\ ,
            control_6 => \MotorControlReg:control_6\ ,
            control_5 => \MotorControlReg:control_5\ ,
            control_4 => \MotorControlReg:control_4\ ,
            control_3 => Net_329 ,
            control_2 => Net_328 ,
            control_1 => Net_444 ,
            control_0 => Net_447 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\PiComs:BSPIS:es3:SPISlave:BitCounter\
        PORT MAP (
            clock => Net_47_SYNCOUT ,
            reset => Net_48_SYNCOUT ,
            enable => \PiComs:BSPIS:es3:SPISlave:inv_ss\ ,
            count_6 => \PiComs:BSPIS:es3:SPISlave:count_6\ ,
            count_5 => \PiComs:BSPIS:es3:SPISlave:count_5\ ,
            count_4 => \PiComs:BSPIS:es3:SPISlave:count_4\ ,
            count_3 => \PiComs:BSPIS:es3:SPISlave:count_3\ ,
            count_2 => \PiComs:BSPIS:es3:SPISlave:count_2\ ,
            count_1 => \PiComs:BSPIS:es3:SPISlave:count_1\ ,
            count_0 => \PiComs:BSPIS:es3:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =SpiRcvDma
        PORT MAP (
            dmareq => Net_482 ,
            termin => zero ,
            termout => Net_88 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =SpiXmitDma
        PORT MAP (
            dmareq => Net_484 ,
            termin => zero ,
            termout => Net_82 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SpiXferDone
        PORT MAP (
            interrupt => Net_88 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   31 :   41 :   72 :  43.06%
UDB Macrocells                :   21 :  171 :  192 :  10.94%
UDB Unique Pterms             :   26 :  358 :  384 :   6.77%
UDB Total Pterms              :   28 :      :      : 
UDB Datapath Cells            :    1 :   23 :   24 :   4.17%
UDB Status Cells              :    5 :   19 :   24 :  20.83%
            StatusI Registers :    2 
                   Sync Cells :    9 (in 3 status cells)
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    1 
                 Count7 Cells :    1 
DMA Channels                  :    2 :   22 :   24 :   8.33%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    2 :    2 :    4 :  50.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.052ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(12)][IoId=(2)] : Debug0(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Debug1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Debug2(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Debug3(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Debug4(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Debug5(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Debug6(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Debug7(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LDG1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LDG2(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : LDV1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : LDV2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PiSPI_MISO(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : PiSPI_MOSI(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PiSPI_SCLK(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PiSPI_SS(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PiUART_RXD(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PiUART_TXD(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RDG1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : RDG2(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RDV1(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RDV2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SerDrv_485Sel(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : SerDrv_DY(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : SerDrv_DZ(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : SerDrv_Enable(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : SerDrv_RA(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : SerDrv_RB(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.723ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.77
                   Pterms :            2.15
               Macrocells :            1.62
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.092ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 381, final cost is 381 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       2.67 :       2.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_474, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444 * !Net_447
        );
        Output = Net_474 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_470, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_329 * !Net_328
        );
        Output = Net_470 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_234, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329
            + !Net_328 * Net_327
        );
        Output = Net_234 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_146, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_329 * Net_328
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_151, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444 * Net_447
        );
        Output = Net_151 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_471, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329
            + Net_328 * Net_327
        );
        Output = Net_471 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\MotorControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MotorControlReg:control_7\ ,
        control_6 => \MotorControlReg:control_6\ ,
        control_5 => \MotorControlReg:control_5\ ,
        control_4 => \MotorControlReg:control_4\ ,
        control_3 => Net_329 ,
        control_2 => Net_328 ,
        control_1 => Net_444 ,
        control_0 => Net_447 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_2\
    PORT MAP (
        clock => Net_50 ,
        in => \PiComs:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        out => \PiComs:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_4\
    PORT MAP (
        clock => Net_50 ,
        in => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
        out => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_1\
    PORT MAP (
        clock => Net_50 ,
        in => \PiComs:BSPIS:es3:SPISlave:tx_load\ ,
        out => \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PiComs:BSPIS:es3:SPISlave:RxStsReg\
    PORT MAP (
        clock => Net_50 ,
        status_6 => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
        status_5 => \PiComs:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
        status_4 => \PiComs:BSPIS:es3:SPISlave:rx_status_4\ ,
        status_3 => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_482 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_475, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444
            + Net_447 * Net_431
        );
        Output = Net_475 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_150, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444
            + !Net_447 * Net_431
        );
        Output = Net_150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SerDrv_RA(0)_SYNC
    PORT MAP (
        in => Net_506 ,
        out => Net_506_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\PiComs:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \PiComs:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PiComs:BSPIS:es3:SPISlave:TxStsReg\
    PORT MAP (
        clock => Net_50 ,
        status_6 => \PiComs:BSPIS:es3:SPISlave:byte_complete\ ,
        status_2 => \PiComs:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \PiComs:BSPIS:es3:SPISlave:tx_status_1\ ,
        status_0 => \PiComs:BSPIS:es3:SPISlave:tx_status_0\ ,
        interrupt => Net_484 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PiComs:BSPIS:es3:SPISlave:count_3\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_2\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:count_0\ * Net_46_SYNCOUT
            + \PiComs:BSPIS:es3:SPISlave:count_3\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
            + \PiComs:BSPIS:es3:SPISlave:count_2\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
            + \PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
            + !\PiComs:BSPIS:es3:SPISlave:count_0\ * 
              \PiComs:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PiComs:BSPIS:es3:SPISlave:count_3\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_2\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:count_0\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_3\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_2\ * 
              !\PiComs:BSPIS:es3:SPISlave:count_1\ * 
              \PiComs:BSPIS:es3:SPISlave:count_0\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_47_SYNCOUT)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_46_SYNCOUT
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:inv_ss\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_48_SYNCOUT
        );
        Output = \PiComs:BSPIS:es3:SPISlave:inv_ss\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PiComs:BSPIS:es3:SPISlave:sR8:Dp:u0\
    PORT MAP (
        clock => Net_47_SYNCOUT ,
        cs_addr_2 => \PiComs:BSPIS:es3:SPISlave:inv_ss\ ,
        cs_addr_0 => \PiComs:BSPIS:es3:SPISlave:tx_load\ ,
        route_si => \PiComs:BSPIS:es3:SPISlave:mosi_to_dp\ ,
        f1_load => \PiComs:BSPIS:es3:SPISlave:tx_load\ ,
        so_comb => \PiComs:BSPIS:es3:SPISlave:miso_from_dp\ ,
        f0_bus_stat_comb => \PiComs:BSPIS:es3:SPISlave:tx_status_1\ ,
        f0_blk_stat_comb => \PiComs:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \PiComs:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\PiComs:BSPIS:es3:SPISlave:BitCounter\
    PORT MAP (
        clock => Net_47_SYNCOUT ,
        reset => Net_48_SYNCOUT ,
        enable => \PiComs:BSPIS:es3:SPISlave:inv_ss\ ,
        count_6 => \PiComs:BSPIS:es3:SPISlave:count_6\ ,
        count_5 => \PiComs:BSPIS:es3:SPISlave:count_5\ ,
        count_4 => \PiComs:BSPIS:es3:SPISlave:count_4\ ,
        count_3 => \PiComs:BSPIS:es3:SPISlave:count_3\ ,
        count_2 => \PiComs:BSPIS:es3:SPISlave:count_2\ ,
        count_1 => \PiComs:BSPIS:es3:SPISlave:count_1\ ,
        count_0 => \PiComs:BSPIS:es3:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_50) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\PiComs:BSPIS:es3:SPISlave:sync_3\
    PORT MAP (
        clock => Net_50 ,
        in => \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
        out => \PiComs:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_49, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PiComs:BSPIS:es3:SPISlave:miso_from_dp\ * !Net_48_SYNCOUT
        );
        Output = Net_49 (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =PiSPI_SCLK(0)_SYNC
    PORT MAP (
        in => Net_47 ,
        out => Net_47_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =PiUART_TXD(0)_SYNC
    PORT MAP (
        in => Net_509 ,
        out => Net_509_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
synccell: Name =PiSPI_SS(0)_SYNC
    PORT MAP (
        in => Net_48 ,
        out => Net_48_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =PiSPI_MOSI(0)_SYNC
    PORT MAP (
        in => Net_46 ,
        out => Net_46_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =SpiXferDone
        PORT MAP (
            interrupt => Net_88 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =SpiRcvDma
        PORT MAP (
            dmareq => Net_482 ,
            termin => zero ,
            termout => Net_88 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =SpiXmitDma
        PORT MAP (
            dmareq => Net_484 ,
            termin => zero ,
            termout => Net_82 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PiUART_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PiUART_TXD(0)__PA ,
        fb => Net_509 ,
        pad => PiUART_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PiUART_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PiUART_RXD(0)__PA ,
        input => Net_506 ,
        pad => PiUART_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PiSPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PiSPI_MOSI(0)__PA ,
        fb => Net_46 ,
        pad => PiSPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PiSPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PiSPI_MISO(0)__PA ,
        input => Net_49 ,
        pad => PiSPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PiSPI_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PiSPI_SS(0)__PA ,
        fb => Net_48 ,
        pad => PiSPI_SS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PiSPI_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PiSPI_SCLK(0)__PA ,
        fb => Net_47 ,
        pad => PiSPI_SCLK(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=4]: 
Pin : Name = Debug2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug2(0)__PA ,
        pad => Debug2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Debug3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug3(0)__PA ,
        pad => Debug3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Debug4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug4(0)__PA ,
        pad => Debug4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Debug5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug5(0)__PA ,
        pad => Debug5(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = LDV1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LDV1(0)__PA ,
        input => Net_470 ,
        pad => LDV1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LDV2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LDV2(0)__PA ,
        input => Net_146 ,
        pad => LDV2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RDV1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RDV1(0)__PA ,
        input => Net_474 ,
        pad => RDV1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RDV2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RDV2(0)__PA ,
        input => Net_151 ,
        pad => RDV2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LDG1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LDG1(0)__PA ,
        input => Net_471 ,
        pad => LDG1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LDG2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LDG2(0)__PA ,
        input => Net_234 ,
        pad => LDG2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RDG1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RDG1(0)__PA ,
        input => Net_475 ,
        pad => RDG1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RDG2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RDG2(0)__PA ,
        input => Net_150 ,
        pad => RDG2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Debug6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug6(0)__PA ,
        pad => Debug6(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Debug7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug7(0)__PA ,
        pad => Debug7(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SerDrv_RA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SerDrv_RA(0)__PA ,
        fb => Net_506 ,
        pad => SerDrv_RA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SerDrv_RB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SerDrv_RB(0)__PA ,
        pad => SerDrv_RB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SerDrv_DY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SerDrv_DY(0)__PA ,
        input => Net_509 ,
        pad => SerDrv_DY(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SerDrv_DZ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SerDrv_DZ(0)__PA ,
        pad => SerDrv_DZ(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Debug0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug0(0)__PA ,
        pad => Debug0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Debug1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug1(0)__PA ,
        pad => Debug1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = SerDrv_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SerDrv_Enable(0)__PA ,
        input => __ONE__ ,
        pad => SerDrv_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SerDrv_485Sel(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SerDrv_485Sel(0)__PA ,
        pad => SerDrv_485Sel(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_50 ,
            dclk_0 => Net_50_local ,
            dclk_glb_1 => Net_418 ,
            dclk_1 => Net_418_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\LMotorPwm:PWMHW\
        PORT MAP (
            clock => Net_418 ,
            enable => __ONE__ ,
            tc => \LMotorPwm:Net_63\ ,
            cmp => Net_327 ,
            irq => \LMotorPwm:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\RMotorPwm:PWMHW\
        PORT MAP (
            clock => Net_418 ,
            enable => __ONE__ ,
            tc => \RMotorPwm:Net_63\ ,
            cmp => Net_431 ,
            irq => \RMotorPwm:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |    PiUART_TXD(0) | FB(Net_509)
     |   1 |     * |      NONE |         CMOS_OUT |    PiUART_RXD(0) | In(Net_506)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    PiSPI_MOSI(0) | FB(Net_46)
     |   3 |     * |      NONE |         CMOS_OUT |    PiSPI_MISO(0) | In(Net_49)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      PiSPI_SS(0) | FB(Net_48)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    PiSPI_SCLK(0) | FB(Net_47)
-----+-----+-------+-----------+------------------+------------------+------------
   4 |   4 |     * |      NONE |         CMOS_OUT |        Debug2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        Debug3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        Debug4(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        Debug5(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   5 |   0 |     * |      NONE |         CMOS_OUT |          LDV1(0) | In(Net_470)
     |   1 |     * |      NONE |         CMOS_OUT |          LDV2(0) | In(Net_146)
     |   2 |     * |      NONE |         CMOS_OUT |          RDV1(0) | In(Net_474)
     |   3 |     * |      NONE |         CMOS_OUT |          RDV2(0) | In(Net_151)
     |   4 |     * |      NONE |         CMOS_OUT |          LDG1(0) | In(Net_471)
     |   5 |     * |      NONE |         CMOS_OUT |          LDG2(0) | In(Net_234)
     |   6 |     * |      NONE |         CMOS_OUT |          RDG1(0) | In(Net_475)
     |   7 |     * |      NONE |         CMOS_OUT |          RDG2(0) | In(Net_150)
-----+-----+-------+-----------+------------------+------------------+------------
   6 |   0 |     * |      NONE |         CMOS_OUT |        Debug6(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        Debug7(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     SerDrv_RA(0) | FB(Net_506)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     SerDrv_RB(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     SerDrv_DY(0) | In(Net_509)
     |   7 |     * |      NONE |         CMOS_OUT |     SerDrv_DZ(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   2 |     * |      NONE |         CMOS_OUT |        Debug0(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        Debug1(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
  15 |   4 |     * |      NONE |         CMOS_OUT | SerDrv_Enable(0) | In(__ONE__)
     |   5 |     * |      NONE |         CMOS_OUT | SerDrv_485Sel(0) | 
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 1s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.380ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.355ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BotPsoc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.918ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.967ms
API generation phase: Elapsed time ==> 1s.612ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.002ms
