// Seed: 2853751877
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  assign id_2 = id_0;
endmodule
