
---------- Begin Simulation Statistics ----------
final_tick                               170892047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 396450                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668704                       # Number of bytes of host memory used
host_op_rate                                   397228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.24                       # Real time elapsed on the host
host_tick_rate                              677501293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170892                       # Number of seconds simulated
sim_ticks                                170892047000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.708920                       # CPI: cycles per instruction
system.cpu.discardedOps                        189659                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37792562                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585165                       # IPC: instructions per cycle
system.cpu.numCycles                        170892047                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133099485                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       361784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        757347                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       661777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1966                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1328732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1975                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4484671                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734657                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80990                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103458                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101693                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.916091                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65216                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             657                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              370                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51314787                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51314787                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51315204                       # number of overall hits
system.cpu.dcache.overall_hits::total        51315204                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       771734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         771734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       779735                       # number of overall misses
system.cpu.dcache.overall_misses::total        779735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55617336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55617336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55617336000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55617336000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52086521                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52086521                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52094939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52094939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014968                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72068.013072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72068.013072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71328.510327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71328.510327                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.513158                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       518892                       # number of writebacks
system.cpu.dcache.writebacks::total            518892                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113895                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113895                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       657839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       657839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       665840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       665840                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47469736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47469736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48269290999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48269290999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72160.112125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72160.112125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72493.828846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72493.828846                       # average overall mshr miss latency
system.cpu.dcache.replacements                 661745                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40790670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40790670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       346748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        346748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20409871000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20409871000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41137418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41137418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58860.818231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58860.818231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       342837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19319719000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19319719000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56352.491126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56352.491126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10524117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10524117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       424986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       424986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  35207465000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35207465000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82843.823091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82843.823091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       109984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       109984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       315002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       315002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28150017000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28150017000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89364.565939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89364.565939                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    799554999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    799554999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99931.883390                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99931.883390                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4043.730516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51981120                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            665841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.068368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4043.730516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104855871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104855871                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42681503                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474408                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023664                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13920138                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13920138                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13920138                       # number of overall hits
system.cpu.icache.overall_hits::total        13920138                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1116                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1116                       # number of overall misses
system.cpu.icache.overall_misses::total          1116                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    113687000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    113687000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    113687000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    113687000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13921254                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13921254                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13921254                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13921254                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101870.071685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101870.071685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101870.071685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101870.071685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1116                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111455000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111455000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111455000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111455000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99870.071685                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99870.071685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99870.071685                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99870.071685                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13920138                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13920138                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1116                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    113687000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    113687000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13921254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13921254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101870.071685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101870.071685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111455000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111455000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99870.071685                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99870.071685                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           834.160457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13921254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12474.241935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   834.160457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.203652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.203652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1086                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1086                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.265137                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27843624                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27843624                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170892047000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               271358                       # number of demand (read+write) hits
system.l2.demand_hits::total                   271382                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data              271358                       # number of overall hits
system.l2.overall_hits::total                  271382                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             394483                       # number of demand (read+write) misses
system.l2.demand_misses::total                 395575                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1092                       # number of overall misses
system.l2.overall_misses::.cpu.data            394483                       # number of overall misses
system.l2.overall_misses::total                395575                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  40567746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40675309000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107563000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  40567746000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40675309000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           665841                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               666957                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          665841                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              666957                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.978495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.592458                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.593104                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.978495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.592458                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.593104                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98500.915751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102837.754732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102825.782721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98500.915751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102837.754732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102825.782721                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              236114                       # number of writebacks
system.l2.writebacks::total                    236114                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        394477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            395569                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       394477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           395569                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85723000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32677690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32763413000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85723000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32677690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32763413000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.978495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.592449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.593095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.978495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.592449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.593095                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78500.915751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82838.010835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82826.037935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78500.915751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82838.010835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82826.037935                       # average overall mshr miss latency
system.l2.replacements                         363266                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       518892                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           518892                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       518892                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       518892                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          487                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           487                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             68634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          246368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              246368                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  25759065000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25759065000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        315002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            315002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.782116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.782116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104555.238505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104555.238505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       246368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         246368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20831705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20831705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.782116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.782116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84555.238505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84555.238505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.978495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98500.915751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98500.915751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85723000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85723000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.978495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78500.915751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78500.915751                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        202724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            202724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       148115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14808681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14808681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       350839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        350839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.422174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.422174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99980.967491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99980.967491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       148109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  11845985000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11845985000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.422157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.422157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79981.533870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79981.533870                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32128.297766                       # Cycle average of tags in use
system.l2.tags.total_refs                     1328182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    396034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.353707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      52.392781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.463434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31994.441551                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980478                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16981                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5710734                       # Number of tag accesses
system.l2.tags.data_accesses                  5710734                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    187488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    394371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007981324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1060130                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             176698                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      395569                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     236114                       # Number of write requests accepted
system.mem_ctrls.readBursts                    395569                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   236114                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    106                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48626                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                395569                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               236114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  339813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.911279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.939816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.859880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10933     99.28%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           13      0.12%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           61      0.55%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.023883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.991049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5543     50.34%     50.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              178      1.62%     51.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4785     43.45%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              498      4.52%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11012                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12658208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7555648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     74.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170876196000                       # Total gap between requests
system.mem_ctrls.avgGap                     270509.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12619872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5998944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 204479.966232717677                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 73847040.991907596588                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 35103704.972297511995                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1092                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       394477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       236114                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29695500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  12401155750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4071642114750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27193.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31436.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17244390.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12623264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12658208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7555648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7555648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1092                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       394477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         395569                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       236114                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        236114                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       204480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     73866890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         74071370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       204480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       204480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     44212988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        44212988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     44212988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       204480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     73866890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       118284358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               395463                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              187467                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        25087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        24799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        24325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        25343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        11952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        11988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11937                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5015920000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1977315000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        12430851250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12683.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31433.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              254528                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             100983                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       227419                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   164.047507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    99.852055                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.865507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       160554     70.60%     70.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        32920     14.48%     85.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6185      2.72%     87.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2293      1.01%     88.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10717      4.71%     93.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1995      0.88%     94.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          756      0.33%     94.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1176      0.52%     95.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10823      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       227419                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              25309632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11997888                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              148.103042                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               70.207410                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       812938980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       432087315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1416354660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     491264640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13489504080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  47667457830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25481529120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89791136625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   525.426070                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65754847000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5706220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  99430980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       810832680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       430967790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1407251160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     487313100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13489504080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  46667147730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26323895520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89616912060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.406569                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  67949167750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5706220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  97236659250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       236114                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125664                       # Transaction distribution
system.membus.trans_dist::ReadExReq            246368                       # Transaction distribution
system.membus.trans_dist::ReadExResp           246368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1152916                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1152916                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20213856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20213856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            395569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  395569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              395569                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1229575000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1345288750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            351955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       755006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          270005                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           315002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          315002                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       350839                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2262                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1993427                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1995689                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     37911456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               37948128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          363266                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7555648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1030223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1028189     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2025      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1030223                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170892047000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1847654000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2232000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1331687994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
