; generated by ARM C/C++ Compiler, 4.1 [Build 894]
; commandline ArmCC [--debug -c --asm -o..\Output\sys_init.o --depend=..\Output\sys_init.d --cpu=Cortex-M3 --apcs=interwork -O0 -I.\src -I.\inc -I..\CMSIS -I"E:\Keil 4 ARM\ARM\RV31\Inc" -I"E:\Keil 4 ARM\ARM\CMSIS\Include" -I"E:\Keil 4 ARM\ARM\Inc\ST\STM32F10x" -DSTM32F10X_CL --omf_browse=..\Output\sys_init.crf src\SYS_Init.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||.text||, CODE, READONLY, ALIGN=2

System_Myinit PROC
        LDR      r0,|L1.392|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#1
        LDR      r1,|L1.392|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        LDR      r1,|L1.396|
        ANDS     r0,r0,r1
        LDR      r1,|L1.392|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x40000
        STR      r0,[r1,#0]
        MOV      r0,#0x9f0000
        STR      r0,[r1,#8]
        MOV      r0,r1
        LDR      r0,[r0,#4]
        LDR      r1,|L1.400|
        ANDS     r0,r0,r1
        LDR      r1,|L1.392|
        STR      r0,[r1,#4]
        MOV      r0,r1
        LDR      r0,[r0,#4]
        ORR      r0,r0,#0x1d0000
        STR      r0,[r1,#4]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10000
        STR      r0,[r1,#0]
        NOP      
|L1.74|
        LDR      r0,|L1.392|
        LDR      r0,[r0,#0]
        TST      r0,#0x20000
        BEQ      |L1.74|
        LDR      r0,|L1.392|
        LDR      r0,[r0,#4]
        ORR      r0,r0,#0x400
        LDR      r1,|L1.392|
        STR      r0,[r1,#4]
        LDR      r0,|L1.404|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xf
        LDR      r1,|L1.404|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        ORR      r0,r0,#2
        STR      r0,[r1,#0]
        LDR      r0,|L1.392|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x1000000
        LDR      r1,|L1.392|
        STR      r0,[r1,#0]
        NOP      
|L1.142|
        LDR      r0,|L1.392|
        LDR      r0,[r0,#0]
        TST      r0,#0x2000000
        BEQ      |L1.142|
        LDR      r0,|L1.392|
        LDR      r0,[r0,#4]
        ORR      r0,r0,#2
        LDR      r1,|L1.392|
        STR      r0,[r1,#4]
        NOP      
|L1.166|
        LDR      r0,|L1.392|
        LDR      r0,[r0,#4]
        TST      r0,#1
        BNE      |L1.166|
        LDR      r0,|L1.392|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#1
        LDR      r1,|L1.392|
        STR      r0,[r1,#0]
        BX       lr
        ENDP

NVIC_Myinit PROC
        MOVS     r1,#0x60
        LDR      r0,|L1.408|
        STRB     r1,[r0,#0]
        MOV      r1,#0x40
        LDR      r0,|L1.412|
        STRB     r1,[r0,#0]
        SUB      r0,r0,#1
        STRB     r1,[r0,#0]
        MOV      r1,#0x50
        SUB      r0,r0,#1
        STRB     r1,[r0,#0]
        MOV      r1,#0x40
        LDR      r0,|L1.416|
        STRB     r1,[r0,#0]
        SUB      r0,r0,#1
        STRB     r1,[r0,#0]
        MOV      r1,#0x50
        SUB      r0,r0,#1
        STRB     r1,[r0,#0]
        MOV      r1,#0x20
        LDR      r0,|L1.420|
        STRB     r1,[r0,#0]
        MOV      r1,#0
        LDR      r0,|L1.424|
        STRB     r1,[r0,#0]
        LDR      r0,|L1.428|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x20
        MOV      r1,#0xe000e000
        STR      r0,[r1,#0x104]
        MOV      r0,r1
        LDR      r0,[r0,#0x104]
        ORR      r0,r0,#8
        STR      r0,[r1,#0x104]
        MOV      r0,r1
        LDR      r0,[r0,#0x100]
        ORR      r0,r0,#0x200000
        STR      r0,[r1,#0x100]
        MOV      r0,r1
        LDR      r0,[r0,#0x100]
        ORR      r0,r0,#0x100000
        STR      r0,[r1,#0x100]
        MOV      r0,r1
        LDR      r0,[r0,#0x100]
        ORR      r0,r0,#0x80000
        STR      r0,[r1,#0x100]
        MOV      r0,r1
        LDR      r0,[r0,#0x108]
        ORR      r0,r0,#2
        STR      r0,[r1,#0x108]
        MOV      r0,r1
        LDR      r0,[r0,#0x108]
        ORR      r0,r0,#1
        STR      r0,[r1,#0x108]
        MOV      r0,r1
        LDR      r0,[r0,#0x104]
        ORR      r0,r0,#0x80000000
        STR      r0,[r1,#0x104]
        MOV      r0,r1
        LDR      r0,[r0,#0x100]
        ORR      r0,r0,#0x2000000
        STR      r0,[r1,#0x100]
        BX       lr
        ENDP

        DCW      0x0000
|L1.392|
        DCD      0x40021000
|L1.396|
        DCD      0xfef6ffff
|L1.400|
        DCD      0xff80c00c
|L1.404|
        DCD      0x40022000
|L1.408|
        DCD      0xe000e425
|L1.412|
        DCD      0xe000e415
|L1.416|
        DCD      0xe000e441
|L1.420|
        DCD      0xe000e423
|L1.424|
        DCD      0xe000e419
|L1.428|
        DCD      0xe000e104

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "src\\SYS_Init.c"
	AREA ||.emb_text||, CODE, READONLY
	THUMB
	EXPORT |System_Reset|
#line 78
|System_Reset| PROC
#line 79

 CPSID f  
 LDR R0, =0x05FA0004
 LDR R1, =0xE000ED0C
 STR R0, [R1]  
 NOP
 B .  
	ENDP

;*** End   embedded assembler ***

        EXPORT System_Myinit [CODE]
        EXPORT NVIC_Myinit [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.06"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
