

================================================================
== Vivado HLS Report for 'lstm_forward_once'
================================================================
* Date:           Mon Jul 15 22:02:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls
* Solution:       default
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  818192|  818192|  818192|  818192|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memset_arr1   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 2        |   36096|   36096|       282|          -|          -|   128|    no    |
        | + Loop 2.1     |     280|     280|        10|          -|          -|    28|    no    |
        |- memset_arr2   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 4        |  164096|  164096|      1282|          -|          -|   128|    no    |
        | + Loop 4.1     |    1280|    1280|        10|          -|          -|   128|    no    |
        |- memset_arr3   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 6        |    3072|    3072|        24|          -|          -|   128|    no    |
        |- memset_arr4   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 8        |   36096|   36096|       282|          -|          -|   128|    no    |
        | + Loop 8.1     |     280|     280|        10|          -|          -|    28|    no    |
        |- memset_arr5   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 10       |  164096|  164096|      1282|          -|          -|   128|    no    |
        | + Loop 10.1    |    1280|    1280|        10|          -|          -|   128|    no    |
        |- memset_arr6   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 12       |    3072|    3072|        24|          -|          -|   128|    no    |
        |- memset_arr7   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 14       |   36096|   36096|       282|          -|          -|   128|    no    |
        | + Loop 14.1    |     280|     280|        10|          -|          -|    28|    no    |
        |- memset_arr8   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 16       |  164096|  164096|      1282|          -|          -|   128|    no    |
        | + Loop 16.1    |    1280|    1280|        10|          -|          -|   128|    no    |
        |- memset_arr9   |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 18       |    2432|    2432|        19|          -|          -|   128|    no    |
        |- memset_arr10  |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 20       |   36096|   36096|       282|          -|          -|   128|    no    |
        | + Loop 20.1    |     280|     280|        10|          -|          -|    28|    no    |
        |- memset_arr11  |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 22       |  164096|  164096|      1282|          -|          -|   128|    no    |
        | + Loop 22.1    |    1280|    1280|        10|          -|          -|   128|    no    |
        |- memset_arr12  |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 24       |    3072|    3072|        24|          -|          -|   128|    no    |
        |- Loop 25       |     768|     768|         6|          -|          -|   128|    no    |
        |- Loop 26       |    1280|    1280|        10|          -|          -|   128|    no    |
        |- memset_arr13  |     127|     127|         1|          -|          -|   128|    no    |
        |- Loop 28       |    1280|    1280|        10|          -|          -|   128|    no    |
        |- Loop 29       |     768|     768|         6|          -|          -|   128|    no    |
        +----------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 225
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond23)
	14  / (exitcond23)
4 --> 
	5  / (!exitcond22)
	3  / (exitcond22)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	4  / true
14 --> 
	14  / (!tmp_3)
	15  / (tmp_3)
15 --> 
	16  / (!exitcond21)
	26  / (exitcond21)
16 --> 
	17  / (!exitcond20)
	15  / (exitcond20)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	16  / true
26 --> 
	26  / (!tmp_9)
	27  / (tmp_9)
27 --> 
	28  / (!exitcond19)
	51  / (exitcond19)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	27  / true
51 --> 
	51  / (!tmp_22)
	52  / (tmp_22)
52 --> 
	53  / (!exitcond18)
	63  / (exitcond18)
53 --> 
	54  / (!exitcond17)
	52  / (exitcond17)
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	53  / true
63 --> 
	63  / (!tmp_26)
	64  / (tmp_26)
64 --> 
	65  / (!exitcond16)
	75  / (exitcond16)
65 --> 
	66  / (!exitcond15)
	64  / (exitcond15)
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	65  / true
75 --> 
	75  / (!tmp_32)
	76  / (tmp_32)
76 --> 
	77  / (!exitcond14)
	100  / (exitcond14)
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	76  / true
100 --> 
	100  / (!tmp_45)
	101  / (tmp_45)
101 --> 
	102  / (!exitcond13)
	112  / (exitcond13)
102 --> 
	103  / (!exitcond12)
	101  / (exitcond12)
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	102  / true
112 --> 
	112  / (!tmp_49)
	113  / (tmp_49)
113 --> 
	114  / (!exitcond11)
	124  / (exitcond11)
114 --> 
	115  / (!exitcond10)
	113  / (exitcond10)
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	114  / true
124 --> 
	124  / (!tmp_55)
	125  / (tmp_55)
125 --> 
	126  / (!exitcond9)
	144  / (exitcond9)
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	125  / true
144 --> 
	144  / (!tmp_67)
	145  / (tmp_67)
145 --> 
	146  / (!exitcond8)
	156  / (exitcond8)
146 --> 
	147  / (!exitcond7)
	145  / (exitcond7)
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	146  / true
156 --> 
	156  / (!tmp_71)
	157  / (tmp_71)
157 --> 
	158  / (!exitcond6)
	168  / (exitcond6)
158 --> 
	159  / (!exitcond5)
	157  / (exitcond5)
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	158  / true
168 --> 
	168  / (!tmp_77)
	169  / (tmp_77)
169 --> 
	170  / (!exitcond4)
	193  / (exitcond4)
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	169  / true
193 --> 
	194  / (!exitcond3)
	199  / (exitcond3)
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	193  / true
199 --> 
	200  / (!exitcond2)
	209  / (exitcond2)
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	199  / true
209 --> 
	209  / (!tmp_96)
	210  / (tmp_96)
210 --> 
	211  / (!exitcond1)
	220  / (exitcond1)
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	210  / true
220 --> 
	221  / (!exitcond)
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	220  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%img_line_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %img_line_offset)"   --->   Operation 226 'read' 'img_line_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %img_line_offset_read, i5 0)"   --->   Operation 227 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_4 to i11"   --->   Operation 228 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %img_line_offset_read, i2 0)"   --->   Operation 229 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_23 to i11" [src/rnn.cpp:156]   --->   Operation 230 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.62ns)   --->   "%tmp_27 = sub i11 %p_shl_cast, %p_shl1_cast" [src/rnn.cpp:156]   --->   Operation 231 'sub' 'tmp_27' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%arr1 = alloca [128 x float], align 16" [src/rnn.cpp:150]   --->   Operation 232 'alloca' 'arr1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%arr2 = alloca [128 x float], align 16" [src/rnn.cpp:159]   --->   Operation 233 'alloca' 'arr2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%arr3 = alloca [128 x float], align 16" [src/rnn.cpp:168]   --->   Operation 234 'alloca' 'arr3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%arr4 = alloca [128 x float], align 16" [src/rnn.cpp:182]   --->   Operation 235 'alloca' 'arr4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%arr5 = alloca [128 x float], align 16" [src/rnn.cpp:191]   --->   Operation 236 'alloca' 'arr5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%arr6 = alloca [128 x float], align 16" [src/rnn.cpp:200]   --->   Operation 237 'alloca' 'arr6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%arr7 = alloca [128 x float], align 16" [src/rnn.cpp:214]   --->   Operation 238 'alloca' 'arr7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%arr8 = alloca [128 x float], align 16" [src/rnn.cpp:223]   --->   Operation 239 'alloca' 'arr8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%arr9 = alloca [128 x float], align 16" [src/rnn.cpp:232]   --->   Operation 240 'alloca' 'arr9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%arr10 = alloca [128 x float], align 16" [src/rnn.cpp:247]   --->   Operation 241 'alloca' 'arr10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%arr11 = alloca [128 x float], align 16" [src/rnn.cpp:256]   --->   Operation 242 'alloca' 'arr11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%arr12 = alloca [128 x float], align 16" [src/rnn.cpp:265]   --->   Operation 243 'alloca' 'arr12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%arr13 = alloca [128 x float], align 16" [src/rnn.cpp:292]   --->   Operation 244 'alloca' 'arr13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 245 [1/1] (1.17ns)   --->   "br label %meminst"   --->   Operation 245 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%invdar = phi i7 [ 0, %0 ], [ %indvarinc, %meminst ]" [src/rnn.cpp:150]   --->   Operation 246 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (1.57ns)   --->   "%indvarinc = add i7 %invdar, 1" [src/rnn.cpp:150]   --->   Operation 247 'add' 'indvarinc' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp = zext i7 %invdar to i64" [src/rnn.cpp:150]   --->   Operation 248 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%arr1_addr = getelementptr [128 x float]* %arr1, i64 0, i64 %tmp" [src/rnn.cpp:150]   --->   Operation 249 'getelementptr' 'arr1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr1_addr, align 4" [src/rnn.cpp:150]   --->   Operation 250 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 251 [1/1] (1.27ns)   --->   "%tmp_s = icmp eq i7 %invdar, -1" [src/rnn.cpp:150]   --->   Operation 251 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr1_str) nounwind"   --->   Operation 252 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 253 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader86.preheader, label %meminst" [src/rnn.cpp:150]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (1.17ns)   --->   "br label %.preheader86" [src/rnn.cpp:152]   --->   Operation 255 'br' <Predicate = (tmp_s)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 1.62>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%i = phi i8 [ %i_4, %.preheader86.loopexit ], [ 0, %.preheader86.preheader ]"   --->   Operation 256 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (1.33ns)   --->   "%exitcond23 = icmp eq i8 %i, -128" [src/rnn.cpp:152]   --->   Operation 257 'icmp' 'exitcond23' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 258 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (1.62ns)   --->   "%i_4 = add i8 %i, 1" [src/rnn.cpp:152]   --->   Operation 259 'add' 'i_4' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %exitcond23, label %meminst38.preheader, label %.preheader33.preheader" [src/rnn.cpp:152]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %i to i64" [src/rnn.cpp:156]   --->   Operation 261 'zext' 'tmp_1' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i8 %i to i13" [src/rnn.cpp:156]   --->   Operation 262 'zext' 'tmp_1_cast' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%arr1_addr_1 = getelementptr inbounds [128 x float]* %arr1, i64 0, i64 %tmp_1" [src/rnn.cpp:156]   --->   Operation 263 'getelementptr' 'arr1_addr_1' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.17ns)   --->   "br label %.preheader33" [src/rnn.cpp:154]   --->   Operation 264 'br' <Predicate = (!exitcond23)> <Delay = 1.17>
ST_3 : Operation 265 [1/1] (1.17ns)   --->   "br label %meminst38" [src/rnn.cpp:159]   --->   Operation 265 'br' <Predicate = (exitcond23)> <Delay = 1.17>

State 4 <SV = 3> <Delay = 4.04>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_2, %1 ], [ 0, %.preheader33.preheader ]"   --->   Operation 266 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (1.14ns)   --->   "%exitcond22 = icmp eq i5 %j, -4" [src/rnn.cpp:154]   --->   Operation 267 'icmp' 'exitcond22' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 268 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (1.46ns)   --->   "%j_2 = add i5 %j, 1" [src/rnn.cpp:154]   --->   Operation 269 'add' 'j_2' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %exitcond22, label %.preheader86.loopexit, label %1" [src/rnn.cpp:154]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i5 %j to i11" [src/rnn.cpp:154]   --->   Operation 271 'zext' 'tmp_4_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_50 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %j, i7 0)" [src/rnn.cpp:154]   --->   Operation 272 'bitconcatenate' 'tmp_50' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_111_cast = zext i12 %tmp_50 to i13" [src/rnn.cpp:156]   --->   Operation 273 'zext' 'tmp_111_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (1.63ns)   --->   "%tmp_68 = add i13 %tmp_1_cast, %tmp_111_cast" [src/rnn.cpp:156]   --->   Operation 274 'add' 'tmp_68' <Predicate = (!exitcond22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i13 %tmp_68 to i64" [src/rnn.cpp:156]   --->   Operation 275 'zext' 'tmp_112_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%lstm_kernel_f_addr = getelementptr [3584 x float]* @lstm_kernel_f, i64 0, i64 %tmp_112_cast" [src/rnn.cpp:156]   --->   Operation 276 'getelementptr' 'lstm_kernel_f_addr' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (1.63ns)   --->   "%tmp_72 = add i11 %tmp_4_cast, %tmp_27" [src/rnn.cpp:156]   --->   Operation 277 'add' 'tmp_72' <Predicate = (!exitcond22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_120_cast = sext i11 %tmp_72 to i64" [src/rnn.cpp:156]   --->   Operation 278 'sext' 'tmp_120_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%img_line_addr = getelementptr [784 x float]* %img_line, i64 0, i64 %tmp_120_cast" [src/rnn.cpp:156]   --->   Operation 279 'getelementptr' 'img_line_addr' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_4 : Operation 280 [2/2] (2.41ns)   --->   "%img_line_load = load float* %img_line_addr, align 4" [src/rnn.cpp:156]   --->   Operation 280 'load' 'img_line_load' <Predicate = (!exitcond22)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 281 [2/2] (2.41ns)   --->   "%lstm_kernel_f_load = load float* %lstm_kernel_f_addr, align 4" [src/rnn.cpp:156]   --->   Operation 281 'load' 'lstm_kernel_f_load' <Predicate = (!exitcond22)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "br label %.preheader86"   --->   Operation 282 'br' <Predicate = (exitcond22)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 283 [1/2] (2.41ns)   --->   "%img_line_load = load float* %img_line_addr, align 4" [src/rnn.cpp:156]   --->   Operation 283 'load' 'img_line_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 284 [1/2] (2.41ns)   --->   "%lstm_kernel_f_load = load float* %lstm_kernel_f_addr, align 4" [src/rnn.cpp:156]   --->   Operation 284 'load' 'lstm_kernel_f_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 285 [3/3] (7.59ns)   --->   "%tmp_5 = fmul float %img_line_load, %lstm_kernel_f_load" [src/rnn.cpp:156]   --->   Operation 285 'fmul' 'tmp_5' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.59>
ST_7 : Operation 286 [2/3] (7.59ns)   --->   "%tmp_5 = fmul float %img_line_load, %lstm_kernel_f_load" [src/rnn.cpp:156]   --->   Operation 286 'fmul' 'tmp_5' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [2/2] (2.41ns)   --->   "%arr1_load = load float* %arr1_addr_1, align 4" [src/rnn.cpp:156]   --->   Operation 287 'load' 'arr1_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 7.59>
ST_8 : Operation 288 [1/3] (7.59ns)   --->   "%tmp_5 = fmul float %img_line_load, %lstm_kernel_f_load" [src/rnn.cpp:156]   --->   Operation 288 'fmul' 'tmp_5' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/2] (2.41ns)   --->   "%arr1_load = load float* %arr1_addr_1, align 4" [src/rnn.cpp:156]   --->   Operation 289 'load' 'arr1_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 290 [4/4] (7.28ns)   --->   "%tmp_6 = fadd float %arr1_load, %tmp_5" [src/rnn.cpp:156]   --->   Operation 290 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 291 [3/4] (7.28ns)   --->   "%tmp_6 = fadd float %arr1_load, %tmp_5" [src/rnn.cpp:156]   --->   Operation 291 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 292 [2/4] (7.28ns)   --->   "%tmp_6 = fadd float %arr1_load, %tmp_5" [src/rnn.cpp:156]   --->   Operation 292 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 293 [1/4] (7.28ns)   --->   "%tmp_6 = fadd float %arr1_load, %tmp_5" [src/rnn.cpp:156]   --->   Operation 293 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.41>
ST_13 : Operation 294 [1/1] (2.41ns)   --->   "store float %tmp_6, float* %arr1_addr_1, align 4" [src/rnn.cpp:156]   --->   Operation 294 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "br label %.preheader33" [src/rnn.cpp:154]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.41>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%invdar1 = phi i7 [ %indvarinc1, %meminst38 ], [ 0, %meminst38.preheader ]" [src/rnn.cpp:159]   --->   Operation 296 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (1.57ns)   --->   "%indvarinc1 = add i7 %invdar1, 1" [src/rnn.cpp:159]   --->   Operation 297 'add' 'indvarinc1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_2 = zext i7 %invdar1 to i64" [src/rnn.cpp:159]   --->   Operation 298 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%arr2_addr = getelementptr [128 x float]* %arr2, i64 0, i64 %tmp_2" [src/rnn.cpp:159]   --->   Operation 299 'getelementptr' 'arr2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr2_addr, align 4" [src/rnn.cpp:159]   --->   Operation 300 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 301 [1/1] (1.27ns)   --->   "%tmp_3 = icmp eq i7 %invdar1, -1" [src/rnn.cpp:159]   --->   Operation 301 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr2_str) nounwind"   --->   Operation 302 'specloopname' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 303 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader85.preheader, label %meminst38" [src/rnn.cpp:159]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (1.17ns)   --->   "br label %.preheader85" [src/rnn.cpp:161]   --->   Operation 305 'br' <Predicate = (tmp_3)> <Delay = 1.17>

State 15 <SV = 4> <Delay = 1.62>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%i1 = phi i8 [ %i_5, %.preheader85.loopexit ], [ 0, %.preheader85.preheader ]"   --->   Operation 306 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (1.33ns)   --->   "%exitcond21 = icmp eq i8 %i1, -128" [src/rnn.cpp:161]   --->   Operation 307 'icmp' 'exitcond21' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 308 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (1.62ns)   --->   "%i_5 = add i8 %i1, 1" [src/rnn.cpp:161]   --->   Operation 309 'add' 'i_5' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "br i1 %exitcond21, label %meminst41.preheader, label %.preheader32.preheader" [src/rnn.cpp:161]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %i1 to i64" [src/rnn.cpp:165]   --->   Operation 311 'zext' 'tmp_7' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i8 %i1 to i16" [src/rnn.cpp:165]   --->   Operation 312 'zext' 'tmp_7_cast' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%arr2_addr_1 = getelementptr inbounds [128 x float]* %arr2, i64 0, i64 %tmp_7" [src/rnn.cpp:165]   --->   Operation 313 'getelementptr' 'arr2_addr_1' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (1.17ns)   --->   "br label %.preheader32" [src/rnn.cpp:163]   --->   Operation 314 'br' <Predicate = (!exitcond21)> <Delay = 1.17>
ST_15 : Operation 315 [1/1] (1.17ns)   --->   "br label %meminst41" [src/rnn.cpp:168]   --->   Operation 315 'br' <Predicate = (exitcond21)> <Delay = 1.17>

State 16 <SV = 5> <Delay = 4.05>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%j2 = phi i8 [ %j_3, %2 ], [ 0, %.preheader32.preheader ]"   --->   Operation 316 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (1.33ns)   --->   "%exitcond20 = icmp eq i8 %j2, -128" [src/rnn.cpp:163]   --->   Operation 317 'icmp' 'exitcond20' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 318 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (1.62ns)   --->   "%j_3 = add i8 %j2, 1" [src/rnn.cpp:163]   --->   Operation 319 'add' 'j_3' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %exitcond20, label %.preheader85.loopexit, label %2" [src/rnn.cpp:163]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_10 = zext i8 %j2 to i64" [src/rnn.cpp:165]   --->   Operation 321 'zext' 'tmp_10' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_88 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %j2, i7 0)" [src/rnn.cpp:163]   --->   Operation 322 'bitconcatenate' 'tmp_88' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i15 %tmp_88 to i16" [src/rnn.cpp:165]   --->   Operation 323 'zext' 'tmp_122_cast' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (1.63ns)   --->   "%tmp_89 = add i16 %tmp_7_cast, %tmp_122_cast" [src/rnn.cpp:165]   --->   Operation 324 'add' 'tmp_89' <Predicate = (!exitcond20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_130_cast = zext i16 %tmp_89 to i64" [src/rnn.cpp:165]   --->   Operation 325 'zext' 'tmp_130_cast' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%lstm_recurrent_kerne_5 = getelementptr [16384 x float]* @lstm_recurrent_kerne_3, i64 0, i64 %tmp_130_cast" [src/rnn.cpp:165]   --->   Operation 326 'getelementptr' 'lstm_recurrent_kerne_5' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%h_addr = getelementptr inbounds [128 x float]* @h, i64 0, i64 %tmp_10" [src/rnn.cpp:165]   --->   Operation 327 'getelementptr' 'h_addr' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_16 : Operation 328 [2/2] (2.41ns)   --->   "%h_load = load float* %h_addr, align 4" [src/rnn.cpp:165]   --->   Operation 328 'load' 'h_load' <Predicate = (!exitcond20)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 329 [2/2] (2.41ns)   --->   "%lstm_recurrent_kerne_6 = load float* %lstm_recurrent_kerne_5, align 4" [src/rnn.cpp:165]   --->   Operation 329 'load' 'lstm_recurrent_kerne_6' <Predicate = (!exitcond20)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "br label %.preheader85"   --->   Operation 330 'br' <Predicate = (exitcond20)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.41>
ST_17 : Operation 331 [1/2] (2.41ns)   --->   "%h_load = load float* %h_addr, align 4" [src/rnn.cpp:165]   --->   Operation 331 'load' 'h_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 332 [1/2] (2.41ns)   --->   "%lstm_recurrent_kerne_6 = load float* %lstm_recurrent_kerne_5, align 4" [src/rnn.cpp:165]   --->   Operation 332 'load' 'lstm_recurrent_kerne_6' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 18 <SV = 7> <Delay = 7.59>
ST_18 : Operation 333 [3/3] (7.59ns)   --->   "%tmp_11 = fmul float %h_load, %lstm_recurrent_kerne_6" [src/rnn.cpp:165]   --->   Operation 333 'fmul' 'tmp_11' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 7.59>
ST_19 : Operation 334 [2/3] (7.59ns)   --->   "%tmp_11 = fmul float %h_load, %lstm_recurrent_kerne_6" [src/rnn.cpp:165]   --->   Operation 334 'fmul' 'tmp_11' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [2/2] (2.41ns)   --->   "%arr2_load = load float* %arr2_addr_1, align 4" [src/rnn.cpp:165]   --->   Operation 335 'load' 'arr2_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 20 <SV = 9> <Delay = 7.59>
ST_20 : Operation 336 [1/3] (7.59ns)   --->   "%tmp_11 = fmul float %h_load, %lstm_recurrent_kerne_6" [src/rnn.cpp:165]   --->   Operation 336 'fmul' 'tmp_11' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [1/2] (2.41ns)   --->   "%arr2_load = load float* %arr2_addr_1, align 4" [src/rnn.cpp:165]   --->   Operation 337 'load' 'arr2_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 21 <SV = 10> <Delay = 7.28>
ST_21 : Operation 338 [4/4] (7.28ns)   --->   "%tmp_12 = fadd float %arr2_load, %tmp_11" [src/rnn.cpp:165]   --->   Operation 338 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 7.28>
ST_22 : Operation 339 [3/4] (7.28ns)   --->   "%tmp_12 = fadd float %arr2_load, %tmp_11" [src/rnn.cpp:165]   --->   Operation 339 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 7.28>
ST_23 : Operation 340 [2/4] (7.28ns)   --->   "%tmp_12 = fadd float %arr2_load, %tmp_11" [src/rnn.cpp:165]   --->   Operation 340 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 7.28>
ST_24 : Operation 341 [1/4] (7.28ns)   --->   "%tmp_12 = fadd float %arr2_load, %tmp_11" [src/rnn.cpp:165]   --->   Operation 341 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 2.41>
ST_25 : Operation 342 [1/1] (2.41ns)   --->   "store float %tmp_12, float* %arr2_addr_1, align 4" [src/rnn.cpp:165]   --->   Operation 342 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "br label %.preheader32" [src/rnn.cpp:163]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 5> <Delay = 2.41>
ST_26 : Operation 344 [1/1] (0.00ns)   --->   "%invdar2 = phi i7 [ %indvarinc2, %meminst41 ], [ 0, %meminst41.preheader ]" [src/rnn.cpp:168]   --->   Operation 344 'phi' 'invdar2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 345 [1/1] (1.57ns)   --->   "%indvarinc2 = add i7 %invdar2, 1" [src/rnn.cpp:168]   --->   Operation 345 'add' 'indvarinc2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_8 = zext i7 %invdar2 to i64" [src/rnn.cpp:168]   --->   Operation 346 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%arr3_addr = getelementptr [128 x float]* %arr3, i64 0, i64 %tmp_8" [src/rnn.cpp:168]   --->   Operation 347 'getelementptr' 'arr3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr3_addr, align 4" [src/rnn.cpp:168]   --->   Operation 348 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 349 [1/1] (1.27ns)   --->   "%tmp_9 = icmp eq i7 %invdar2, -1" [src/rnn.cpp:168]   --->   Operation 349 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr3_str) nounwind"   --->   Operation 350 'specloopname' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 351 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader84.preheader, label %meminst41" [src/rnn.cpp:168]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (1.17ns)   --->   "br label %.preheader84" [src/rnn.cpp:170]   --->   Operation 353 'br' <Predicate = (tmp_9)> <Delay = 1.17>

State 27 <SV = 6> <Delay = 2.41>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%i3 = phi i8 [ %i_6, %7 ], [ 0, %.preheader84.preheader ]"   --->   Operation 354 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 355 [1/1] (1.33ns)   --->   "%exitcond19 = icmp eq i8 %i3, -128" [src/rnn.cpp:170]   --->   Operation 355 'icmp' 'exitcond19' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 356 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 357 [1/1] (1.62ns)   --->   "%i_6 = add i8 %i3, 1" [src/rnn.cpp:170]   --->   Operation 357 'add' 'i_6' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 358 [1/1] (0.00ns)   --->   "br i1 %exitcond19, label %meminst44.preheader, label %3" [src/rnn.cpp:170]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_13 = zext i8 %i3 to i64" [src/rnn.cpp:172]   --->   Operation 359 'zext' 'tmp_13' <Predicate = (!exitcond19)> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%arr1_addr_2 = getelementptr inbounds [128 x float]* %arr1, i64 0, i64 %tmp_13" [src/rnn.cpp:172]   --->   Operation 360 'getelementptr' 'arr1_addr_2' <Predicate = (!exitcond19)> <Delay = 0.00>
ST_27 : Operation 361 [2/2] (2.41ns)   --->   "%arr1_load_1 = load float* %arr1_addr_2, align 4" [src/rnn.cpp:172]   --->   Operation 361 'load' 'arr1_load_1' <Predicate = (!exitcond19)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 362 [1/1] (0.00ns)   --->   "%arr2_addr_2 = getelementptr inbounds [128 x float]* %arr2, i64 0, i64 %tmp_13" [src/rnn.cpp:172]   --->   Operation 362 'getelementptr' 'arr2_addr_2' <Predicate = (!exitcond19)> <Delay = 0.00>
ST_27 : Operation 363 [2/2] (2.41ns)   --->   "%arr2_load_1 = load float* %arr2_addr_2, align 4" [src/rnn.cpp:172]   --->   Operation 363 'load' 'arr2_load_1' <Predicate = (!exitcond19)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_27 : Operation 364 [1/1] (0.00ns)   --->   "%lstm_bias_f_addr = getelementptr inbounds [128 x float]* @lstm_bias_f, i64 0, i64 %tmp_13" [src/rnn.cpp:172]   --->   Operation 364 'getelementptr' 'lstm_bias_f_addr' <Predicate = (!exitcond19)> <Delay = 0.00>
ST_27 : Operation 365 [2/2] (2.41ns)   --->   "%lstm_bias_f_load = load float* %lstm_bias_f_addr, align 4" [src/rnn.cpp:172]   --->   Operation 365 'load' 'lstm_bias_f_load' <Predicate = (!exitcond19)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%arr3_addr_1 = getelementptr inbounds [128 x float]* %arr3, i64 0, i64 %tmp_13" [src/rnn.cpp:172]   --->   Operation 366 'getelementptr' 'arr3_addr_1' <Predicate = (!exitcond19)> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (1.17ns)   --->   "br label %meminst44" [src/rnn.cpp:182]   --->   Operation 367 'br' <Predicate = (exitcond19)> <Delay = 1.17>

State 28 <SV = 7> <Delay = 2.41>
ST_28 : Operation 368 [1/2] (2.41ns)   --->   "%arr1_load_1 = load float* %arr1_addr_2, align 4" [src/rnn.cpp:172]   --->   Operation 368 'load' 'arr1_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 369 [1/2] (2.41ns)   --->   "%arr2_load_1 = load float* %arr2_addr_2, align 4" [src/rnn.cpp:172]   --->   Operation 369 'load' 'arr2_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_28 : Operation 370 [1/2] (2.41ns)   --->   "%lstm_bias_f_load = load float* %lstm_bias_f_addr, align 4" [src/rnn.cpp:172]   --->   Operation 370 'load' 'lstm_bias_f_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 29 <SV = 8> <Delay = 7.28>
ST_29 : Operation 371 [4/4] (7.28ns)   --->   "%tmp_14 = fadd float %arr1_load_1, %arr2_load_1" [src/rnn.cpp:172]   --->   Operation 371 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 9> <Delay = 7.28>
ST_30 : Operation 372 [3/4] (7.28ns)   --->   "%tmp_14 = fadd float %arr1_load_1, %arr2_load_1" [src/rnn.cpp:172]   --->   Operation 372 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 10> <Delay = 7.28>
ST_31 : Operation 373 [2/4] (7.28ns)   --->   "%tmp_14 = fadd float %arr1_load_1, %arr2_load_1" [src/rnn.cpp:172]   --->   Operation 373 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 11> <Delay = 7.28>
ST_32 : Operation 374 [1/4] (7.28ns)   --->   "%tmp_14 = fadd float %arr1_load_1, %arr2_load_1" [src/rnn.cpp:172]   --->   Operation 374 'fadd' 'tmp_14' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 12> <Delay = 7.28>
ST_33 : Operation 375 [4/4] (7.28ns)   --->   "%tmp_15 = fadd float %tmp_14, %lstm_bias_f_load" [src/rnn.cpp:172]   --->   Operation 375 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 13> <Delay = 7.28>
ST_34 : Operation 376 [3/4] (7.28ns)   --->   "%tmp_15 = fadd float %tmp_14, %lstm_bias_f_load" [src/rnn.cpp:172]   --->   Operation 376 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 14> <Delay = 7.28>
ST_35 : Operation 377 [2/4] (7.28ns)   --->   "%tmp_15 = fadd float %tmp_14, %lstm_bias_f_load" [src/rnn.cpp:172]   --->   Operation 377 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 7.28>
ST_36 : Operation 378 [1/4] (7.28ns)   --->   "%tmp_15 = fadd float %tmp_14, %lstm_bias_f_load" [src/rnn.cpp:172]   --->   Operation 378 'fadd' 'tmp_15' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 3.80>
ST_37 : Operation 379 [1/1] (3.80ns)   --->   "%tmp_16 = fpext float %tmp_15 to double" [src/rnn.cpp:174]   --->   Operation 379 'fpext' 'tmp_16' <Predicate = true> <Delay = 3.80> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 17> <Delay = 7.35>
ST_38 : Operation 380 [5/5] (7.35ns)   --->   "%tmp_17 = fmul double %tmp_16, 2.000000e-01" [src/rnn.cpp:174]   --->   Operation 380 'dmul' 'tmp_17' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 7.35>
ST_39 : Operation 381 [4/5] (7.35ns)   --->   "%tmp_17 = fmul double %tmp_16, 2.000000e-01" [src/rnn.cpp:174]   --->   Operation 381 'dmul' 'tmp_17' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 19> <Delay = 7.35>
ST_40 : Operation 382 [3/5] (7.35ns)   --->   "%tmp_17 = fmul double %tmp_16, 2.000000e-01" [src/rnn.cpp:174]   --->   Operation 382 'dmul' 'tmp_17' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 20> <Delay = 7.35>
ST_41 : Operation 383 [2/5] (7.35ns)   --->   "%tmp_17 = fmul double %tmp_16, 2.000000e-01" [src/rnn.cpp:174]   --->   Operation 383 'dmul' 'tmp_17' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 21> <Delay = 7.35>
ST_42 : Operation 384 [1/5] (7.35ns)   --->   "%tmp_17 = fmul double %tmp_16, 2.000000e-01" [src/rnn.cpp:174]   --->   Operation 384 'dmul' 'tmp_17' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 22> <Delay = 6.68>
ST_43 : Operation 385 [5/5] (6.68ns)   --->   "%tmp_18 = fadd double %tmp_17, 5.000000e-01" [src/rnn.cpp:174]   --->   Operation 385 'dadd' 'tmp_18' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 23> <Delay = 6.68>
ST_44 : Operation 386 [4/5] (6.68ns)   --->   "%tmp_18 = fadd double %tmp_17, 5.000000e-01" [src/rnn.cpp:174]   --->   Operation 386 'dadd' 'tmp_18' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 24> <Delay = 6.68>
ST_45 : Operation 387 [3/5] (6.68ns)   --->   "%tmp_18 = fadd double %tmp_17, 5.000000e-01" [src/rnn.cpp:174]   --->   Operation 387 'dadd' 'tmp_18' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 25> <Delay = 6.68>
ST_46 : Operation 388 [2/5] (6.68ns)   --->   "%tmp_18 = fadd double %tmp_17, 5.000000e-01" [src/rnn.cpp:174]   --->   Operation 388 'dadd' 'tmp_18' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 26> <Delay = 6.68>
ST_47 : Operation 389 [1/5] (6.68ns)   --->   "%tmp_18 = fadd double %tmp_17, 5.000000e-01" [src/rnn.cpp:174]   --->   Operation 389 'dadd' 'tmp_18' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 27> <Delay = 5.00>
ST_48 : Operation 390 [1/1] (5.00ns)   --->   "%tmp_19 = fptrunc double %tmp_18 to float" [src/rnn.cpp:174]   --->   Operation 390 'fptrunc' 'tmp_19' <Predicate = true> <Delay = 5.00> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 5.00> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 28> <Delay = 5.43>
ST_49 : Operation 391 [1/1] (2.41ns)   --->   "store float %tmp_19, float* %arr3_addr_1, align 4" [src/rnn.cpp:174]   --->   Operation 391 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_49 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_19_to_int = bitcast float %tmp_19 to i32" [src/rnn.cpp:175]   --->   Operation 392 'bitcast' 'tmp_19_to_int' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_19_to_int, i32 23, i32 30)" [src/rnn.cpp:175]   --->   Operation 393 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i32 %tmp_19_to_int to i23" [src/rnn.cpp:175]   --->   Operation 394 'trunc' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 395 [1/1] (1.33ns)   --->   "%notlhs = icmp ne i8 %tmp_20, -1" [src/rnn.cpp:175]   --->   Operation 395 'icmp' 'notlhs' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 396 [1/1] (1.83ns)   --->   "%notrhs = icmp eq i23 %tmp_106, 0" [src/rnn.cpp:175]   --->   Operation 396 'icmp' 'notrhs' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 397 [1/1] (0.71ns)   --->   "%tmp_43 = or i1 %notrhs, %notlhs" [src/rnn.cpp:175]   --->   Operation 397 'or' 'tmp_43' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 398 [1/1] (4.71ns)   --->   "%tmp_46 = fcmp ogt float %tmp_19, 2.500000e+00" [src/rnn.cpp:175]   --->   Operation 398 'fcmp' 'tmp_46' <Predicate = true> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 399 [1/1] (0.71ns)   --->   "%tmp_65 = and i1 %tmp_43, %tmp_46" [src/rnn.cpp:175]   --->   Operation 399 'and' 'tmp_65' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %tmp_65, label %4, label %5" [src/rnn.cpp:175]   --->   Operation 400 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 401 [1/1] (4.71ns)   --->   "%tmp_101 = fcmp olt float %tmp_19, -2.500000e+00" [src/rnn.cpp:177]   --->   Operation 401 'fcmp' 'tmp_101' <Predicate = (!tmp_65)> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 402 [1/1] (0.71ns)   --->   "%tmp_102 = and i1 %tmp_43, %tmp_101" [src/rnn.cpp:177]   --->   Operation 402 'and' 'tmp_102' <Predicate = (!tmp_65)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 403 [1/1] (0.00ns)   --->   "br i1 %tmp_102, label %6, label %._crit_edge" [src/rnn.cpp:177]   --->   Operation 403 'br' <Predicate = (!tmp_65)> <Delay = 0.00>

State 50 <SV = 29> <Delay = 2.41>
ST_50 : Operation 404 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr3_addr_1, align 4" [src/rnn.cpp:178]   --->   Operation 404 'store' <Predicate = (!tmp_65 & tmp_102)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_50 : Operation 405 [1/1] (0.00ns)   --->   "br label %._crit_edge" [src/rnn.cpp:178]   --->   Operation 405 'br' <Predicate = (!tmp_65 & tmp_102)> <Delay = 0.00>
ST_50 : Operation 406 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 406 'br' <Predicate = (!tmp_65)> <Delay = 0.00>
ST_50 : Operation 407 [1/1] (2.41ns)   --->   "store float 1.000000e+00, float* %arr3_addr_1, align 4" [src/rnn.cpp:176]   --->   Operation 407 'store' <Predicate = (tmp_65)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_50 : Operation 408 [1/1] (0.00ns)   --->   "br label %7" [src/rnn.cpp:176]   --->   Operation 408 'br' <Predicate = (tmp_65)> <Delay = 0.00>
ST_50 : Operation 409 [1/1] (0.00ns)   --->   "br label %.preheader84" [src/rnn.cpp:170]   --->   Operation 409 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 7> <Delay = 2.41>
ST_51 : Operation 410 [1/1] (0.00ns)   --->   "%invdar3 = phi i7 [ %indvarinc3, %meminst44 ], [ 0, %meminst44.preheader ]" [src/rnn.cpp:182]   --->   Operation 410 'phi' 'invdar3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 411 [1/1] (1.57ns)   --->   "%indvarinc3 = add i7 %invdar3, 1" [src/rnn.cpp:182]   --->   Operation 411 'add' 'indvarinc3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_21 = zext i7 %invdar3 to i64" [src/rnn.cpp:182]   --->   Operation 412 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 413 [1/1] (0.00ns)   --->   "%arr4_addr = getelementptr [128 x float]* %arr4, i64 0, i64 %tmp_21" [src/rnn.cpp:182]   --->   Operation 413 'getelementptr' 'arr4_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 414 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr4_addr, align 4" [src/rnn.cpp:182]   --->   Operation 414 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_51 : Operation 415 [1/1] (1.27ns)   --->   "%tmp_22 = icmp eq i7 %invdar3, -1" [src/rnn.cpp:182]   --->   Operation 415 'icmp' 'tmp_22' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 416 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr4_str) nounwind"   --->   Operation 416 'specloopname' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 417 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 417 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %tmp_22, label %.preheader83.preheader, label %meminst44" [src/rnn.cpp:182]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 419 [1/1] (1.17ns)   --->   "br label %.preheader83" [src/rnn.cpp:184]   --->   Operation 419 'br' <Predicate = (tmp_22)> <Delay = 1.17>

State 52 <SV = 8> <Delay = 1.62>
ST_52 : Operation 420 [1/1] (0.00ns)   --->   "%i4 = phi i8 [ %i_7, %.preheader83.loopexit ], [ 0, %.preheader83.preheader ]"   --->   Operation 420 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 421 [1/1] (1.33ns)   --->   "%exitcond18 = icmp eq i8 %i4, -128" [src/rnn.cpp:184]   --->   Operation 421 'icmp' 'exitcond18' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 422 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 422 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 423 [1/1] (1.62ns)   --->   "%i_7 = add i8 %i4, 1" [src/rnn.cpp:184]   --->   Operation 423 'add' 'i_7' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %exitcond18, label %meminst47.preheader, label %.preheader31.preheader" [src/rnn.cpp:184]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_24 = zext i8 %i4 to i64" [src/rnn.cpp:188]   --->   Operation 425 'zext' 'tmp_24' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_52 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i8 %i4 to i13" [src/rnn.cpp:188]   --->   Operation 426 'zext' 'tmp_24_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_52 : Operation 427 [1/1] (0.00ns)   --->   "%arr4_addr_1 = getelementptr inbounds [128 x float]* %arr4, i64 0, i64 %tmp_24" [src/rnn.cpp:188]   --->   Operation 427 'getelementptr' 'arr4_addr_1' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_52 : Operation 428 [1/1] (1.17ns)   --->   "br label %.preheader31" [src/rnn.cpp:186]   --->   Operation 428 'br' <Predicate = (!exitcond18)> <Delay = 1.17>
ST_52 : Operation 429 [1/1] (1.17ns)   --->   "br label %meminst47" [src/rnn.cpp:191]   --->   Operation 429 'br' <Predicate = (exitcond18)> <Delay = 1.17>

State 53 <SV = 9> <Delay = 4.04>
ST_53 : Operation 430 [1/1] (0.00ns)   --->   "%j5 = phi i5 [ %j_4, %8 ], [ 0, %.preheader31.preheader ]"   --->   Operation 430 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 431 [1/1] (1.14ns)   --->   "%exitcond17 = icmp eq i5 %j5, -4" [src/rnn.cpp:186]   --->   Operation 431 'icmp' 'exitcond17' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 432 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 432 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 433 [1/1] (1.46ns)   --->   "%j_4 = add i5 %j5, 1" [src/rnn.cpp:186]   --->   Operation 433 'add' 'j_4' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 434 [1/1] (0.00ns)   --->   "br i1 %exitcond17, label %.preheader83.loopexit, label %8" [src/rnn.cpp:186]   --->   Operation 434 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i5 %j5 to i11" [src/rnn.cpp:186]   --->   Operation 435 'zext' 'tmp_27_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_53 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_110 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %j5, i7 0)" [src/rnn.cpp:186]   --->   Operation 436 'bitconcatenate' 'tmp_110' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_53 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_132_cast = zext i12 %tmp_110 to i13" [src/rnn.cpp:188]   --->   Operation 437 'zext' 'tmp_132_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_53 : Operation 438 [1/1] (1.63ns)   --->   "%tmp_111 = add i13 %tmp_24_cast, %tmp_132_cast" [src/rnn.cpp:188]   --->   Operation 438 'add' 'tmp_111' <Predicate = (!exitcond17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_140_cast = zext i13 %tmp_111 to i64" [src/rnn.cpp:188]   --->   Operation 439 'zext' 'tmp_140_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_53 : Operation 440 [1/1] (0.00ns)   --->   "%lstm_kernel_i_addr = getelementptr [3584 x float]* @lstm_kernel_i, i64 0, i64 %tmp_140_cast" [src/rnn.cpp:188]   --->   Operation 440 'getelementptr' 'lstm_kernel_i_addr' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_53 : Operation 441 [1/1] (1.63ns)   --->   "%tmp_112 = add i11 %tmp_27_cast, %tmp_27" [src/rnn.cpp:188]   --->   Operation 441 'add' 'tmp_112' <Predicate = (!exitcond17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_141_cast = sext i11 %tmp_112 to i64" [src/rnn.cpp:188]   --->   Operation 442 'sext' 'tmp_141_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_53 : Operation 443 [1/1] (0.00ns)   --->   "%img_line_addr_1 = getelementptr [784 x float]* %img_line, i64 0, i64 %tmp_141_cast" [src/rnn.cpp:188]   --->   Operation 443 'getelementptr' 'img_line_addr_1' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_53 : Operation 444 [2/2] (2.41ns)   --->   "%img_line_load_1 = load float* %img_line_addr_1, align 4" [src/rnn.cpp:188]   --->   Operation 444 'load' 'img_line_load_1' <Predicate = (!exitcond17)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_53 : Operation 445 [2/2] (2.41ns)   --->   "%lstm_kernel_i_load = load float* %lstm_kernel_i_addr, align 4" [src/rnn.cpp:188]   --->   Operation 445 'load' 'lstm_kernel_i_load' <Predicate = (!exitcond17)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_53 : Operation 446 [1/1] (0.00ns)   --->   "br label %.preheader83"   --->   Operation 446 'br' <Predicate = (exitcond17)> <Delay = 0.00>

State 54 <SV = 10> <Delay = 2.41>
ST_54 : Operation 447 [1/2] (2.41ns)   --->   "%img_line_load_1 = load float* %img_line_addr_1, align 4" [src/rnn.cpp:188]   --->   Operation 447 'load' 'img_line_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_54 : Operation 448 [1/2] (2.41ns)   --->   "%lstm_kernel_i_load = load float* %lstm_kernel_i_addr, align 4" [src/rnn.cpp:188]   --->   Operation 448 'load' 'lstm_kernel_i_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 55 <SV = 11> <Delay = 7.59>
ST_55 : Operation 449 [3/3] (7.59ns)   --->   "%tmp_28 = fmul float %img_line_load_1, %lstm_kernel_i_load" [src/rnn.cpp:188]   --->   Operation 449 'fmul' 'tmp_28' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 12> <Delay = 7.59>
ST_56 : Operation 450 [2/3] (7.59ns)   --->   "%tmp_28 = fmul float %img_line_load_1, %lstm_kernel_i_load" [src/rnn.cpp:188]   --->   Operation 450 'fmul' 'tmp_28' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 451 [2/2] (2.41ns)   --->   "%arr4_load = load float* %arr4_addr_1, align 4" [src/rnn.cpp:188]   --->   Operation 451 'load' 'arr4_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 57 <SV = 13> <Delay = 7.59>
ST_57 : Operation 452 [1/3] (7.59ns)   --->   "%tmp_28 = fmul float %img_line_load_1, %lstm_kernel_i_load" [src/rnn.cpp:188]   --->   Operation 452 'fmul' 'tmp_28' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 453 [1/2] (2.41ns)   --->   "%arr4_load = load float* %arr4_addr_1, align 4" [src/rnn.cpp:188]   --->   Operation 453 'load' 'arr4_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 58 <SV = 14> <Delay = 7.28>
ST_58 : Operation 454 [4/4] (7.28ns)   --->   "%tmp_29 = fadd float %arr4_load, %tmp_28" [src/rnn.cpp:188]   --->   Operation 454 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 15> <Delay = 7.28>
ST_59 : Operation 455 [3/4] (7.28ns)   --->   "%tmp_29 = fadd float %arr4_load, %tmp_28" [src/rnn.cpp:188]   --->   Operation 455 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 16> <Delay = 7.28>
ST_60 : Operation 456 [2/4] (7.28ns)   --->   "%tmp_29 = fadd float %arr4_load, %tmp_28" [src/rnn.cpp:188]   --->   Operation 456 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 7.28>
ST_61 : Operation 457 [1/4] (7.28ns)   --->   "%tmp_29 = fadd float %arr4_load, %tmp_28" [src/rnn.cpp:188]   --->   Operation 457 'fadd' 'tmp_29' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 2.41>
ST_62 : Operation 458 [1/1] (2.41ns)   --->   "store float %tmp_29, float* %arr4_addr_1, align 4" [src/rnn.cpp:188]   --->   Operation 458 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_62 : Operation 459 [1/1] (0.00ns)   --->   "br label %.preheader31" [src/rnn.cpp:186]   --->   Operation 459 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 9> <Delay = 2.41>
ST_63 : Operation 460 [1/1] (0.00ns)   --->   "%invdar4 = phi i7 [ %indvarinc4, %meminst47 ], [ 0, %meminst47.preheader ]" [src/rnn.cpp:191]   --->   Operation 460 'phi' 'invdar4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 461 [1/1] (1.57ns)   --->   "%indvarinc4 = add i7 %invdar4, 1" [src/rnn.cpp:191]   --->   Operation 461 'add' 'indvarinc4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_25 = zext i7 %invdar4 to i64" [src/rnn.cpp:191]   --->   Operation 462 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 463 [1/1] (0.00ns)   --->   "%arr5_addr = getelementptr [128 x float]* %arr5, i64 0, i64 %tmp_25" [src/rnn.cpp:191]   --->   Operation 463 'getelementptr' 'arr5_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 464 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr5_addr, align 4" [src/rnn.cpp:191]   --->   Operation 464 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_63 : Operation 465 [1/1] (1.27ns)   --->   "%tmp_26 = icmp eq i7 %invdar4, -1" [src/rnn.cpp:191]   --->   Operation 465 'icmp' 'tmp_26' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 466 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr5_str) nounwind"   --->   Operation 466 'specloopname' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 467 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 467 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 468 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %.preheader82.preheader, label %meminst47" [src/rnn.cpp:191]   --->   Operation 468 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 469 [1/1] (1.17ns)   --->   "br label %.preheader82" [src/rnn.cpp:193]   --->   Operation 469 'br' <Predicate = (tmp_26)> <Delay = 1.17>

State 64 <SV = 10> <Delay = 1.62>
ST_64 : Operation 470 [1/1] (0.00ns)   --->   "%i6 = phi i8 [ %i_8, %.preheader82.loopexit ], [ 0, %.preheader82.preheader ]"   --->   Operation 470 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 471 [1/1] (1.33ns)   --->   "%exitcond16 = icmp eq i8 %i6, -128" [src/rnn.cpp:193]   --->   Operation 471 'icmp' 'exitcond16' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 472 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 472 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 473 [1/1] (1.62ns)   --->   "%i_8 = add i8 %i6, 1" [src/rnn.cpp:193]   --->   Operation 473 'add' 'i_8' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 474 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %meminst50.preheader, label %.preheader30.preheader" [src/rnn.cpp:193]   --->   Operation 474 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_30 = zext i8 %i6 to i64" [src/rnn.cpp:197]   --->   Operation 475 'zext' 'tmp_30' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_64 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i8 %i6 to i16" [src/rnn.cpp:197]   --->   Operation 476 'zext' 'tmp_30_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_64 : Operation 477 [1/1] (0.00ns)   --->   "%arr5_addr_1 = getelementptr inbounds [128 x float]* %arr5, i64 0, i64 %tmp_30" [src/rnn.cpp:197]   --->   Operation 477 'getelementptr' 'arr5_addr_1' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_64 : Operation 478 [1/1] (1.17ns)   --->   "br label %.preheader30" [src/rnn.cpp:195]   --->   Operation 478 'br' <Predicate = (!exitcond16)> <Delay = 1.17>
ST_64 : Operation 479 [1/1] (1.17ns)   --->   "br label %meminst50" [src/rnn.cpp:200]   --->   Operation 479 'br' <Predicate = (exitcond16)> <Delay = 1.17>

State 65 <SV = 11> <Delay = 4.05>
ST_65 : Operation 480 [1/1] (0.00ns)   --->   "%j7 = phi i8 [ %j_5, %9 ], [ 0, %.preheader30.preheader ]"   --->   Operation 480 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 481 [1/1] (1.33ns)   --->   "%exitcond15 = icmp eq i8 %j7, -128" [src/rnn.cpp:195]   --->   Operation 481 'icmp' 'exitcond15' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 482 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 482 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 483 [1/1] (1.62ns)   --->   "%j_5 = add i8 %j7, 1" [src/rnn.cpp:195]   --->   Operation 483 'add' 'j_5' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %.preheader82.loopexit, label %9" [src/rnn.cpp:195]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_33 = zext i8 %j7 to i64" [src/rnn.cpp:197]   --->   Operation 485 'zext' 'tmp_33' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_65 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_116 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %j7, i7 0)" [src/rnn.cpp:195]   --->   Operation 486 'bitconcatenate' 'tmp_116' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_65 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_145_cast = zext i15 %tmp_116 to i16" [src/rnn.cpp:197]   --->   Operation 487 'zext' 'tmp_145_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_65 : Operation 488 [1/1] (1.63ns)   --->   "%tmp_120 = add i16 %tmp_30_cast, %tmp_145_cast" [src/rnn.cpp:197]   --->   Operation 488 'add' 'tmp_120' <Predicate = (!exitcond15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_146_cast = zext i16 %tmp_120 to i64" [src/rnn.cpp:197]   --->   Operation 489 'zext' 'tmp_146_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_65 : Operation 490 [1/1] (0.00ns)   --->   "%lstm_recurrent_kerne_7 = getelementptr [16384 x float]* @lstm_recurrent_kerne_4, i64 0, i64 %tmp_146_cast" [src/rnn.cpp:197]   --->   Operation 490 'getelementptr' 'lstm_recurrent_kerne_7' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_65 : Operation 491 [1/1] (0.00ns)   --->   "%h_addr_1 = getelementptr inbounds [128 x float]* @h, i64 0, i64 %tmp_33" [src/rnn.cpp:197]   --->   Operation 491 'getelementptr' 'h_addr_1' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_65 : Operation 492 [2/2] (2.41ns)   --->   "%h_load_1 = load float* %h_addr_1, align 4" [src/rnn.cpp:197]   --->   Operation 492 'load' 'h_load_1' <Predicate = (!exitcond15)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_65 : Operation 493 [2/2] (2.41ns)   --->   "%lstm_recurrent_kerne_8 = load float* %lstm_recurrent_kerne_7, align 4" [src/rnn.cpp:197]   --->   Operation 493 'load' 'lstm_recurrent_kerne_8' <Predicate = (!exitcond15)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_65 : Operation 494 [1/1] (0.00ns)   --->   "br label %.preheader82"   --->   Operation 494 'br' <Predicate = (exitcond15)> <Delay = 0.00>

State 66 <SV = 12> <Delay = 2.41>
ST_66 : Operation 495 [1/2] (2.41ns)   --->   "%h_load_1 = load float* %h_addr_1, align 4" [src/rnn.cpp:197]   --->   Operation 495 'load' 'h_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_66 : Operation 496 [1/2] (2.41ns)   --->   "%lstm_recurrent_kerne_8 = load float* %lstm_recurrent_kerne_7, align 4" [src/rnn.cpp:197]   --->   Operation 496 'load' 'lstm_recurrent_kerne_8' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 67 <SV = 13> <Delay = 7.59>
ST_67 : Operation 497 [3/3] (7.59ns)   --->   "%tmp_34 = fmul float %h_load_1, %lstm_recurrent_kerne_8" [src/rnn.cpp:197]   --->   Operation 497 'fmul' 'tmp_34' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 14> <Delay = 7.59>
ST_68 : Operation 498 [2/3] (7.59ns)   --->   "%tmp_34 = fmul float %h_load_1, %lstm_recurrent_kerne_8" [src/rnn.cpp:197]   --->   Operation 498 'fmul' 'tmp_34' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 499 [2/2] (2.41ns)   --->   "%arr5_load = load float* %arr5_addr_1, align 4" [src/rnn.cpp:197]   --->   Operation 499 'load' 'arr5_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 69 <SV = 15> <Delay = 7.59>
ST_69 : Operation 500 [1/3] (7.59ns)   --->   "%tmp_34 = fmul float %h_load_1, %lstm_recurrent_kerne_8" [src/rnn.cpp:197]   --->   Operation 500 'fmul' 'tmp_34' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 501 [1/2] (2.41ns)   --->   "%arr5_load = load float* %arr5_addr_1, align 4" [src/rnn.cpp:197]   --->   Operation 501 'load' 'arr5_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 70 <SV = 16> <Delay = 7.28>
ST_70 : Operation 502 [4/4] (7.28ns)   --->   "%tmp_35 = fadd float %arr5_load, %tmp_34" [src/rnn.cpp:197]   --->   Operation 502 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 17> <Delay = 7.28>
ST_71 : Operation 503 [3/4] (7.28ns)   --->   "%tmp_35 = fadd float %arr5_load, %tmp_34" [src/rnn.cpp:197]   --->   Operation 503 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 18> <Delay = 7.28>
ST_72 : Operation 504 [2/4] (7.28ns)   --->   "%tmp_35 = fadd float %arr5_load, %tmp_34" [src/rnn.cpp:197]   --->   Operation 504 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 19> <Delay = 7.28>
ST_73 : Operation 505 [1/4] (7.28ns)   --->   "%tmp_35 = fadd float %arr5_load, %tmp_34" [src/rnn.cpp:197]   --->   Operation 505 'fadd' 'tmp_35' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 20> <Delay = 2.41>
ST_74 : Operation 506 [1/1] (2.41ns)   --->   "store float %tmp_35, float* %arr5_addr_1, align 4" [src/rnn.cpp:197]   --->   Operation 506 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_74 : Operation 507 [1/1] (0.00ns)   --->   "br label %.preheader30" [src/rnn.cpp:195]   --->   Operation 507 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 11> <Delay = 2.41>
ST_75 : Operation 508 [1/1] (0.00ns)   --->   "%invdar5 = phi i7 [ %indvarinc5, %meminst50 ], [ 0, %meminst50.preheader ]" [src/rnn.cpp:200]   --->   Operation 508 'phi' 'invdar5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 509 [1/1] (1.57ns)   --->   "%indvarinc5 = add i7 %invdar5, 1" [src/rnn.cpp:200]   --->   Operation 509 'add' 'indvarinc5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_31 = zext i7 %invdar5 to i64" [src/rnn.cpp:200]   --->   Operation 510 'zext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 511 [1/1] (0.00ns)   --->   "%arr6_addr = getelementptr [128 x float]* %arr6, i64 0, i64 %tmp_31" [src/rnn.cpp:200]   --->   Operation 511 'getelementptr' 'arr6_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 512 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr6_addr, align 4" [src/rnn.cpp:200]   --->   Operation 512 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_75 : Operation 513 [1/1] (1.27ns)   --->   "%tmp_32 = icmp eq i7 %invdar5, -1" [src/rnn.cpp:200]   --->   Operation 513 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 514 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr6_str) nounwind"   --->   Operation 514 'specloopname' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 515 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 515 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 516 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %.preheader81.preheader, label %meminst50" [src/rnn.cpp:200]   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 517 [1/1] (1.17ns)   --->   "br label %.preheader81" [src/rnn.cpp:202]   --->   Operation 517 'br' <Predicate = (tmp_32)> <Delay = 1.17>

State 76 <SV = 12> <Delay = 2.41>
ST_76 : Operation 518 [1/1] (0.00ns)   --->   "%i8 = phi i8 [ %i_9, %14 ], [ 0, %.preheader81.preheader ]"   --->   Operation 518 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 519 [1/1] (1.33ns)   --->   "%exitcond14 = icmp eq i8 %i8, -128" [src/rnn.cpp:202]   --->   Operation 519 'icmp' 'exitcond14' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 520 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 520 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 521 [1/1] (1.62ns)   --->   "%i_9 = add i8 %i8, 1" [src/rnn.cpp:202]   --->   Operation 521 'add' 'i_9' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %meminst53.preheader, label %10" [src/rnn.cpp:202]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_36 = zext i8 %i8 to i64" [src/rnn.cpp:205]   --->   Operation 523 'zext' 'tmp_36' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_76 : Operation 524 [1/1] (0.00ns)   --->   "%arr4_addr_2 = getelementptr inbounds [128 x float]* %arr4, i64 0, i64 %tmp_36" [src/rnn.cpp:205]   --->   Operation 524 'getelementptr' 'arr4_addr_2' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_76 : Operation 525 [2/2] (2.41ns)   --->   "%arr4_load_1 = load float* %arr4_addr_2, align 4" [src/rnn.cpp:205]   --->   Operation 525 'load' 'arr4_load_1' <Predicate = (!exitcond14)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_76 : Operation 526 [1/1] (0.00ns)   --->   "%arr5_addr_2 = getelementptr inbounds [128 x float]* %arr5, i64 0, i64 %tmp_36" [src/rnn.cpp:205]   --->   Operation 526 'getelementptr' 'arr5_addr_2' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_76 : Operation 527 [2/2] (2.41ns)   --->   "%arr5_load_1 = load float* %arr5_addr_2, align 4" [src/rnn.cpp:205]   --->   Operation 527 'load' 'arr5_load_1' <Predicate = (!exitcond14)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_76 : Operation 528 [1/1] (0.00ns)   --->   "%lstm_bias_i_addr = getelementptr inbounds [128 x float]* @lstm_bias_i, i64 0, i64 %tmp_36" [src/rnn.cpp:205]   --->   Operation 528 'getelementptr' 'lstm_bias_i_addr' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_76 : Operation 529 [2/2] (2.41ns)   --->   "%lstm_bias_i_load = load float* %lstm_bias_i_addr, align 4" [src/rnn.cpp:205]   --->   Operation 529 'load' 'lstm_bias_i_load' <Predicate = (!exitcond14)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_76 : Operation 530 [1/1] (0.00ns)   --->   "%arr6_addr_1 = getelementptr inbounds [128 x float]* %arr6, i64 0, i64 %tmp_36" [src/rnn.cpp:205]   --->   Operation 530 'getelementptr' 'arr6_addr_1' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_76 : Operation 531 [1/1] (1.17ns)   --->   "br label %meminst53" [src/rnn.cpp:214]   --->   Operation 531 'br' <Predicate = (exitcond14)> <Delay = 1.17>

State 77 <SV = 13> <Delay = 2.41>
ST_77 : Operation 532 [1/2] (2.41ns)   --->   "%arr4_load_1 = load float* %arr4_addr_2, align 4" [src/rnn.cpp:205]   --->   Operation 532 'load' 'arr4_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_77 : Operation 533 [1/2] (2.41ns)   --->   "%arr5_load_1 = load float* %arr5_addr_2, align 4" [src/rnn.cpp:205]   --->   Operation 533 'load' 'arr5_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_77 : Operation 534 [1/2] (2.41ns)   --->   "%lstm_bias_i_load = load float* %lstm_bias_i_addr, align 4" [src/rnn.cpp:205]   --->   Operation 534 'load' 'lstm_bias_i_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 78 <SV = 14> <Delay = 7.28>
ST_78 : Operation 535 [4/4] (7.28ns)   --->   "%tmp_37 = fadd float %arr4_load_1, %arr5_load_1" [src/rnn.cpp:205]   --->   Operation 535 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 15> <Delay = 7.28>
ST_79 : Operation 536 [3/4] (7.28ns)   --->   "%tmp_37 = fadd float %arr4_load_1, %arr5_load_1" [src/rnn.cpp:205]   --->   Operation 536 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 16> <Delay = 7.28>
ST_80 : Operation 537 [2/4] (7.28ns)   --->   "%tmp_37 = fadd float %arr4_load_1, %arr5_load_1" [src/rnn.cpp:205]   --->   Operation 537 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 17> <Delay = 7.28>
ST_81 : Operation 538 [1/4] (7.28ns)   --->   "%tmp_37 = fadd float %arr4_load_1, %arr5_load_1" [src/rnn.cpp:205]   --->   Operation 538 'fadd' 'tmp_37' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 18> <Delay = 7.28>
ST_82 : Operation 539 [4/4] (7.28ns)   --->   "%tmp_38 = fadd float %tmp_37, %lstm_bias_i_load" [src/rnn.cpp:205]   --->   Operation 539 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 19> <Delay = 7.28>
ST_83 : Operation 540 [3/4] (7.28ns)   --->   "%tmp_38 = fadd float %tmp_37, %lstm_bias_i_load" [src/rnn.cpp:205]   --->   Operation 540 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 20> <Delay = 7.28>
ST_84 : Operation 541 [2/4] (7.28ns)   --->   "%tmp_38 = fadd float %tmp_37, %lstm_bias_i_load" [src/rnn.cpp:205]   --->   Operation 541 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 21> <Delay = 7.28>
ST_85 : Operation 542 [1/4] (7.28ns)   --->   "%tmp_38 = fadd float %tmp_37, %lstm_bias_i_load" [src/rnn.cpp:205]   --->   Operation 542 'fadd' 'tmp_38' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 22> <Delay = 3.80>
ST_86 : Operation 543 [1/1] (3.80ns)   --->   "%tmp_39 = fpext float %tmp_38 to double" [src/rnn.cpp:206]   --->   Operation 543 'fpext' 'tmp_39' <Predicate = true> <Delay = 3.80> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 23> <Delay = 7.35>
ST_87 : Operation 544 [5/5] (7.35ns)   --->   "%tmp_40 = fmul double %tmp_39, 2.000000e-01" [src/rnn.cpp:206]   --->   Operation 544 'dmul' 'tmp_40' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 24> <Delay = 7.35>
ST_88 : Operation 545 [4/5] (7.35ns)   --->   "%tmp_40 = fmul double %tmp_39, 2.000000e-01" [src/rnn.cpp:206]   --->   Operation 545 'dmul' 'tmp_40' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 25> <Delay = 7.35>
ST_89 : Operation 546 [3/5] (7.35ns)   --->   "%tmp_40 = fmul double %tmp_39, 2.000000e-01" [src/rnn.cpp:206]   --->   Operation 546 'dmul' 'tmp_40' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 26> <Delay = 7.35>
ST_90 : Operation 547 [2/5] (7.35ns)   --->   "%tmp_40 = fmul double %tmp_39, 2.000000e-01" [src/rnn.cpp:206]   --->   Operation 547 'dmul' 'tmp_40' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 27> <Delay = 7.35>
ST_91 : Operation 548 [1/5] (7.35ns)   --->   "%tmp_40 = fmul double %tmp_39, 2.000000e-01" [src/rnn.cpp:206]   --->   Operation 548 'dmul' 'tmp_40' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 28> <Delay = 6.68>
ST_92 : Operation 549 [5/5] (6.68ns)   --->   "%tmp_41 = fadd double %tmp_40, 5.000000e-01" [src/rnn.cpp:206]   --->   Operation 549 'dadd' 'tmp_41' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 29> <Delay = 6.68>
ST_93 : Operation 550 [4/5] (6.68ns)   --->   "%tmp_41 = fadd double %tmp_40, 5.000000e-01" [src/rnn.cpp:206]   --->   Operation 550 'dadd' 'tmp_41' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 30> <Delay = 6.68>
ST_94 : Operation 551 [3/5] (6.68ns)   --->   "%tmp_41 = fadd double %tmp_40, 5.000000e-01" [src/rnn.cpp:206]   --->   Operation 551 'dadd' 'tmp_41' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 31> <Delay = 6.68>
ST_95 : Operation 552 [2/5] (6.68ns)   --->   "%tmp_41 = fadd double %tmp_40, 5.000000e-01" [src/rnn.cpp:206]   --->   Operation 552 'dadd' 'tmp_41' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 32> <Delay = 6.68>
ST_96 : Operation 553 [1/5] (6.68ns)   --->   "%tmp_41 = fadd double %tmp_40, 5.000000e-01" [src/rnn.cpp:206]   --->   Operation 553 'dadd' 'tmp_41' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 33> <Delay = 5.00>
ST_97 : Operation 554 [1/1] (5.00ns)   --->   "%tmp_42 = fptrunc double %tmp_41 to float" [src/rnn.cpp:206]   --->   Operation 554 'fptrunc' 'tmp_42' <Predicate = true> <Delay = 5.00> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 5.00> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 34> <Delay = 5.43>
ST_98 : Operation 555 [1/1] (2.41ns)   --->   "store float %tmp_42, float* %arr6_addr_1, align 4" [src/rnn.cpp:206]   --->   Operation 555 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_98 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_42_to_int = bitcast float %tmp_42 to i32" [src/rnn.cpp:207]   --->   Operation 556 'bitcast' 'tmp_42_to_int' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_42_to_int, i32 23, i32 30)" [src/rnn.cpp:207]   --->   Operation 557 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %tmp_42_to_int to i23" [src/rnn.cpp:207]   --->   Operation 558 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 559 [1/1] (1.33ns)   --->   "%notlhs2 = icmp ne i8 %tmp_105, -1" [src/rnn.cpp:207]   --->   Operation 559 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 560 [1/1] (1.83ns)   --->   "%notrhs2 = icmp eq i23 %tmp_121, 0" [src/rnn.cpp:207]   --->   Operation 560 'icmp' 'notrhs2' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 561 [1/1] (0.71ns)   --->   "%tmp_107 = or i1 %notrhs2, %notlhs2" [src/rnn.cpp:207]   --->   Operation 561 'or' 'tmp_107' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 562 [1/1] (4.71ns)   --->   "%tmp_108 = fcmp ogt float %tmp_42, 2.500000e+00" [src/rnn.cpp:207]   --->   Operation 562 'fcmp' 'tmp_108' <Predicate = true> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 563 [1/1] (0.71ns)   --->   "%tmp_109 = and i1 %tmp_107, %tmp_108" [src/rnn.cpp:207]   --->   Operation 563 'and' 'tmp_109' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %tmp_109, label %11, label %12" [src/rnn.cpp:207]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 565 [1/1] (4.71ns)   --->   "%tmp_113 = fcmp olt float %tmp_42, -2.500000e+00" [src/rnn.cpp:209]   --->   Operation 565 'fcmp' 'tmp_113' <Predicate = (!tmp_109)> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 566 [1/1] (0.71ns)   --->   "%tmp_114 = and i1 %tmp_107, %tmp_113" [src/rnn.cpp:209]   --->   Operation 566 'and' 'tmp_114' <Predicate = (!tmp_109)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 567 [1/1] (0.00ns)   --->   "br i1 %tmp_114, label %13, label %._crit_edge34" [src/rnn.cpp:209]   --->   Operation 567 'br' <Predicate = (!tmp_109)> <Delay = 0.00>

State 99 <SV = 35> <Delay = 2.41>
ST_99 : Operation 568 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr6_addr_1, align 4" [src/rnn.cpp:210]   --->   Operation 568 'store' <Predicate = (!tmp_109 & tmp_114)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_99 : Operation 569 [1/1] (0.00ns)   --->   "br label %._crit_edge34" [src/rnn.cpp:210]   --->   Operation 569 'br' <Predicate = (!tmp_109 & tmp_114)> <Delay = 0.00>
ST_99 : Operation 570 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 570 'br' <Predicate = (!tmp_109)> <Delay = 0.00>
ST_99 : Operation 571 [1/1] (2.41ns)   --->   "store float 1.000000e+00, float* %arr6_addr_1, align 4" [src/rnn.cpp:208]   --->   Operation 571 'store' <Predicate = (tmp_109)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_99 : Operation 572 [1/1] (0.00ns)   --->   "br label %14" [src/rnn.cpp:208]   --->   Operation 572 'br' <Predicate = (tmp_109)> <Delay = 0.00>
ST_99 : Operation 573 [1/1] (0.00ns)   --->   "br label %.preheader81" [src/rnn.cpp:202]   --->   Operation 573 'br' <Predicate = true> <Delay = 0.00>

State 100 <SV = 13> <Delay = 2.41>
ST_100 : Operation 574 [1/1] (0.00ns)   --->   "%invdar6 = phi i7 [ %indvarinc6, %meminst53 ], [ 0, %meminst53.preheader ]" [src/rnn.cpp:214]   --->   Operation 574 'phi' 'invdar6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 575 [1/1] (1.57ns)   --->   "%indvarinc6 = add i7 %invdar6, 1" [src/rnn.cpp:214]   --->   Operation 575 'add' 'indvarinc6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_44 = zext i7 %invdar6 to i64" [src/rnn.cpp:214]   --->   Operation 576 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 577 [1/1] (0.00ns)   --->   "%arr7_addr = getelementptr [128 x float]* %arr7, i64 0, i64 %tmp_44" [src/rnn.cpp:214]   --->   Operation 577 'getelementptr' 'arr7_addr' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 578 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr7_addr, align 4" [src/rnn.cpp:214]   --->   Operation 578 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_100 : Operation 579 [1/1] (1.27ns)   --->   "%tmp_45 = icmp eq i7 %invdar6, -1" [src/rnn.cpp:214]   --->   Operation 579 'icmp' 'tmp_45' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 580 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr7_str) nounwind"   --->   Operation 580 'specloopname' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 581 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 581 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 582 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %.preheader80.preheader, label %meminst53" [src/rnn.cpp:214]   --->   Operation 582 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 583 [1/1] (1.17ns)   --->   "br label %.preheader80" [src/rnn.cpp:216]   --->   Operation 583 'br' <Predicate = (tmp_45)> <Delay = 1.17>

State 101 <SV = 14> <Delay = 1.62>
ST_101 : Operation 584 [1/1] (0.00ns)   --->   "%i9 = phi i8 [ %i_10, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]"   --->   Operation 584 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 585 [1/1] (1.33ns)   --->   "%exitcond13 = icmp eq i8 %i9, -128" [src/rnn.cpp:216]   --->   Operation 585 'icmp' 'exitcond13' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 586 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 586 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 587 [1/1] (1.62ns)   --->   "%i_10 = add i8 %i9, 1" [src/rnn.cpp:216]   --->   Operation 587 'add' 'i_10' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 588 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %meminst56.preheader, label %.preheader29.preheader" [src/rnn.cpp:216]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_47 = zext i8 %i9 to i64" [src/rnn.cpp:220]   --->   Operation 589 'zext' 'tmp_47' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_101 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i8 %i9 to i13" [src/rnn.cpp:220]   --->   Operation 590 'zext' 'tmp_47_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_101 : Operation 591 [1/1] (0.00ns)   --->   "%arr7_addr_1 = getelementptr inbounds [128 x float]* %arr7, i64 0, i64 %tmp_47" [src/rnn.cpp:220]   --->   Operation 591 'getelementptr' 'arr7_addr_1' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_101 : Operation 592 [1/1] (1.17ns)   --->   "br label %.preheader29" [src/rnn.cpp:218]   --->   Operation 592 'br' <Predicate = (!exitcond13)> <Delay = 1.17>
ST_101 : Operation 593 [1/1] (1.17ns)   --->   "br label %meminst56" [src/rnn.cpp:223]   --->   Operation 593 'br' <Predicate = (exitcond13)> <Delay = 1.17>

State 102 <SV = 15> <Delay = 4.04>
ST_102 : Operation 594 [1/1] (0.00ns)   --->   "%j6 = phi i5 [ %j_6, %15 ], [ 0, %.preheader29.preheader ]"   --->   Operation 594 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 595 [1/1] (1.14ns)   --->   "%exitcond12 = icmp eq i5 %j6, -4" [src/rnn.cpp:218]   --->   Operation 595 'icmp' 'exitcond12' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 596 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 596 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 597 [1/1] (1.46ns)   --->   "%j_6 = add i5 %j6, 1" [src/rnn.cpp:218]   --->   Operation 597 'add' 'j_6' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 598 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader80.loopexit, label %15" [src/rnn.cpp:218]   --->   Operation 598 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i5 %j6 to i11" [src/rnn.cpp:218]   --->   Operation 599 'zext' 'tmp_50_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_102 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_122 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %j6, i7 0)" [src/rnn.cpp:218]   --->   Operation 600 'bitconcatenate' 'tmp_122' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_102 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_148_cast = zext i12 %tmp_122 to i13" [src/rnn.cpp:220]   --->   Operation 601 'zext' 'tmp_148_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_102 : Operation 602 [1/1] (1.63ns)   --->   "%tmp_126 = add i13 %tmp_47_cast, %tmp_148_cast" [src/rnn.cpp:220]   --->   Operation 602 'add' 'tmp_126' <Predicate = (!exitcond12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_149_cast = zext i13 %tmp_126 to i64" [src/rnn.cpp:220]   --->   Operation 603 'zext' 'tmp_149_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_102 : Operation 604 [1/1] (0.00ns)   --->   "%lstm_kernel_c_addr = getelementptr [3584 x float]* @lstm_kernel_c, i64 0, i64 %tmp_149_cast" [src/rnn.cpp:220]   --->   Operation 604 'getelementptr' 'lstm_kernel_c_addr' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_102 : Operation 605 [1/1] (1.63ns)   --->   "%tmp_130 = add i11 %tmp_50_cast, %tmp_27" [src/rnn.cpp:220]   --->   Operation 605 'add' 'tmp_130' <Predicate = (!exitcond12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_150_cast = sext i11 %tmp_130 to i64" [src/rnn.cpp:220]   --->   Operation 606 'sext' 'tmp_150_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_102 : Operation 607 [1/1] (0.00ns)   --->   "%img_line_addr_2 = getelementptr [784 x float]* %img_line, i64 0, i64 %tmp_150_cast" [src/rnn.cpp:220]   --->   Operation 607 'getelementptr' 'img_line_addr_2' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_102 : Operation 608 [2/2] (2.41ns)   --->   "%img_line_load_2 = load float* %img_line_addr_2, align 4" [src/rnn.cpp:220]   --->   Operation 608 'load' 'img_line_load_2' <Predicate = (!exitcond12)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_102 : Operation 609 [2/2] (2.41ns)   --->   "%lstm_kernel_c_load = load float* %lstm_kernel_c_addr, align 4" [src/rnn.cpp:220]   --->   Operation 609 'load' 'lstm_kernel_c_load' <Predicate = (!exitcond12)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_102 : Operation 610 [1/1] (0.00ns)   --->   "br label %.preheader80"   --->   Operation 610 'br' <Predicate = (exitcond12)> <Delay = 0.00>

State 103 <SV = 16> <Delay = 2.41>
ST_103 : Operation 611 [1/2] (2.41ns)   --->   "%img_line_load_2 = load float* %img_line_addr_2, align 4" [src/rnn.cpp:220]   --->   Operation 611 'load' 'img_line_load_2' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_103 : Operation 612 [1/2] (2.41ns)   --->   "%lstm_kernel_c_load = load float* %lstm_kernel_c_addr, align 4" [src/rnn.cpp:220]   --->   Operation 612 'load' 'lstm_kernel_c_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 104 <SV = 17> <Delay = 7.59>
ST_104 : Operation 613 [3/3] (7.59ns)   --->   "%tmp_51 = fmul float %img_line_load_2, %lstm_kernel_c_load" [src/rnn.cpp:220]   --->   Operation 613 'fmul' 'tmp_51' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 18> <Delay = 7.59>
ST_105 : Operation 614 [2/3] (7.59ns)   --->   "%tmp_51 = fmul float %img_line_load_2, %lstm_kernel_c_load" [src/rnn.cpp:220]   --->   Operation 614 'fmul' 'tmp_51' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 615 [2/2] (2.41ns)   --->   "%arr7_load = load float* %arr7_addr_1, align 4" [src/rnn.cpp:220]   --->   Operation 615 'load' 'arr7_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 106 <SV = 19> <Delay = 7.59>
ST_106 : Operation 616 [1/3] (7.59ns)   --->   "%tmp_51 = fmul float %img_line_load_2, %lstm_kernel_c_load" [src/rnn.cpp:220]   --->   Operation 616 'fmul' 'tmp_51' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 617 [1/2] (2.41ns)   --->   "%arr7_load = load float* %arr7_addr_1, align 4" [src/rnn.cpp:220]   --->   Operation 617 'load' 'arr7_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 107 <SV = 20> <Delay = 7.28>
ST_107 : Operation 618 [4/4] (7.28ns)   --->   "%tmp_52 = fadd float %arr7_load, %tmp_51" [src/rnn.cpp:220]   --->   Operation 618 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 21> <Delay = 7.28>
ST_108 : Operation 619 [3/4] (7.28ns)   --->   "%tmp_52 = fadd float %arr7_load, %tmp_51" [src/rnn.cpp:220]   --->   Operation 619 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 22> <Delay = 7.28>
ST_109 : Operation 620 [2/4] (7.28ns)   --->   "%tmp_52 = fadd float %arr7_load, %tmp_51" [src/rnn.cpp:220]   --->   Operation 620 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 23> <Delay = 7.28>
ST_110 : Operation 621 [1/4] (7.28ns)   --->   "%tmp_52 = fadd float %arr7_load, %tmp_51" [src/rnn.cpp:220]   --->   Operation 621 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 24> <Delay = 2.41>
ST_111 : Operation 622 [1/1] (2.41ns)   --->   "store float %tmp_52, float* %arr7_addr_1, align 4" [src/rnn.cpp:220]   --->   Operation 622 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_111 : Operation 623 [1/1] (0.00ns)   --->   "br label %.preheader29" [src/rnn.cpp:218]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>

State 112 <SV = 15> <Delay = 2.41>
ST_112 : Operation 624 [1/1] (0.00ns)   --->   "%invdar7 = phi i7 [ %indvarinc7, %meminst56 ], [ 0, %meminst56.preheader ]" [src/rnn.cpp:223]   --->   Operation 624 'phi' 'invdar7' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 625 [1/1] (1.57ns)   --->   "%indvarinc7 = add i7 %invdar7, 1" [src/rnn.cpp:223]   --->   Operation 625 'add' 'indvarinc7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_48 = zext i7 %invdar7 to i64" [src/rnn.cpp:223]   --->   Operation 626 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 627 [1/1] (0.00ns)   --->   "%arr8_addr = getelementptr [128 x float]* %arr8, i64 0, i64 %tmp_48" [src/rnn.cpp:223]   --->   Operation 627 'getelementptr' 'arr8_addr' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 628 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr8_addr, align 4" [src/rnn.cpp:223]   --->   Operation 628 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_112 : Operation 629 [1/1] (1.27ns)   --->   "%tmp_49 = icmp eq i7 %invdar7, -1" [src/rnn.cpp:223]   --->   Operation 629 'icmp' 'tmp_49' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 630 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr8_str) nounwind"   --->   Operation 630 'specloopname' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 631 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 631 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 632 [1/1] (0.00ns)   --->   "br i1 %tmp_49, label %.preheader79.preheader, label %meminst56" [src/rnn.cpp:223]   --->   Operation 632 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 633 [1/1] (1.17ns)   --->   "br label %.preheader79" [src/rnn.cpp:225]   --->   Operation 633 'br' <Predicate = (tmp_49)> <Delay = 1.17>

State 113 <SV = 16> <Delay = 1.62>
ST_113 : Operation 634 [1/1] (0.00ns)   --->   "%i10 = phi i8 [ %i_11, %.preheader79.loopexit ], [ 0, %.preheader79.preheader ]"   --->   Operation 634 'phi' 'i10' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 635 [1/1] (1.33ns)   --->   "%exitcond11 = icmp eq i8 %i10, -128" [src/rnn.cpp:225]   --->   Operation 635 'icmp' 'exitcond11' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 636 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 636 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 637 [1/1] (1.62ns)   --->   "%i_11 = add i8 %i10, 1" [src/rnn.cpp:225]   --->   Operation 637 'add' 'i_11' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 638 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %meminst59.preheader, label %.preheader28.preheader" [src/rnn.cpp:225]   --->   Operation 638 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_53 = zext i8 %i10 to i64" [src/rnn.cpp:229]   --->   Operation 639 'zext' 'tmp_53' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_113 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i8 %i10 to i16" [src/rnn.cpp:229]   --->   Operation 640 'zext' 'tmp_53_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_113 : Operation 641 [1/1] (0.00ns)   --->   "%arr8_addr_1 = getelementptr inbounds [128 x float]* %arr8, i64 0, i64 %tmp_53" [src/rnn.cpp:229]   --->   Operation 641 'getelementptr' 'arr8_addr_1' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_113 : Operation 642 [1/1] (1.17ns)   --->   "br label %.preheader28" [src/rnn.cpp:227]   --->   Operation 642 'br' <Predicate = (!exitcond11)> <Delay = 1.17>
ST_113 : Operation 643 [1/1] (1.17ns)   --->   "br label %meminst59" [src/rnn.cpp:232]   --->   Operation 643 'br' <Predicate = (exitcond11)> <Delay = 1.17>

State 114 <SV = 17> <Delay = 4.05>
ST_114 : Operation 644 [1/1] (0.00ns)   --->   "%j8 = phi i8 [ %j_7, %16 ], [ 0, %.preheader28.preheader ]"   --->   Operation 644 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 645 [1/1] (1.33ns)   --->   "%exitcond10 = icmp eq i8 %j8, -128" [src/rnn.cpp:227]   --->   Operation 645 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 646 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 646 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 647 [1/1] (1.62ns)   --->   "%j_7 = add i8 %j8, 1" [src/rnn.cpp:227]   --->   Operation 647 'add' 'j_7' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 648 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.preheader79.loopexit, label %16" [src/rnn.cpp:227]   --->   Operation 648 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_56 = zext i8 %j8 to i64" [src/rnn.cpp:229]   --->   Operation 649 'zext' 'tmp_56' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_131 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %j8, i7 0)" [src/rnn.cpp:227]   --->   Operation 650 'bitconcatenate' 'tmp_131' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_152_cast = zext i15 %tmp_131 to i16" [src/rnn.cpp:229]   --->   Operation 651 'zext' 'tmp_152_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 652 [1/1] (1.63ns)   --->   "%tmp_132 = add i16 %tmp_53_cast, %tmp_152_cast" [src/rnn.cpp:229]   --->   Operation 652 'add' 'tmp_132' <Predicate = (!exitcond10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_153_cast = zext i16 %tmp_132 to i64" [src/rnn.cpp:229]   --->   Operation 653 'zext' 'tmp_153_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 654 [1/1] (0.00ns)   --->   "%lstm_recurrent_kerne_9 = getelementptr [16384 x float]* @lstm_recurrent_kerne_1, i64 0, i64 %tmp_153_cast" [src/rnn.cpp:229]   --->   Operation 654 'getelementptr' 'lstm_recurrent_kerne_9' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 655 [1/1] (0.00ns)   --->   "%h_addr_2 = getelementptr inbounds [128 x float]* @h, i64 0, i64 %tmp_56" [src/rnn.cpp:229]   --->   Operation 655 'getelementptr' 'h_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_114 : Operation 656 [2/2] (2.41ns)   --->   "%h_load_2 = load float* %h_addr_2, align 4" [src/rnn.cpp:229]   --->   Operation 656 'load' 'h_load_2' <Predicate = (!exitcond10)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_114 : Operation 657 [2/2] (2.41ns)   --->   "%lstm_recurrent_kerne_10 = load float* %lstm_recurrent_kerne_9, align 4" [src/rnn.cpp:229]   --->   Operation 657 'load' 'lstm_recurrent_kerne_10' <Predicate = (!exitcond10)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_114 : Operation 658 [1/1] (0.00ns)   --->   "br label %.preheader79"   --->   Operation 658 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 115 <SV = 18> <Delay = 2.41>
ST_115 : Operation 659 [1/2] (2.41ns)   --->   "%h_load_2 = load float* %h_addr_2, align 4" [src/rnn.cpp:229]   --->   Operation 659 'load' 'h_load_2' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_115 : Operation 660 [1/2] (2.41ns)   --->   "%lstm_recurrent_kerne_10 = load float* %lstm_recurrent_kerne_9, align 4" [src/rnn.cpp:229]   --->   Operation 660 'load' 'lstm_recurrent_kerne_10' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 116 <SV = 19> <Delay = 7.59>
ST_116 : Operation 661 [3/3] (7.59ns)   --->   "%tmp_57 = fmul float %h_load_2, %lstm_recurrent_kerne_10" [src/rnn.cpp:229]   --->   Operation 661 'fmul' 'tmp_57' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 20> <Delay = 7.59>
ST_117 : Operation 662 [2/3] (7.59ns)   --->   "%tmp_57 = fmul float %h_load_2, %lstm_recurrent_kerne_10" [src/rnn.cpp:229]   --->   Operation 662 'fmul' 'tmp_57' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 663 [2/2] (2.41ns)   --->   "%arr8_load = load float* %arr8_addr_1, align 4" [src/rnn.cpp:229]   --->   Operation 663 'load' 'arr8_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 118 <SV = 21> <Delay = 7.59>
ST_118 : Operation 664 [1/3] (7.59ns)   --->   "%tmp_57 = fmul float %h_load_2, %lstm_recurrent_kerne_10" [src/rnn.cpp:229]   --->   Operation 664 'fmul' 'tmp_57' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 665 [1/2] (2.41ns)   --->   "%arr8_load = load float* %arr8_addr_1, align 4" [src/rnn.cpp:229]   --->   Operation 665 'load' 'arr8_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 119 <SV = 22> <Delay = 7.28>
ST_119 : Operation 666 [4/4] (7.28ns)   --->   "%tmp_58 = fadd float %arr8_load, %tmp_57" [src/rnn.cpp:229]   --->   Operation 666 'fadd' 'tmp_58' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 23> <Delay = 7.28>
ST_120 : Operation 667 [3/4] (7.28ns)   --->   "%tmp_58 = fadd float %arr8_load, %tmp_57" [src/rnn.cpp:229]   --->   Operation 667 'fadd' 'tmp_58' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 24> <Delay = 7.28>
ST_121 : Operation 668 [2/4] (7.28ns)   --->   "%tmp_58 = fadd float %arr8_load, %tmp_57" [src/rnn.cpp:229]   --->   Operation 668 'fadd' 'tmp_58' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 25> <Delay = 7.28>
ST_122 : Operation 669 [1/4] (7.28ns)   --->   "%tmp_58 = fadd float %arr8_load, %tmp_57" [src/rnn.cpp:229]   --->   Operation 669 'fadd' 'tmp_58' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 26> <Delay = 2.41>
ST_123 : Operation 670 [1/1] (2.41ns)   --->   "store float %tmp_58, float* %arr8_addr_1, align 4" [src/rnn.cpp:229]   --->   Operation 670 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_123 : Operation 671 [1/1] (0.00ns)   --->   "br label %.preheader28" [src/rnn.cpp:227]   --->   Operation 671 'br' <Predicate = true> <Delay = 0.00>

State 124 <SV = 17> <Delay = 2.41>
ST_124 : Operation 672 [1/1] (0.00ns)   --->   "%invdar8 = phi i7 [ %indvarinc8, %meminst59 ], [ 0, %meminst59.preheader ]" [src/rnn.cpp:232]   --->   Operation 672 'phi' 'invdar8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 673 [1/1] (1.57ns)   --->   "%indvarinc8 = add i7 %invdar8, 1" [src/rnn.cpp:232]   --->   Operation 673 'add' 'indvarinc8' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_54 = zext i7 %invdar8 to i64" [src/rnn.cpp:232]   --->   Operation 674 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 675 [1/1] (0.00ns)   --->   "%arr9_addr = getelementptr [128 x float]* %arr9, i64 0, i64 %tmp_54" [src/rnn.cpp:232]   --->   Operation 675 'getelementptr' 'arr9_addr' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 676 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr9_addr, align 4" [src/rnn.cpp:232]   --->   Operation 676 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_124 : Operation 677 [1/1] (1.27ns)   --->   "%tmp_55 = icmp eq i7 %invdar8, -1" [src/rnn.cpp:232]   --->   Operation 677 'icmp' 'tmp_55' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 678 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_arr9_str) nounwind"   --->   Operation 678 'specloopname' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 679 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 679 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 680 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %.preheader78.preheader, label %meminst59" [src/rnn.cpp:232]   --->   Operation 680 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 681 [1/1] (1.17ns)   --->   "br label %.preheader78" [src/rnn.cpp:234]   --->   Operation 681 'br' <Predicate = (tmp_55)> <Delay = 1.17>

State 125 <SV = 18> <Delay = 2.41>
ST_125 : Operation 682 [1/1] (0.00ns)   --->   "%i12 = phi i8 [ %i_14, %21 ], [ 0, %.preheader78.preheader ]"   --->   Operation 682 'phi' 'i12' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 683 [1/1] (1.33ns)   --->   "%exitcond9 = icmp eq i8 %i12, -128" [src/rnn.cpp:234]   --->   Operation 683 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 684 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 684 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 685 [1/1] (1.62ns)   --->   "%i_14 = add i8 %i12, 1" [src/rnn.cpp:234]   --->   Operation 685 'add' 'i_14' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 686 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %meminst62.preheader, label %17" [src/rnn.cpp:234]   --->   Operation 686 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_59 = zext i8 %i12 to i64" [src/rnn.cpp:237]   --->   Operation 687 'zext' 'tmp_59' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_125 : Operation 688 [1/1] (0.00ns)   --->   "%arr7_addr_2 = getelementptr inbounds [128 x float]* %arr7, i64 0, i64 %tmp_59" [src/rnn.cpp:237]   --->   Operation 688 'getelementptr' 'arr7_addr_2' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_125 : Operation 689 [2/2] (2.41ns)   --->   "%arr7_load_1 = load float* %arr7_addr_2, align 4" [src/rnn.cpp:237]   --->   Operation 689 'load' 'arr7_load_1' <Predicate = (!exitcond9)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_125 : Operation 690 [1/1] (0.00ns)   --->   "%arr8_addr_2 = getelementptr inbounds [128 x float]* %arr8, i64 0, i64 %tmp_59" [src/rnn.cpp:237]   --->   Operation 690 'getelementptr' 'arr8_addr_2' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_125 : Operation 691 [2/2] (2.41ns)   --->   "%arr8_load_1 = load float* %arr8_addr_2, align 4" [src/rnn.cpp:237]   --->   Operation 691 'load' 'arr8_load_1' <Predicate = (!exitcond9)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_125 : Operation 692 [1/1] (0.00ns)   --->   "%lstm_bias_c_addr = getelementptr inbounds [128 x float]* @lstm_bias_c, i64 0, i64 %tmp_59" [src/rnn.cpp:237]   --->   Operation 692 'getelementptr' 'lstm_bias_c_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_125 : Operation 693 [2/2] (2.41ns)   --->   "%lstm_bias_c_load = load float* %lstm_bias_c_addr, align 4" [src/rnn.cpp:237]   --->   Operation 693 'load' 'lstm_bias_c_load' <Predicate = (!exitcond9)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_125 : Operation 694 [1/1] (0.00ns)   --->   "%arr9_addr_1 = getelementptr inbounds [128 x float]* %arr9, i64 0, i64 %tmp_59" [src/rnn.cpp:237]   --->   Operation 694 'getelementptr' 'arr9_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_125 : Operation 695 [1/1] (1.17ns)   --->   "br label %meminst62" [src/rnn.cpp:247]   --->   Operation 695 'br' <Predicate = (exitcond9)> <Delay = 1.17>

State 126 <SV = 19> <Delay = 2.41>
ST_126 : Operation 696 [1/2] (2.41ns)   --->   "%arr7_load_1 = load float* %arr7_addr_2, align 4" [src/rnn.cpp:237]   --->   Operation 696 'load' 'arr7_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_126 : Operation 697 [1/2] (2.41ns)   --->   "%arr8_load_1 = load float* %arr8_addr_2, align 4" [src/rnn.cpp:237]   --->   Operation 697 'load' 'arr8_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_126 : Operation 698 [1/2] (2.41ns)   --->   "%lstm_bias_c_load = load float* %lstm_bias_c_addr, align 4" [src/rnn.cpp:237]   --->   Operation 698 'load' 'lstm_bias_c_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 127 <SV = 20> <Delay = 7.28>
ST_127 : Operation 699 [4/4] (7.28ns)   --->   "%tmp_60 = fadd float %arr7_load_1, %arr8_load_1" [src/rnn.cpp:237]   --->   Operation 699 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 21> <Delay = 7.28>
ST_128 : Operation 700 [3/4] (7.28ns)   --->   "%tmp_60 = fadd float %arr7_load_1, %arr8_load_1" [src/rnn.cpp:237]   --->   Operation 700 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 22> <Delay = 7.28>
ST_129 : Operation 701 [2/4] (7.28ns)   --->   "%tmp_60 = fadd float %arr7_load_1, %arr8_load_1" [src/rnn.cpp:237]   --->   Operation 701 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 23> <Delay = 7.28>
ST_130 : Operation 702 [1/4] (7.28ns)   --->   "%tmp_60 = fadd float %arr7_load_1, %arr8_load_1" [src/rnn.cpp:237]   --->   Operation 702 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 24> <Delay = 7.28>
ST_131 : Operation 703 [4/4] (7.28ns)   --->   "%tmp_61 = fadd float %tmp_60, %lstm_bias_c_load" [src/rnn.cpp:237]   --->   Operation 703 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 25> <Delay = 7.28>
ST_132 : Operation 704 [3/4] (7.28ns)   --->   "%tmp_61 = fadd float %tmp_60, %lstm_bias_c_load" [src/rnn.cpp:237]   --->   Operation 704 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 26> <Delay = 7.28>
ST_133 : Operation 705 [2/4] (7.28ns)   --->   "%tmp_61 = fadd float %tmp_60, %lstm_bias_c_load" [src/rnn.cpp:237]   --->   Operation 705 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 27> <Delay = 7.28>
ST_134 : Operation 706 [1/4] (7.28ns)   --->   "%tmp_61 = fadd float %tmp_60, %lstm_bias_c_load" [src/rnn.cpp:237]   --->   Operation 706 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 28> <Delay = 3.80>
ST_135 : Operation 707 [1/1] (3.80ns)   --->   "%tmp_62 = fpext float %tmp_61 to double" [src/rnn.cpp:239]   --->   Operation 707 'fpext' 'tmp_62' <Predicate = true> <Delay = 3.80> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 29> <Delay = 7.35>
ST_136 : Operation 708 [5/5] (7.35ns)   --->   "%tmp_63 = fmul double %tmp_62, 8.000000e-01" [src/rnn.cpp:239]   --->   Operation 708 'dmul' 'tmp_63' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 30> <Delay = 7.35>
ST_137 : Operation 709 [4/5] (7.35ns)   --->   "%tmp_63 = fmul double %tmp_62, 8.000000e-01" [src/rnn.cpp:239]   --->   Operation 709 'dmul' 'tmp_63' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 31> <Delay = 7.35>
ST_138 : Operation 710 [3/5] (7.35ns)   --->   "%tmp_63 = fmul double %tmp_62, 8.000000e-01" [src/rnn.cpp:239]   --->   Operation 710 'dmul' 'tmp_63' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 32> <Delay = 7.35>
ST_139 : Operation 711 [2/5] (7.35ns)   --->   "%tmp_63 = fmul double %tmp_62, 8.000000e-01" [src/rnn.cpp:239]   --->   Operation 711 'dmul' 'tmp_63' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 33> <Delay = 7.35>
ST_140 : Operation 712 [1/5] (7.35ns)   --->   "%tmp_63 = fmul double %tmp_62, 8.000000e-01" [src/rnn.cpp:239]   --->   Operation 712 'dmul' 'tmp_63' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 34> <Delay = 5.00>
ST_141 : Operation 713 [1/1] (5.00ns)   --->   "%tmp_64 = fptrunc double %tmp_63 to float" [src/rnn.cpp:239]   --->   Operation 713 'fptrunc' 'tmp_64' <Predicate = true> <Delay = 5.00> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 5.00> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 142 <SV = 35> <Delay = 5.43>
ST_142 : Operation 714 [1/1] (2.41ns)   --->   "store float %tmp_64, float* %arr9_addr_1, align 4" [src/rnn.cpp:239]   --->   Operation 714 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_142 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_64_to_int = bitcast float %tmp_64 to i32" [src/rnn.cpp:240]   --->   Operation 715 'bitcast' 'tmp_64_to_int' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_64_to_int, i32 23, i32 30)" [src/rnn.cpp:240]   --->   Operation 716 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i32 %tmp_64_to_int to i23" [src/rnn.cpp:240]   --->   Operation 717 'trunc' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 718 [1/1] (1.33ns)   --->   "%notlhs4 = icmp ne i8 %tmp_115, -1" [src/rnn.cpp:240]   --->   Operation 718 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 719 [1/1] (1.83ns)   --->   "%notrhs4 = icmp eq i23 %tmp_136, 0" [src/rnn.cpp:240]   --->   Operation 719 'icmp' 'notrhs4' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 720 [1/1] (0.71ns)   --->   "%tmp_117 = or i1 %notrhs4, %notlhs4" [src/rnn.cpp:240]   --->   Operation 720 'or' 'tmp_117' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 721 [1/1] (4.71ns)   --->   "%tmp_118 = fcmp ogt float %tmp_64, 1.000000e+00" [src/rnn.cpp:240]   --->   Operation 721 'fcmp' 'tmp_118' <Predicate = true> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 722 [1/1] (0.71ns)   --->   "%tmp_119 = and i1 %tmp_117, %tmp_118" [src/rnn.cpp:240]   --->   Operation 722 'and' 'tmp_119' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 723 [1/1] (0.00ns)   --->   "br i1 %tmp_119, label %18, label %19" [src/rnn.cpp:240]   --->   Operation 723 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 724 [1/1] (4.71ns)   --->   "%tmp_123 = fcmp olt float %tmp_64, -1.000000e+00" [src/rnn.cpp:242]   --->   Operation 724 'fcmp' 'tmp_123' <Predicate = (!tmp_119)> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 725 [1/1] (0.71ns)   --->   "%tmp_124 = and i1 %tmp_117, %tmp_123" [src/rnn.cpp:242]   --->   Operation 725 'and' 'tmp_124' <Predicate = (!tmp_119)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 726 [1/1] (0.00ns)   --->   "br i1 %tmp_124, label %20, label %._crit_edge35" [src/rnn.cpp:242]   --->   Operation 726 'br' <Predicate = (!tmp_119)> <Delay = 0.00>

State 143 <SV = 36> <Delay = 2.41>
ST_143 : Operation 727 [1/1] (2.41ns)   --->   "store float -1.000000e+00, float* %arr9_addr_1, align 4" [src/rnn.cpp:243]   --->   Operation 727 'store' <Predicate = (!tmp_119 & tmp_124)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_143 : Operation 728 [1/1] (0.00ns)   --->   "br label %._crit_edge35" [src/rnn.cpp:243]   --->   Operation 728 'br' <Predicate = (!tmp_119 & tmp_124)> <Delay = 0.00>
ST_143 : Operation 729 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 729 'br' <Predicate = (!tmp_119)> <Delay = 0.00>
ST_143 : Operation 730 [1/1] (2.41ns)   --->   "store float 1.000000e+00, float* %arr9_addr_1, align 4" [src/rnn.cpp:241]   --->   Operation 730 'store' <Predicate = (tmp_119)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_143 : Operation 731 [1/1] (0.00ns)   --->   "br label %21" [src/rnn.cpp:241]   --->   Operation 731 'br' <Predicate = (tmp_119)> <Delay = 0.00>
ST_143 : Operation 732 [1/1] (0.00ns)   --->   "br label %.preheader78" [src/rnn.cpp:234]   --->   Operation 732 'br' <Predicate = true> <Delay = 0.00>

State 144 <SV = 19> <Delay = 2.41>
ST_144 : Operation 733 [1/1] (0.00ns)   --->   "%invdar9 = phi i7 [ %indvarinc9, %meminst62 ], [ 0, %meminst62.preheader ]" [src/rnn.cpp:247]   --->   Operation 733 'phi' 'invdar9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 734 [1/1] (1.57ns)   --->   "%indvarinc9 = add i7 %invdar9, 1" [src/rnn.cpp:247]   --->   Operation 734 'add' 'indvarinc9' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_66 = zext i7 %invdar9 to i64" [src/rnn.cpp:247]   --->   Operation 735 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 736 [1/1] (0.00ns)   --->   "%arr10_addr = getelementptr [128 x float]* %arr10, i64 0, i64 %tmp_66" [src/rnn.cpp:247]   --->   Operation 736 'getelementptr' 'arr10_addr' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 737 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr10_addr, align 4" [src/rnn.cpp:247]   --->   Operation 737 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_144 : Operation 738 [1/1] (1.27ns)   --->   "%tmp_67 = icmp eq i7 %invdar9, -1" [src/rnn.cpp:247]   --->   Operation 738 'icmp' 'tmp_67' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 739 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_arr10_str) nounwind"   --->   Operation 739 'specloopname' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 740 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 740 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 741 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %.preheader77.preheader, label %meminst62" [src/rnn.cpp:247]   --->   Operation 741 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 742 [1/1] (1.17ns)   --->   "br label %.preheader77" [src/rnn.cpp:249]   --->   Operation 742 'br' <Predicate = (tmp_67)> <Delay = 1.17>

State 145 <SV = 20> <Delay = 1.62>
ST_145 : Operation 743 [1/1] (0.00ns)   --->   "%i13 = phi i8 [ %i_1, %.preheader77.loopexit ], [ 0, %.preheader77.preheader ]"   --->   Operation 743 'phi' 'i13' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 744 [1/1] (1.33ns)   --->   "%exitcond8 = icmp eq i8 %i13, -128" [src/rnn.cpp:249]   --->   Operation 744 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 745 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 745 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 746 [1/1] (1.62ns)   --->   "%i_1 = add i8 %i13, 1" [src/rnn.cpp:249]   --->   Operation 746 'add' 'i_1' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 747 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %meminst65.preheader, label %.preheader27.preheader" [src/rnn.cpp:249]   --->   Operation 747 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_69 = zext i8 %i13 to i64" [src/rnn.cpp:253]   --->   Operation 748 'zext' 'tmp_69' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_145 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i8 %i13 to i13" [src/rnn.cpp:253]   --->   Operation 749 'zext' 'tmp_69_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_145 : Operation 750 [1/1] (0.00ns)   --->   "%arr10_addr_1 = getelementptr inbounds [128 x float]* %arr10, i64 0, i64 %tmp_69" [src/rnn.cpp:253]   --->   Operation 750 'getelementptr' 'arr10_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_145 : Operation 751 [1/1] (1.17ns)   --->   "br label %.preheader27" [src/rnn.cpp:251]   --->   Operation 751 'br' <Predicate = (!exitcond8)> <Delay = 1.17>
ST_145 : Operation 752 [1/1] (1.17ns)   --->   "br label %meminst65" [src/rnn.cpp:256]   --->   Operation 752 'br' <Predicate = (exitcond8)> <Delay = 1.17>

State 146 <SV = 21> <Delay = 4.04>
ST_146 : Operation 753 [1/1] (0.00ns)   --->   "%j9 = phi i5 [ %j_8, %22 ], [ 0, %.preheader27.preheader ]"   --->   Operation 753 'phi' 'j9' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 754 [1/1] (1.14ns)   --->   "%exitcond7 = icmp eq i5 %j9, -4" [src/rnn.cpp:251]   --->   Operation 754 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 755 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 755 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 756 [1/1] (1.46ns)   --->   "%j_8 = add i5 %j9, 1" [src/rnn.cpp:251]   --->   Operation 756 'add' 'j_8' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 757 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader77.loopexit, label %22" [src/rnn.cpp:251]   --->   Operation 757 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i5 %j9 to i11" [src/rnn.cpp:251]   --->   Operation 758 'zext' 'tmp_72_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_146 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_140 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %j9, i7 0)" [src/rnn.cpp:251]   --->   Operation 759 'bitconcatenate' 'tmp_140' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_146 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_155_cast = zext i12 %tmp_140 to i13" [src/rnn.cpp:253]   --->   Operation 760 'zext' 'tmp_155_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_146 : Operation 761 [1/1] (1.63ns)   --->   "%tmp_141 = add i13 %tmp_69_cast, %tmp_155_cast" [src/rnn.cpp:253]   --->   Operation 761 'add' 'tmp_141' <Predicate = (!exitcond7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_156_cast = zext i13 %tmp_141 to i64" [src/rnn.cpp:253]   --->   Operation 762 'zext' 'tmp_156_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_146 : Operation 763 [1/1] (0.00ns)   --->   "%lstm_kernel_o_addr = getelementptr [3584 x float]* @lstm_kernel_o, i64 0, i64 %tmp_156_cast" [src/rnn.cpp:253]   --->   Operation 763 'getelementptr' 'lstm_kernel_o_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_146 : Operation 764 [1/1] (1.63ns)   --->   "%tmp_142 = add i11 %tmp_72_cast, %tmp_27" [src/rnn.cpp:253]   --->   Operation 764 'add' 'tmp_142' <Predicate = (!exitcond7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_157_cast = sext i11 %tmp_142 to i64" [src/rnn.cpp:253]   --->   Operation 765 'sext' 'tmp_157_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_146 : Operation 766 [1/1] (0.00ns)   --->   "%img_line_addr_3 = getelementptr [784 x float]* %img_line, i64 0, i64 %tmp_157_cast" [src/rnn.cpp:253]   --->   Operation 766 'getelementptr' 'img_line_addr_3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_146 : Operation 767 [2/2] (2.41ns)   --->   "%img_line_load_3 = load float* %img_line_addr_3, align 4" [src/rnn.cpp:253]   --->   Operation 767 'load' 'img_line_load_3' <Predicate = (!exitcond7)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_146 : Operation 768 [2/2] (2.41ns)   --->   "%lstm_kernel_o_load = load float* %lstm_kernel_o_addr, align 4" [src/rnn.cpp:253]   --->   Operation 768 'load' 'lstm_kernel_o_load' <Predicate = (!exitcond7)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_146 : Operation 769 [1/1] (0.00ns)   --->   "br label %.preheader77"   --->   Operation 769 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 147 <SV = 22> <Delay = 2.41>
ST_147 : Operation 770 [1/2] (2.41ns)   --->   "%img_line_load_3 = load float* %img_line_addr_3, align 4" [src/rnn.cpp:253]   --->   Operation 770 'load' 'img_line_load_3' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_147 : Operation 771 [1/2] (2.41ns)   --->   "%lstm_kernel_o_load = load float* %lstm_kernel_o_addr, align 4" [src/rnn.cpp:253]   --->   Operation 771 'load' 'lstm_kernel_o_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 148 <SV = 23> <Delay = 7.59>
ST_148 : Operation 772 [3/3] (7.59ns)   --->   "%tmp_73 = fmul float %img_line_load_3, %lstm_kernel_o_load" [src/rnn.cpp:253]   --->   Operation 772 'fmul' 'tmp_73' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 24> <Delay = 7.59>
ST_149 : Operation 773 [2/3] (7.59ns)   --->   "%tmp_73 = fmul float %img_line_load_3, %lstm_kernel_o_load" [src/rnn.cpp:253]   --->   Operation 773 'fmul' 'tmp_73' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 774 [2/2] (2.41ns)   --->   "%arr10_load = load float* %arr10_addr_1, align 4" [src/rnn.cpp:253]   --->   Operation 774 'load' 'arr10_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 150 <SV = 25> <Delay = 7.59>
ST_150 : Operation 775 [1/3] (7.59ns)   --->   "%tmp_73 = fmul float %img_line_load_3, %lstm_kernel_o_load" [src/rnn.cpp:253]   --->   Operation 775 'fmul' 'tmp_73' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 776 [1/2] (2.41ns)   --->   "%arr10_load = load float* %arr10_addr_1, align 4" [src/rnn.cpp:253]   --->   Operation 776 'load' 'arr10_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 151 <SV = 26> <Delay = 7.28>
ST_151 : Operation 777 [4/4] (7.28ns)   --->   "%tmp_74 = fadd float %arr10_load, %tmp_73" [src/rnn.cpp:253]   --->   Operation 777 'fadd' 'tmp_74' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 27> <Delay = 7.28>
ST_152 : Operation 778 [3/4] (7.28ns)   --->   "%tmp_74 = fadd float %arr10_load, %tmp_73" [src/rnn.cpp:253]   --->   Operation 778 'fadd' 'tmp_74' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 28> <Delay = 7.28>
ST_153 : Operation 779 [2/4] (7.28ns)   --->   "%tmp_74 = fadd float %arr10_load, %tmp_73" [src/rnn.cpp:253]   --->   Operation 779 'fadd' 'tmp_74' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 29> <Delay = 7.28>
ST_154 : Operation 780 [1/4] (7.28ns)   --->   "%tmp_74 = fadd float %arr10_load, %tmp_73" [src/rnn.cpp:253]   --->   Operation 780 'fadd' 'tmp_74' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 30> <Delay = 2.41>
ST_155 : Operation 781 [1/1] (2.41ns)   --->   "store float %tmp_74, float* %arr10_addr_1, align 4" [src/rnn.cpp:253]   --->   Operation 781 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_155 : Operation 782 [1/1] (0.00ns)   --->   "br label %.preheader27" [src/rnn.cpp:251]   --->   Operation 782 'br' <Predicate = true> <Delay = 0.00>

State 156 <SV = 21> <Delay = 2.41>
ST_156 : Operation 783 [1/1] (0.00ns)   --->   "%invdar10 = phi i7 [ %indvarinc10, %meminst65 ], [ 0, %meminst65.preheader ]" [src/rnn.cpp:256]   --->   Operation 783 'phi' 'invdar10' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 784 [1/1] (1.57ns)   --->   "%indvarinc10 = add i7 %invdar10, 1" [src/rnn.cpp:256]   --->   Operation 784 'add' 'indvarinc10' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_70 = zext i7 %invdar10 to i64" [src/rnn.cpp:256]   --->   Operation 785 'zext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 786 [1/1] (0.00ns)   --->   "%arr11_addr = getelementptr [128 x float]* %arr11, i64 0, i64 %tmp_70" [src/rnn.cpp:256]   --->   Operation 786 'getelementptr' 'arr11_addr' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 787 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr11_addr, align 4" [src/rnn.cpp:256]   --->   Operation 787 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_156 : Operation 788 [1/1] (1.27ns)   --->   "%tmp_71 = icmp eq i7 %invdar10, -1" [src/rnn.cpp:256]   --->   Operation 788 'icmp' 'tmp_71' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 789 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_arr11_str) nounwind"   --->   Operation 789 'specloopname' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 790 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 790 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 791 [1/1] (0.00ns)   --->   "br i1 %tmp_71, label %.preheader76.preheader, label %meminst65" [src/rnn.cpp:256]   --->   Operation 791 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 792 [1/1] (1.17ns)   --->   "br label %.preheader76" [src/rnn.cpp:258]   --->   Operation 792 'br' <Predicate = (tmp_71)> <Delay = 1.17>

State 157 <SV = 22> <Delay = 1.62>
ST_157 : Operation 793 [1/1] (0.00ns)   --->   "%i15 = phi i8 [ %i_16, %.preheader76.loopexit ], [ 0, %.preheader76.preheader ]"   --->   Operation 793 'phi' 'i15' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 794 [1/1] (1.33ns)   --->   "%exitcond6 = icmp eq i8 %i15, -128" [src/rnn.cpp:258]   --->   Operation 794 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 795 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 795 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 796 [1/1] (1.62ns)   --->   "%i_16 = add i8 %i15, 1" [src/rnn.cpp:258]   --->   Operation 796 'add' 'i_16' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 797 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %meminst68.preheader, label %.preheader26.preheader" [src/rnn.cpp:258]   --->   Operation 797 'br' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_75 = zext i8 %i15 to i64" [src/rnn.cpp:262]   --->   Operation 798 'zext' 'tmp_75' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_157 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i8 %i15 to i16" [src/rnn.cpp:262]   --->   Operation 799 'zext' 'tmp_75_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_157 : Operation 800 [1/1] (0.00ns)   --->   "%arr11_addr_1 = getelementptr inbounds [128 x float]* %arr11, i64 0, i64 %tmp_75" [src/rnn.cpp:262]   --->   Operation 800 'getelementptr' 'arr11_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_157 : Operation 801 [1/1] (1.17ns)   --->   "br label %.preheader26" [src/rnn.cpp:260]   --->   Operation 801 'br' <Predicate = (!exitcond6)> <Delay = 1.17>
ST_157 : Operation 802 [1/1] (1.17ns)   --->   "br label %meminst68" [src/rnn.cpp:265]   --->   Operation 802 'br' <Predicate = (exitcond6)> <Delay = 1.17>

State 158 <SV = 23> <Delay = 4.05>
ST_158 : Operation 803 [1/1] (0.00ns)   --->   "%j10 = phi i8 [ %j_9, %23 ], [ 0, %.preheader26.preheader ]"   --->   Operation 803 'phi' 'j10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 804 [1/1] (1.33ns)   --->   "%exitcond5 = icmp eq i8 %j10, -128" [src/rnn.cpp:260]   --->   Operation 804 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 805 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 805 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 806 [1/1] (1.62ns)   --->   "%j_9 = add i8 %j10, 1" [src/rnn.cpp:260]   --->   Operation 806 'add' 'j_9' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 807 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader76.loopexit, label %23" [src/rnn.cpp:260]   --->   Operation 807 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_78 = zext i8 %j10 to i64" [src/rnn.cpp:262]   --->   Operation 808 'zext' 'tmp_78' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_145 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %j10, i7 0)" [src/rnn.cpp:260]   --->   Operation 809 'bitconcatenate' 'tmp_145' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_159_cast = zext i15 %tmp_145 to i16" [src/rnn.cpp:262]   --->   Operation 810 'zext' 'tmp_159_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 811 [1/1] (1.63ns)   --->   "%tmp_146 = add i16 %tmp_75_cast, %tmp_159_cast" [src/rnn.cpp:262]   --->   Operation 811 'add' 'tmp_146' <Predicate = (!exitcond5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_160_cast = zext i16 %tmp_146 to i64" [src/rnn.cpp:262]   --->   Operation 812 'zext' 'tmp_160_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 813 [1/1] (0.00ns)   --->   "%lstm_recurrent_kerne_11 = getelementptr [16384 x float]* @lstm_recurrent_kerne, i64 0, i64 %tmp_160_cast" [src/rnn.cpp:262]   --->   Operation 813 'getelementptr' 'lstm_recurrent_kerne_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 814 [1/1] (0.00ns)   --->   "%h_addr_3 = getelementptr inbounds [128 x float]* @h, i64 0, i64 %tmp_78" [src/rnn.cpp:262]   --->   Operation 814 'getelementptr' 'h_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_158 : Operation 815 [2/2] (2.41ns)   --->   "%h_load_3 = load float* %h_addr_3, align 4" [src/rnn.cpp:262]   --->   Operation 815 'load' 'h_load_3' <Predicate = (!exitcond5)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_158 : Operation 816 [2/2] (2.41ns)   --->   "%lstm_recurrent_kerne_12 = load float* %lstm_recurrent_kerne_11, align 4" [src/rnn.cpp:262]   --->   Operation 816 'load' 'lstm_recurrent_kerne_12' <Predicate = (!exitcond5)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_158 : Operation 817 [1/1] (0.00ns)   --->   "br label %.preheader76"   --->   Operation 817 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 159 <SV = 24> <Delay = 2.41>
ST_159 : Operation 818 [1/2] (2.41ns)   --->   "%h_load_3 = load float* %h_addr_3, align 4" [src/rnn.cpp:262]   --->   Operation 818 'load' 'h_load_3' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_159 : Operation 819 [1/2] (2.41ns)   --->   "%lstm_recurrent_kerne_12 = load float* %lstm_recurrent_kerne_11, align 4" [src/rnn.cpp:262]   --->   Operation 819 'load' 'lstm_recurrent_kerne_12' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 160 <SV = 25> <Delay = 7.59>
ST_160 : Operation 820 [3/3] (7.59ns)   --->   "%tmp_79 = fmul float %h_load_3, %lstm_recurrent_kerne_12" [src/rnn.cpp:262]   --->   Operation 820 'fmul' 'tmp_79' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 26> <Delay = 7.59>
ST_161 : Operation 821 [2/3] (7.59ns)   --->   "%tmp_79 = fmul float %h_load_3, %lstm_recurrent_kerne_12" [src/rnn.cpp:262]   --->   Operation 821 'fmul' 'tmp_79' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 822 [2/2] (2.41ns)   --->   "%arr11_load = load float* %arr11_addr_1, align 4" [src/rnn.cpp:262]   --->   Operation 822 'load' 'arr11_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 162 <SV = 27> <Delay = 7.59>
ST_162 : Operation 823 [1/3] (7.59ns)   --->   "%tmp_79 = fmul float %h_load_3, %lstm_recurrent_kerne_12" [src/rnn.cpp:262]   --->   Operation 823 'fmul' 'tmp_79' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 824 [1/2] (2.41ns)   --->   "%arr11_load = load float* %arr11_addr_1, align 4" [src/rnn.cpp:262]   --->   Operation 824 'load' 'arr11_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 163 <SV = 28> <Delay = 7.28>
ST_163 : Operation 825 [4/4] (7.28ns)   --->   "%tmp_80 = fadd float %arr11_load, %tmp_79" [src/rnn.cpp:262]   --->   Operation 825 'fadd' 'tmp_80' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 29> <Delay = 7.28>
ST_164 : Operation 826 [3/4] (7.28ns)   --->   "%tmp_80 = fadd float %arr11_load, %tmp_79" [src/rnn.cpp:262]   --->   Operation 826 'fadd' 'tmp_80' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 30> <Delay = 7.28>
ST_165 : Operation 827 [2/4] (7.28ns)   --->   "%tmp_80 = fadd float %arr11_load, %tmp_79" [src/rnn.cpp:262]   --->   Operation 827 'fadd' 'tmp_80' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 31> <Delay = 7.28>
ST_166 : Operation 828 [1/4] (7.28ns)   --->   "%tmp_80 = fadd float %arr11_load, %tmp_79" [src/rnn.cpp:262]   --->   Operation 828 'fadd' 'tmp_80' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 32> <Delay = 2.41>
ST_167 : Operation 829 [1/1] (2.41ns)   --->   "store float %tmp_80, float* %arr11_addr_1, align 4" [src/rnn.cpp:262]   --->   Operation 829 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_167 : Operation 830 [1/1] (0.00ns)   --->   "br label %.preheader26" [src/rnn.cpp:260]   --->   Operation 830 'br' <Predicate = true> <Delay = 0.00>

State 168 <SV = 23> <Delay = 2.41>
ST_168 : Operation 831 [1/1] (0.00ns)   --->   "%invdar11 = phi i7 [ %indvarinc11, %meminst68 ], [ 0, %meminst68.preheader ]" [src/rnn.cpp:265]   --->   Operation 831 'phi' 'invdar11' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 832 [1/1] (1.57ns)   --->   "%indvarinc11 = add i7 %invdar11, 1" [src/rnn.cpp:265]   --->   Operation 832 'add' 'indvarinc11' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_76 = zext i7 %invdar11 to i64" [src/rnn.cpp:265]   --->   Operation 833 'zext' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 834 [1/1] (0.00ns)   --->   "%arr12_addr = getelementptr [128 x float]* %arr12, i64 0, i64 %tmp_76" [src/rnn.cpp:265]   --->   Operation 834 'getelementptr' 'arr12_addr' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 835 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr12_addr, align 4" [src/rnn.cpp:265]   --->   Operation 835 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_168 : Operation 836 [1/1] (1.27ns)   --->   "%tmp_77 = icmp eq i7 %invdar11, -1" [src/rnn.cpp:265]   --->   Operation 836 'icmp' 'tmp_77' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 837 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_arr12_str) nounwind"   --->   Operation 837 'specloopname' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 838 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 838 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 839 [1/1] (0.00ns)   --->   "br i1 %tmp_77, label %.preheader75.preheader, label %meminst68" [src/rnn.cpp:265]   --->   Operation 839 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 840 [1/1] (1.17ns)   --->   "br label %.preheader75" [src/rnn.cpp:267]   --->   Operation 840 'br' <Predicate = (tmp_77)> <Delay = 1.17>

State 169 <SV = 24> <Delay = 2.41>
ST_169 : Operation 841 [1/1] (0.00ns)   --->   "%i17 = phi i8 [ %i_20, %28 ], [ 0, %.preheader75.preheader ]"   --->   Operation 841 'phi' 'i17' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 842 [1/1] (1.33ns)   --->   "%exitcond4 = icmp eq i8 %i17, -128" [src/rnn.cpp:267]   --->   Operation 842 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 843 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 843 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 844 [1/1] (1.62ns)   --->   "%i_20 = add i8 %i17, 1" [src/rnn.cpp:267]   --->   Operation 844 'add' 'i_20' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 845 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader25.preheader, label %24" [src/rnn.cpp:267]   --->   Operation 845 'br' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_81 = zext i8 %i17 to i64" [src/rnn.cpp:269]   --->   Operation 846 'zext' 'tmp_81' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_169 : Operation 847 [1/1] (0.00ns)   --->   "%arr10_addr_2 = getelementptr inbounds [128 x float]* %arr10, i64 0, i64 %tmp_81" [src/rnn.cpp:269]   --->   Operation 847 'getelementptr' 'arr10_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_169 : Operation 848 [2/2] (2.41ns)   --->   "%arr10_load_1 = load float* %arr10_addr_2, align 4" [src/rnn.cpp:269]   --->   Operation 848 'load' 'arr10_load_1' <Predicate = (!exitcond4)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_169 : Operation 849 [1/1] (0.00ns)   --->   "%arr11_addr_2 = getelementptr inbounds [128 x float]* %arr11, i64 0, i64 %tmp_81" [src/rnn.cpp:269]   --->   Operation 849 'getelementptr' 'arr11_addr_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_169 : Operation 850 [2/2] (2.41ns)   --->   "%arr11_load_1 = load float* %arr11_addr_2, align 4" [src/rnn.cpp:269]   --->   Operation 850 'load' 'arr11_load_1' <Predicate = (!exitcond4)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_169 : Operation 851 [1/1] (0.00ns)   --->   "%lstm_bias_o_addr = getelementptr inbounds [128 x float]* @lstm_bias_o, i64 0, i64 %tmp_81" [src/rnn.cpp:269]   --->   Operation 851 'getelementptr' 'lstm_bias_o_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_169 : Operation 852 [2/2] (2.41ns)   --->   "%lstm_bias_o_load = load float* %lstm_bias_o_addr, align 4" [src/rnn.cpp:269]   --->   Operation 852 'load' 'lstm_bias_o_load' <Predicate = (!exitcond4)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_169 : Operation 853 [1/1] (0.00ns)   --->   "%arr12_addr_1 = getelementptr inbounds [128 x float]* %arr12, i64 0, i64 %tmp_81" [src/rnn.cpp:269]   --->   Operation 853 'getelementptr' 'arr12_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_169 : Operation 854 [1/1] (1.17ns)   --->   "br label %.preheader25" [src/rnn.cpp:282]   --->   Operation 854 'br' <Predicate = (exitcond4)> <Delay = 1.17>

State 170 <SV = 25> <Delay = 2.41>
ST_170 : Operation 855 [1/2] (2.41ns)   --->   "%arr10_load_1 = load float* %arr10_addr_2, align 4" [src/rnn.cpp:269]   --->   Operation 855 'load' 'arr10_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_170 : Operation 856 [1/2] (2.41ns)   --->   "%arr11_load_1 = load float* %arr11_addr_2, align 4" [src/rnn.cpp:269]   --->   Operation 856 'load' 'arr11_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_170 : Operation 857 [1/2] (2.41ns)   --->   "%lstm_bias_o_load = load float* %lstm_bias_o_addr, align 4" [src/rnn.cpp:269]   --->   Operation 857 'load' 'lstm_bias_o_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 171 <SV = 26> <Delay = 7.28>
ST_171 : Operation 858 [4/4] (7.28ns)   --->   "%tmp_82 = fadd float %arr10_load_1, %arr11_load_1" [src/rnn.cpp:269]   --->   Operation 858 'fadd' 'tmp_82' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 27> <Delay = 7.28>
ST_172 : Operation 859 [3/4] (7.28ns)   --->   "%tmp_82 = fadd float %arr10_load_1, %arr11_load_1" [src/rnn.cpp:269]   --->   Operation 859 'fadd' 'tmp_82' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 28> <Delay = 7.28>
ST_173 : Operation 860 [2/4] (7.28ns)   --->   "%tmp_82 = fadd float %arr10_load_1, %arr11_load_1" [src/rnn.cpp:269]   --->   Operation 860 'fadd' 'tmp_82' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 29> <Delay = 7.28>
ST_174 : Operation 861 [1/4] (7.28ns)   --->   "%tmp_82 = fadd float %arr10_load_1, %arr11_load_1" [src/rnn.cpp:269]   --->   Operation 861 'fadd' 'tmp_82' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 30> <Delay = 7.28>
ST_175 : Operation 862 [4/4] (7.28ns)   --->   "%tmp_83 = fadd float %tmp_82, %lstm_bias_o_load" [src/rnn.cpp:269]   --->   Operation 862 'fadd' 'tmp_83' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 31> <Delay = 7.28>
ST_176 : Operation 863 [3/4] (7.28ns)   --->   "%tmp_83 = fadd float %tmp_82, %lstm_bias_o_load" [src/rnn.cpp:269]   --->   Operation 863 'fadd' 'tmp_83' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 32> <Delay = 7.28>
ST_177 : Operation 864 [2/4] (7.28ns)   --->   "%tmp_83 = fadd float %tmp_82, %lstm_bias_o_load" [src/rnn.cpp:269]   --->   Operation 864 'fadd' 'tmp_83' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 33> <Delay = 7.28>
ST_178 : Operation 865 [1/4] (7.28ns)   --->   "%tmp_83 = fadd float %tmp_82, %lstm_bias_o_load" [src/rnn.cpp:269]   --->   Operation 865 'fadd' 'tmp_83' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 34> <Delay = 3.80>
ST_179 : Operation 866 [1/1] (3.80ns)   --->   "%tmp_84 = fpext float %tmp_83 to double" [src/rnn.cpp:271]   --->   Operation 866 'fpext' 'tmp_84' <Predicate = true> <Delay = 3.80> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 180 <SV = 35> <Delay = 7.35>
ST_180 : Operation 867 [5/5] (7.35ns)   --->   "%tmp_85 = fmul double %tmp_84, 2.000000e-01" [src/rnn.cpp:271]   --->   Operation 867 'dmul' 'tmp_85' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 36> <Delay = 7.35>
ST_181 : Operation 868 [4/5] (7.35ns)   --->   "%tmp_85 = fmul double %tmp_84, 2.000000e-01" [src/rnn.cpp:271]   --->   Operation 868 'dmul' 'tmp_85' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 37> <Delay = 7.35>
ST_182 : Operation 869 [3/5] (7.35ns)   --->   "%tmp_85 = fmul double %tmp_84, 2.000000e-01" [src/rnn.cpp:271]   --->   Operation 869 'dmul' 'tmp_85' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 38> <Delay = 7.35>
ST_183 : Operation 870 [2/5] (7.35ns)   --->   "%tmp_85 = fmul double %tmp_84, 2.000000e-01" [src/rnn.cpp:271]   --->   Operation 870 'dmul' 'tmp_85' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 39> <Delay = 7.35>
ST_184 : Operation 871 [1/5] (7.35ns)   --->   "%tmp_85 = fmul double %tmp_84, 2.000000e-01" [src/rnn.cpp:271]   --->   Operation 871 'dmul' 'tmp_85' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 40> <Delay = 6.68>
ST_185 : Operation 872 [5/5] (6.68ns)   --->   "%tmp_86 = fadd double %tmp_85, 5.000000e-01" [src/rnn.cpp:271]   --->   Operation 872 'dadd' 'tmp_86' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 41> <Delay = 6.68>
ST_186 : Operation 873 [4/5] (6.68ns)   --->   "%tmp_86 = fadd double %tmp_85, 5.000000e-01" [src/rnn.cpp:271]   --->   Operation 873 'dadd' 'tmp_86' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 42> <Delay = 6.68>
ST_187 : Operation 874 [3/5] (6.68ns)   --->   "%tmp_86 = fadd double %tmp_85, 5.000000e-01" [src/rnn.cpp:271]   --->   Operation 874 'dadd' 'tmp_86' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 43> <Delay = 6.68>
ST_188 : Operation 875 [2/5] (6.68ns)   --->   "%tmp_86 = fadd double %tmp_85, 5.000000e-01" [src/rnn.cpp:271]   --->   Operation 875 'dadd' 'tmp_86' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 44> <Delay = 6.68>
ST_189 : Operation 876 [1/5] (6.68ns)   --->   "%tmp_86 = fadd double %tmp_85, 5.000000e-01" [src/rnn.cpp:271]   --->   Operation 876 'dadd' 'tmp_86' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 45> <Delay = 5.00>
ST_190 : Operation 877 [1/1] (5.00ns)   --->   "%tmp_87 = fptrunc double %tmp_86 to float" [src/rnn.cpp:271]   --->   Operation 877 'fptrunc' 'tmp_87' <Predicate = true> <Delay = 5.00> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 5.00> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 191 <SV = 46> <Delay = 5.43>
ST_191 : Operation 878 [1/1] (2.41ns)   --->   "store float %tmp_87, float* %arr12_addr_1, align 4" [src/rnn.cpp:271]   --->   Operation 878 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_191 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_87_to_int = bitcast float %tmp_87 to i32" [src/rnn.cpp:272]   --->   Operation 879 'bitcast' 'tmp_87_to_int' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_87_to_int, i32 23, i32 30)" [src/rnn.cpp:272]   --->   Operation 880 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_147 = trunc i32 %tmp_87_to_int to i23" [src/rnn.cpp:272]   --->   Operation 881 'trunc' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 882 [1/1] (1.33ns)   --->   "%notlhs6 = icmp ne i8 %tmp_125, -1" [src/rnn.cpp:272]   --->   Operation 882 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 883 [1/1] (1.83ns)   --->   "%notrhs6 = icmp eq i23 %tmp_147, 0" [src/rnn.cpp:272]   --->   Operation 883 'icmp' 'notrhs6' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 884 [1/1] (0.71ns)   --->   "%tmp_127 = or i1 %notrhs6, %notlhs6" [src/rnn.cpp:272]   --->   Operation 884 'or' 'tmp_127' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 885 [1/1] (4.71ns)   --->   "%tmp_128 = fcmp ogt float %tmp_87, 2.500000e+00" [src/rnn.cpp:272]   --->   Operation 885 'fcmp' 'tmp_128' <Predicate = true> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 886 [1/1] (0.71ns)   --->   "%tmp_129 = and i1 %tmp_127, %tmp_128" [src/rnn.cpp:272]   --->   Operation 886 'and' 'tmp_129' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 887 [1/1] (0.00ns)   --->   "br i1 %tmp_129, label %25, label %26" [src/rnn.cpp:272]   --->   Operation 887 'br' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 888 [1/1] (4.71ns)   --->   "%tmp_133 = fcmp olt float %tmp_87, -2.500000e+00" [src/rnn.cpp:275]   --->   Operation 888 'fcmp' 'tmp_133' <Predicate = (!tmp_129)> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 889 [1/1] (0.71ns)   --->   "%tmp_134 = and i1 %tmp_127, %tmp_133" [src/rnn.cpp:275]   --->   Operation 889 'and' 'tmp_134' <Predicate = (!tmp_129)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 890 [1/1] (0.00ns)   --->   "br i1 %tmp_134, label %27, label %._crit_edge36" [src/rnn.cpp:275]   --->   Operation 890 'br' <Predicate = (!tmp_129)> <Delay = 0.00>

State 192 <SV = 47> <Delay = 2.41>
ST_192 : Operation 891 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr12_addr_1, align 4" [src/rnn.cpp:277]   --->   Operation 891 'store' <Predicate = (!tmp_129 & tmp_134)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_192 : Operation 892 [1/1] (0.00ns)   --->   "br label %._crit_edge36" [src/rnn.cpp:278]   --->   Operation 892 'br' <Predicate = (!tmp_129 & tmp_134)> <Delay = 0.00>
ST_192 : Operation 893 [1/1] (0.00ns)   --->   "br label %28"   --->   Operation 893 'br' <Predicate = (!tmp_129)> <Delay = 0.00>
ST_192 : Operation 894 [1/1] (2.41ns)   --->   "store float 1.000000e+00, float* %arr12_addr_1, align 4" [src/rnn.cpp:274]   --->   Operation 894 'store' <Predicate = (tmp_129)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_192 : Operation 895 [1/1] (0.00ns)   --->   "br label %28" [src/rnn.cpp:275]   --->   Operation 895 'br' <Predicate = (tmp_129)> <Delay = 0.00>
ST_192 : Operation 896 [1/1] (0.00ns)   --->   "br label %.preheader75" [src/rnn.cpp:267]   --->   Operation 896 'br' <Predicate = true> <Delay = 0.00>

State 193 <SV = 25> <Delay = 2.41>
ST_193 : Operation 897 [1/1] (0.00ns)   --->   "%i18 = phi i8 [ %i_2, %29 ], [ 0, %.preheader25.preheader ]"   --->   Operation 897 'phi' 'i18' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 898 [1/1] (1.33ns)   --->   "%exitcond3 = icmp eq i8 %i18, -128" [src/rnn.cpp:282]   --->   Operation 898 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 899 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 899 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 900 [1/1] (1.62ns)   --->   "%i_2 = add i8 %i18, 1" [src/rnn.cpp:282]   --->   Operation 900 'add' 'i_2' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 901 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader24.preheader, label %29" [src/rnn.cpp:282]   --->   Operation 901 'br' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_90 = zext i8 %i18 to i64" [src/rnn.cpp:284]   --->   Operation 902 'zext' 'tmp_90' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_193 : Operation 903 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [128 x float]* @c, i64 0, i64 %tmp_90" [src/rnn.cpp:284]   --->   Operation 903 'getelementptr' 'c_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_193 : Operation 904 [2/2] (2.41ns)   --->   "%c_load = load float* %c_addr, align 4" [src/rnn.cpp:284]   --->   Operation 904 'load' 'c_load' <Predicate = (!exitcond3)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_193 : Operation 905 [1/1] (0.00ns)   --->   "%arr3_addr_2 = getelementptr inbounds [128 x float]* %arr3, i64 0, i64 %tmp_90" [src/rnn.cpp:284]   --->   Operation 905 'getelementptr' 'arr3_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_193 : Operation 906 [2/2] (2.41ns)   --->   "%arr3_load = load float* %arr3_addr_2, align 4" [src/rnn.cpp:284]   --->   Operation 906 'load' 'arr3_load' <Predicate = (!exitcond3)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_193 : Operation 907 [1/1] (1.17ns)   --->   "br label %.preheader24" [src/rnn.cpp:287]   --->   Operation 907 'br' <Predicate = (exitcond3)> <Delay = 1.17>

State 194 <SV = 26> <Delay = 2.41>
ST_194 : Operation 908 [1/2] (2.41ns)   --->   "%c_load = load float* %c_addr, align 4" [src/rnn.cpp:284]   --->   Operation 908 'load' 'c_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_194 : Operation 909 [1/2] (2.41ns)   --->   "%arr3_load = load float* %arr3_addr_2, align 4" [src/rnn.cpp:284]   --->   Operation 909 'load' 'arr3_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 195 <SV = 27> <Delay = 7.59>
ST_195 : Operation 910 [3/3] (7.59ns)   --->   "%tmp_91 = fmul float %c_load, %arr3_load" [src/rnn.cpp:284]   --->   Operation 910 'fmul' 'tmp_91' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 28> <Delay = 7.59>
ST_196 : Operation 911 [2/3] (7.59ns)   --->   "%tmp_91 = fmul float %c_load, %arr3_load" [src/rnn.cpp:284]   --->   Operation 911 'fmul' 'tmp_91' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 29> <Delay = 7.59>
ST_197 : Operation 912 [1/3] (7.59ns)   --->   "%tmp_91 = fmul float %c_load, %arr3_load" [src/rnn.cpp:284]   --->   Operation 912 'fmul' 'tmp_91' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 30> <Delay = 2.41>
ST_198 : Operation 913 [1/1] (2.41ns)   --->   "store float %tmp_91, float* %c_addr, align 4" [src/rnn.cpp:284]   --->   Operation 913 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_198 : Operation 914 [1/1] (0.00ns)   --->   "br label %.preheader25" [src/rnn.cpp:282]   --->   Operation 914 'br' <Predicate = true> <Delay = 0.00>

State 199 <SV = 26> <Delay = 2.41>
ST_199 : Operation 915 [1/1] (0.00ns)   --->   "%i19 = phi i8 [ %i_3, %30 ], [ 0, %.preheader24.preheader ]"   --->   Operation 915 'phi' 'i19' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 916 [1/1] (1.33ns)   --->   "%exitcond2 = icmp eq i8 %i19, -128" [src/rnn.cpp:287]   --->   Operation 916 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 917 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 917 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 918 [1/1] (1.62ns)   --->   "%i_3 = add i8 %i19, 1" [src/rnn.cpp:287]   --->   Operation 918 'add' 'i_3' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 919 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %meminst71.preheader, label %30" [src/rnn.cpp:287]   --->   Operation 919 'br' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_92 = zext i8 %i19 to i64" [src/rnn.cpp:289]   --->   Operation 920 'zext' 'tmp_92' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_199 : Operation 921 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr inbounds [128 x float]* @c, i64 0, i64 %tmp_92" [src/rnn.cpp:289]   --->   Operation 921 'getelementptr' 'c_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_199 : Operation 922 [1/1] (0.00ns)   --->   "%arr6_addr_2 = getelementptr inbounds [128 x float]* %arr6, i64 0, i64 %tmp_92" [src/rnn.cpp:289]   --->   Operation 922 'getelementptr' 'arr6_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_199 : Operation 923 [2/2] (2.41ns)   --->   "%arr6_load = load float* %arr6_addr_2, align 4" [src/rnn.cpp:289]   --->   Operation 923 'load' 'arr6_load' <Predicate = (!exitcond2)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_199 : Operation 924 [1/1] (0.00ns)   --->   "%arr9_addr_2 = getelementptr inbounds [128 x float]* %arr9, i64 0, i64 %tmp_92" [src/rnn.cpp:289]   --->   Operation 924 'getelementptr' 'arr9_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_199 : Operation 925 [2/2] (2.41ns)   --->   "%arr9_load = load float* %arr9_addr_2, align 4" [src/rnn.cpp:289]   --->   Operation 925 'load' 'arr9_load' <Predicate = (!exitcond2)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_199 : Operation 926 [1/1] (1.17ns)   --->   "br label %meminst71" [src/rnn.cpp:292]   --->   Operation 926 'br' <Predicate = (exitcond2)> <Delay = 1.17>

State 200 <SV = 27> <Delay = 2.41>
ST_200 : Operation 927 [1/2] (2.41ns)   --->   "%arr6_load = load float* %arr6_addr_2, align 4" [src/rnn.cpp:289]   --->   Operation 927 'load' 'arr6_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_200 : Operation 928 [1/2] (2.41ns)   --->   "%arr9_load = load float* %arr9_addr_2, align 4" [src/rnn.cpp:289]   --->   Operation 928 'load' 'arr9_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 201 <SV = 28> <Delay = 7.59>
ST_201 : Operation 929 [3/3] (7.59ns)   --->   "%tmp_93 = fmul float %arr6_load, %arr9_load" [src/rnn.cpp:289]   --->   Operation 929 'fmul' 'tmp_93' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 29> <Delay = 7.59>
ST_202 : Operation 930 [2/2] (2.41ns)   --->   "%c_load_1 = load float* %c_addr_1, align 4" [src/rnn.cpp:289]   --->   Operation 930 'load' 'c_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_202 : Operation 931 [2/3] (7.59ns)   --->   "%tmp_93 = fmul float %arr6_load, %arr9_load" [src/rnn.cpp:289]   --->   Operation 931 'fmul' 'tmp_93' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 30> <Delay = 7.59>
ST_203 : Operation 932 [1/2] (2.41ns)   --->   "%c_load_1 = load float* %c_addr_1, align 4" [src/rnn.cpp:289]   --->   Operation 932 'load' 'c_load_1' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_203 : Operation 933 [1/3] (7.59ns)   --->   "%tmp_93 = fmul float %arr6_load, %arr9_load" [src/rnn.cpp:289]   --->   Operation 933 'fmul' 'tmp_93' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 31> <Delay = 7.28>
ST_204 : Operation 934 [4/4] (7.28ns)   --->   "%tmp_94 = fadd float %c_load_1, %tmp_93" [src/rnn.cpp:289]   --->   Operation 934 'fadd' 'tmp_94' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 32> <Delay = 7.28>
ST_205 : Operation 935 [3/4] (7.28ns)   --->   "%tmp_94 = fadd float %c_load_1, %tmp_93" [src/rnn.cpp:289]   --->   Operation 935 'fadd' 'tmp_94' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 33> <Delay = 7.28>
ST_206 : Operation 936 [2/4] (7.28ns)   --->   "%tmp_94 = fadd float %c_load_1, %tmp_93" [src/rnn.cpp:289]   --->   Operation 936 'fadd' 'tmp_94' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 34> <Delay = 7.28>
ST_207 : Operation 937 [1/4] (7.28ns)   --->   "%tmp_94 = fadd float %c_load_1, %tmp_93" [src/rnn.cpp:289]   --->   Operation 937 'fadd' 'tmp_94' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 35> <Delay = 2.41>
ST_208 : Operation 938 [1/1] (2.41ns)   --->   "store float %tmp_94, float* %c_addr_1, align 4" [src/rnn.cpp:289]   --->   Operation 938 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_208 : Operation 939 [1/1] (0.00ns)   --->   "br label %.preheader24" [src/rnn.cpp:287]   --->   Operation 939 'br' <Predicate = true> <Delay = 0.00>

State 209 <SV = 27> <Delay = 2.41>
ST_209 : Operation 940 [1/1] (0.00ns)   --->   "%invdar12 = phi i7 [ %indvarinc12, %meminst71 ], [ 0, %meminst71.preheader ]" [src/rnn.cpp:292]   --->   Operation 940 'phi' 'invdar12' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 941 [1/1] (1.57ns)   --->   "%indvarinc12 = add i7 %invdar12, 1" [src/rnn.cpp:292]   --->   Operation 941 'add' 'indvarinc12' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_95 = zext i7 %invdar12 to i64" [src/rnn.cpp:292]   --->   Operation 942 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 943 [1/1] (0.00ns)   --->   "%arr13_addr = getelementptr [128 x float]* %arr13, i64 0, i64 %tmp_95" [src/rnn.cpp:292]   --->   Operation 943 'getelementptr' 'arr13_addr' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 944 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %arr13_addr, align 4" [src/rnn.cpp:292]   --->   Operation 944 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_209 : Operation 945 [1/1] (1.27ns)   --->   "%tmp_96 = icmp eq i7 %invdar12, -1" [src/rnn.cpp:292]   --->   Operation 945 'icmp' 'tmp_96' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 946 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_arr13_str) nounwind"   --->   Operation 946 'specloopname' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 947 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 947 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 948 [1/1] (0.00ns)   --->   "br i1 %tmp_96, label %.preheader74.preheader, label %meminst71" [src/rnn.cpp:292]   --->   Operation 948 'br' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 949 [1/1] (1.17ns)   --->   "br label %.preheader74" [src/rnn.cpp:293]   --->   Operation 949 'br' <Predicate = (tmp_96)> <Delay = 1.17>

State 210 <SV = 28> <Delay = 2.41>
ST_210 : Operation 950 [1/1] (0.00ns)   --->   "%i21 = phi i8 [ %i_23, %35 ], [ 0, %.preheader74.preheader ]"   --->   Operation 950 'phi' 'i21' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 951 [1/1] (1.33ns)   --->   "%exitcond1 = icmp eq i8 %i21, -128" [src/rnn.cpp:293]   --->   Operation 951 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 952 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 952 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 953 [1/1] (1.62ns)   --->   "%i_23 = add i8 %i21, 1" [src/rnn.cpp:293]   --->   Operation 953 'add' 'i_23' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 954 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %31" [src/rnn.cpp:293]   --->   Operation 954 'br' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_97 = zext i8 %i21 to i64" [src/rnn.cpp:296]   --->   Operation 955 'zext' 'tmp_97' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_210 : Operation 956 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr inbounds [128 x float]* @c, i64 0, i64 %tmp_97" [src/rnn.cpp:296]   --->   Operation 956 'getelementptr' 'c_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_210 : Operation 957 [2/2] (2.41ns)   --->   "%c_load_2 = load float* %c_addr_2, align 4" [src/rnn.cpp:296]   --->   Operation 957 'load' 'c_load_2' <Predicate = (!exitcond1)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_210 : Operation 958 [1/1] (0.00ns)   --->   "%arr13_addr_1 = getelementptr inbounds [128 x float]* %arr13, i64 0, i64 %tmp_97" [src/rnn.cpp:296]   --->   Operation 958 'getelementptr' 'arr13_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_210 : Operation 959 [1/1] (1.17ns)   --->   "br label %.preheader" [src/rnn.cpp:306]   --->   Operation 959 'br' <Predicate = (exitcond1)> <Delay = 1.17>

State 211 <SV = 29> <Delay = 6.21>
ST_211 : Operation 960 [1/2] (2.41ns)   --->   "%c_load_2 = load float* %c_addr_2, align 4" [src/rnn.cpp:296]   --->   Operation 960 'load' 'c_load_2' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_211 : Operation 961 [1/1] (3.80ns)   --->   "%tmp_98 = fpext float %c_load_2 to double" [src/rnn.cpp:296]   --->   Operation 961 'fpext' 'tmp_98' <Predicate = true> <Delay = 3.80> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 212 <SV = 30> <Delay = 7.35>
ST_212 : Operation 962 [5/5] (7.35ns)   --->   "%tmp_99 = fmul double %tmp_98, 8.000000e-01" [src/rnn.cpp:296]   --->   Operation 962 'dmul' 'tmp_99' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 31> <Delay = 7.35>
ST_213 : Operation 963 [4/5] (7.35ns)   --->   "%tmp_99 = fmul double %tmp_98, 8.000000e-01" [src/rnn.cpp:296]   --->   Operation 963 'dmul' 'tmp_99' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 32> <Delay = 7.35>
ST_214 : Operation 964 [3/5] (7.35ns)   --->   "%tmp_99 = fmul double %tmp_98, 8.000000e-01" [src/rnn.cpp:296]   --->   Operation 964 'dmul' 'tmp_99' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 33> <Delay = 7.35>
ST_215 : Operation 965 [2/5] (7.35ns)   --->   "%tmp_99 = fmul double %tmp_98, 8.000000e-01" [src/rnn.cpp:296]   --->   Operation 965 'dmul' 'tmp_99' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 34> <Delay = 7.35>
ST_216 : Operation 966 [1/5] (7.35ns)   --->   "%tmp_99 = fmul double %tmp_98, 8.000000e-01" [src/rnn.cpp:296]   --->   Operation 966 'dmul' 'tmp_99' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 35> <Delay = 5.00>
ST_217 : Operation 967 [1/1] (5.00ns)   --->   "%tmp_100 = fptrunc double %tmp_99 to float" [src/rnn.cpp:296]   --->   Operation 967 'fptrunc' 'tmp_100' <Predicate = true> <Delay = 5.00> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 5.00> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 218 <SV = 36> <Delay = 5.43>
ST_218 : Operation 968 [1/1] (2.41ns)   --->   "store float %tmp_100, float* %arr13_addr_1, align 4" [src/rnn.cpp:296]   --->   Operation 968 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_218 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_100_to_int = bitcast float %tmp_100 to i32" [src/rnn.cpp:297]   --->   Operation 969 'bitcast' 'tmp_100_to_int' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_100_to_int, i32 23, i32 30)" [src/rnn.cpp:297]   --->   Operation 970 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i32 %tmp_100_to_int to i23" [src/rnn.cpp:297]   --->   Operation 971 'trunc' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 972 [1/1] (1.33ns)   --->   "%notlhs8 = icmp ne i8 %tmp_135, -1" [src/rnn.cpp:297]   --->   Operation 972 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 973 [1/1] (1.83ns)   --->   "%notrhs8 = icmp eq i23 %tmp_148, 0" [src/rnn.cpp:297]   --->   Operation 973 'icmp' 'notrhs8' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 974 [1/1] (0.71ns)   --->   "%tmp_137 = or i1 %notrhs8, %notlhs8" [src/rnn.cpp:297]   --->   Operation 974 'or' 'tmp_137' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 975 [1/1] (4.71ns)   --->   "%tmp_138 = fcmp ogt float %tmp_100, 1.000000e+00" [src/rnn.cpp:297]   --->   Operation 975 'fcmp' 'tmp_138' <Predicate = true> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 976 [1/1] (0.71ns)   --->   "%tmp_139 = and i1 %tmp_137, %tmp_138" [src/rnn.cpp:297]   --->   Operation 976 'and' 'tmp_139' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 977 [1/1] (0.00ns)   --->   "br i1 %tmp_139, label %32, label %33" [src/rnn.cpp:297]   --->   Operation 977 'br' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 978 [1/1] (4.71ns)   --->   "%tmp_143 = fcmp olt float %tmp_100, -1.000000e+00" [src/rnn.cpp:300]   --->   Operation 978 'fcmp' 'tmp_143' <Predicate = (!tmp_139)> <Delay = 4.71> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 979 [1/1] (0.71ns)   --->   "%tmp_144 = and i1 %tmp_137, %tmp_143" [src/rnn.cpp:300]   --->   Operation 979 'and' 'tmp_144' <Predicate = (!tmp_139)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 980 [1/1] (0.00ns)   --->   "br i1 %tmp_144, label %34, label %._crit_edge37" [src/rnn.cpp:300]   --->   Operation 980 'br' <Predicate = (!tmp_139)> <Delay = 0.00>

State 219 <SV = 37> <Delay = 2.41>
ST_219 : Operation 981 [1/1] (2.41ns)   --->   "store float -1.000000e+00, float* %arr13_addr_1, align 4" [src/rnn.cpp:302]   --->   Operation 981 'store' <Predicate = (!tmp_139 & tmp_144)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_219 : Operation 982 [1/1] (0.00ns)   --->   "br label %._crit_edge37" [src/rnn.cpp:303]   --->   Operation 982 'br' <Predicate = (!tmp_139 & tmp_144)> <Delay = 0.00>
ST_219 : Operation 983 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 983 'br' <Predicate = (!tmp_139)> <Delay = 0.00>
ST_219 : Operation 984 [1/1] (2.41ns)   --->   "store float 1.000000e+00, float* %arr13_addr_1, align 4" [src/rnn.cpp:299]   --->   Operation 984 'store' <Predicate = (tmp_139)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_219 : Operation 985 [1/1] (0.00ns)   --->   "br label %35" [src/rnn.cpp:300]   --->   Operation 985 'br' <Predicate = (tmp_139)> <Delay = 0.00>
ST_219 : Operation 986 [1/1] (0.00ns)   --->   "br label %.preheader74" [src/rnn.cpp:293]   --->   Operation 986 'br' <Predicate = true> <Delay = 0.00>

State 220 <SV = 29> <Delay = 2.41>
ST_220 : Operation 987 [1/1] (0.00ns)   --->   "%i22 = phi i8 [ %i_12, %36 ], [ 0, %.preheader.preheader ]"   --->   Operation 987 'phi' 'i22' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 988 [1/1] (1.33ns)   --->   "%exitcond = icmp eq i8 %i22, -128" [src/rnn.cpp:306]   --->   Operation 988 'icmp' 'exitcond' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 989 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 989 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 990 [1/1] (1.62ns)   --->   "%i_12 = add i8 %i22, 1" [src/rnn.cpp:306]   --->   Operation 990 'add' 'i_12' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 991 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %37, label %36" [src/rnn.cpp:306]   --->   Operation 991 'br' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_103 = zext i8 %i22 to i64" [src/rnn.cpp:308]   --->   Operation 992 'zext' 'tmp_103' <Predicate = (!exitcond)> <Delay = 0.00>
ST_220 : Operation 993 [1/1] (0.00ns)   --->   "%arr13_addr_2 = getelementptr inbounds [128 x float]* %arr13, i64 0, i64 %tmp_103" [src/rnn.cpp:308]   --->   Operation 993 'getelementptr' 'arr13_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_220 : Operation 994 [2/2] (2.41ns)   --->   "%arr13_load = load float* %arr13_addr_2, align 4" [src/rnn.cpp:308]   --->   Operation 994 'load' 'arr13_load' <Predicate = (!exitcond)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_220 : Operation 995 [1/1] (0.00ns)   --->   "%arr12_addr_2 = getelementptr inbounds [128 x float]* %arr12, i64 0, i64 %tmp_103" [src/rnn.cpp:308]   --->   Operation 995 'getelementptr' 'arr12_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_220 : Operation 996 [2/2] (2.41ns)   --->   "%arr12_load = load float* %arr12_addr_2, align 4" [src/rnn.cpp:308]   --->   Operation 996 'load' 'arr12_load' <Predicate = (!exitcond)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_220 : Operation 997 [1/1] (0.00ns)   --->   "ret void" [src/rnn.cpp:310]   --->   Operation 997 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 221 <SV = 30> <Delay = 2.41>
ST_221 : Operation 998 [1/2] (2.41ns)   --->   "%arr13_load = load float* %arr13_addr_2, align 4" [src/rnn.cpp:308]   --->   Operation 998 'load' 'arr13_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_221 : Operation 999 [1/2] (2.41ns)   --->   "%arr12_load = load float* %arr12_addr_2, align 4" [src/rnn.cpp:308]   --->   Operation 999 'load' 'arr12_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 222 <SV = 31> <Delay = 7.59>
ST_222 : Operation 1000 [3/3] (7.59ns)   --->   "%tmp_104 = fmul float %arr13_load, %arr12_load" [src/rnn.cpp:308]   --->   Operation 1000 'fmul' 'tmp_104' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 32> <Delay = 7.59>
ST_223 : Operation 1001 [2/3] (7.59ns)   --->   "%tmp_104 = fmul float %arr13_load, %arr12_load" [src/rnn.cpp:308]   --->   Operation 1001 'fmul' 'tmp_104' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 33> <Delay = 7.59>
ST_224 : Operation 1002 [1/3] (7.59ns)   --->   "%tmp_104 = fmul float %arr13_load, %arr12_load" [src/rnn.cpp:308]   --->   Operation 1002 'fmul' 'tmp_104' <Predicate = true> <Delay = 7.59> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 7.59> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 34> <Delay = 2.41>
ST_225 : Operation 1003 [1/1] (0.00ns)   --->   "%h_addr_4 = getelementptr inbounds [128 x float]* @h, i64 0, i64 %tmp_103" [src/rnn.cpp:308]   --->   Operation 1003 'getelementptr' 'h_addr_4' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1004 [1/1] (2.41ns)   --->   "store float %tmp_104, float* %h_addr_4, align 4" [src/rnn.cpp:308]   --->   Operation 1004 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_225 : Operation 1005 [1/1] (0.00ns)   --->   "br label %.preheader" [src/rnn.cpp:306]   --->   Operation 1005 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.63ns
The critical path consists of the following:
	wire read on port 'img_line_offset' [17]  (0 ns)
	'sub' operation ('tmp_27', src/rnn.cpp:156) [22]  (1.63 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar', src/rnn.cpp:150) with incoming values : ('indvarinc', src/rnn.cpp:150) [38]  (0 ns)
	'getelementptr' operation ('arr1_addr', src/rnn.cpp:150) [41]  (0 ns)
	'store' operation (src/rnn.cpp:150) of constant 0 on array 'arr1', src/rnn.cpp:150 [42]  (2.42 ns)

 <State 3>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:152) [50]  (0 ns)
	'add' operation ('i', src/rnn.cpp:152) [53]  (1.63 ns)

 <State 4>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:154) [61]  (0 ns)
	'add' operation ('tmp_68', src/rnn.cpp:156) [70]  (1.63 ns)
	'getelementptr' operation ('lstm_kernel_f_addr', src/rnn.cpp:156) [72]  (0 ns)
	'load' operation ('lstm_kernel_f_load', src/rnn.cpp:156) on array 'lstm_kernel_f' [77]  (2.42 ns)

 <State 5>: 2.42ns
The critical path consists of the following:
	'load' operation ('img_line_load', src/rnn.cpp:156) on array 'img_line' [76]  (2.42 ns)

 <State 6>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', src/rnn.cpp:156) [78]  (7.59 ns)

 <State 7>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', src/rnn.cpp:156) [78]  (7.59 ns)

 <State 8>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', src/rnn.cpp:156) [78]  (7.59 ns)

 <State 9>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', src/rnn.cpp:156) [80]  (7.28 ns)

 <State 10>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', src/rnn.cpp:156) [80]  (7.28 ns)

 <State 11>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', src/rnn.cpp:156) [80]  (7.28 ns)

 <State 12>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', src/rnn.cpp:156) [80]  (7.28 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:156) of variable 'tmp_6', src/rnn.cpp:156 on array 'arr1', src/rnn.cpp:150 [81]  (2.42 ns)

 <State 14>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar1', src/rnn.cpp:159) with incoming values : ('indvarinc1', src/rnn.cpp:159) [88]  (0 ns)
	'getelementptr' operation ('arr2_addr', src/rnn.cpp:159) [91]  (0 ns)
	'store' operation (src/rnn.cpp:159) of constant 0 on array 'arr2', src/rnn.cpp:159 [92]  (2.42 ns)

 <State 15>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:161) [100]  (0 ns)
	'add' operation ('i', src/rnn.cpp:161) [103]  (1.63 ns)

 <State 16>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:163) [111]  (0 ns)
	'add' operation ('tmp_89', src/rnn.cpp:165) [120]  (1.63 ns)
	'getelementptr' operation ('lstm_recurrent_kerne_5', src/rnn.cpp:165) [122]  (0 ns)
	'load' operation ('lstm_recurrent_kerne_6', src/rnn.cpp:165) on array 'lstm_recurrent_kerne_3' [125]  (2.42 ns)

 <State 17>: 2.42ns
The critical path consists of the following:
	'load' operation ('h_load', src/rnn.cpp:165) on array 'h' [124]  (2.42 ns)

 <State 18>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', src/rnn.cpp:165) [126]  (7.59 ns)

 <State 19>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', src/rnn.cpp:165) [126]  (7.59 ns)

 <State 20>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', src/rnn.cpp:165) [126]  (7.59 ns)

 <State 21>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', src/rnn.cpp:165) [128]  (7.28 ns)

 <State 22>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', src/rnn.cpp:165) [128]  (7.28 ns)

 <State 23>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', src/rnn.cpp:165) [128]  (7.28 ns)

 <State 24>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', src/rnn.cpp:165) [128]  (7.28 ns)

 <State 25>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:165) of variable 'tmp_12', src/rnn.cpp:165 on array 'arr2', src/rnn.cpp:159 [129]  (2.42 ns)

 <State 26>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar2', src/rnn.cpp:168) with incoming values : ('indvarinc2', src/rnn.cpp:168) [136]  (0 ns)
	'getelementptr' operation ('arr3_addr', src/rnn.cpp:168) [139]  (0 ns)
	'store' operation (src/rnn.cpp:168) of constant 0 on array 'arr3', src/rnn.cpp:168 [140]  (2.42 ns)

 <State 27>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:170) [148]  (0 ns)
	'getelementptr' operation ('arr1_addr_2', src/rnn.cpp:172) [155]  (0 ns)
	'load' operation ('arr1_load_1', src/rnn.cpp:172) on array 'arr1', src/rnn.cpp:150 [156]  (2.42 ns)

 <State 28>: 2.42ns
The critical path consists of the following:
	'load' operation ('arr1_load_1', src/rnn.cpp:172) on array 'arr1', src/rnn.cpp:150 [156]  (2.42 ns)

 <State 29>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', src/rnn.cpp:172) [159]  (7.28 ns)

 <State 30>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', src/rnn.cpp:172) [159]  (7.28 ns)

 <State 31>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', src/rnn.cpp:172) [159]  (7.28 ns)

 <State 32>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_14', src/rnn.cpp:172) [159]  (7.28 ns)

 <State 33>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', src/rnn.cpp:172) [162]  (7.28 ns)

 <State 34>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', src/rnn.cpp:172) [162]  (7.28 ns)

 <State 35>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', src/rnn.cpp:172) [162]  (7.28 ns)

 <State 36>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_15', src/rnn.cpp:172) [162]  (7.28 ns)

 <State 37>: 3.8ns
The critical path consists of the following:
	'fpext' operation ('tmp_16', src/rnn.cpp:174) [164]  (3.8 ns)

 <State 38>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_17', src/rnn.cpp:174) [165]  (7.36 ns)

 <State 39>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_17', src/rnn.cpp:174) [165]  (7.36 ns)

 <State 40>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_17', src/rnn.cpp:174) [165]  (7.36 ns)

 <State 41>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_17', src/rnn.cpp:174) [165]  (7.36 ns)

 <State 42>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_17', src/rnn.cpp:174) [165]  (7.36 ns)

 <State 43>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_18', src/rnn.cpp:174) [166]  (6.69 ns)

 <State 44>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_18', src/rnn.cpp:174) [166]  (6.69 ns)

 <State 45>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_18', src/rnn.cpp:174) [166]  (6.69 ns)

 <State 46>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_18', src/rnn.cpp:174) [166]  (6.69 ns)

 <State 47>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_18', src/rnn.cpp:174) [166]  (6.69 ns)

 <State 48>: 5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_19', src/rnn.cpp:174) [167]  (5 ns)

 <State 49>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_46', src/rnn.cpp:175) [175]  (4.72 ns)
	'and' operation ('tmp_65', src/rnn.cpp:175) [176]  (0.712 ns)

 <State 50>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:178) of constant 0 on array 'arr3', src/rnn.cpp:168 [183]  (2.42 ns)

 <State 51>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar3', src/rnn.cpp:182) with incoming values : ('indvarinc3', src/rnn.cpp:182) [195]  (0 ns)
	'getelementptr' operation ('arr4_addr', src/rnn.cpp:182) [198]  (0 ns)
	'store' operation (src/rnn.cpp:182) of constant 0 on array 'arr4', src/rnn.cpp:182 [199]  (2.42 ns)

 <State 52>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:184) [207]  (0 ns)
	'add' operation ('i', src/rnn.cpp:184) [210]  (1.63 ns)

 <State 53>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:186) [218]  (0 ns)
	'add' operation ('tmp_111', src/rnn.cpp:188) [227]  (1.63 ns)
	'getelementptr' operation ('lstm_kernel_i_addr', src/rnn.cpp:188) [229]  (0 ns)
	'load' operation ('lstm_kernel_i_load', src/rnn.cpp:188) on array 'lstm_kernel_i' [234]  (2.42 ns)

 <State 54>: 2.42ns
The critical path consists of the following:
	'load' operation ('img_line_load_1', src/rnn.cpp:188) on array 'img_line' [233]  (2.42 ns)

 <State 55>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', src/rnn.cpp:188) [235]  (7.59 ns)

 <State 56>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', src/rnn.cpp:188) [235]  (7.59 ns)

 <State 57>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_28', src/rnn.cpp:188) [235]  (7.59 ns)

 <State 58>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_29', src/rnn.cpp:188) [237]  (7.28 ns)

 <State 59>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_29', src/rnn.cpp:188) [237]  (7.28 ns)

 <State 60>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_29', src/rnn.cpp:188) [237]  (7.28 ns)

 <State 61>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_29', src/rnn.cpp:188) [237]  (7.28 ns)

 <State 62>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:188) of variable 'tmp_29', src/rnn.cpp:188 on array 'arr4', src/rnn.cpp:182 [238]  (2.42 ns)

 <State 63>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar4', src/rnn.cpp:191) with incoming values : ('indvarinc4', src/rnn.cpp:191) [245]  (0 ns)
	'getelementptr' operation ('arr5_addr', src/rnn.cpp:191) [248]  (0 ns)
	'store' operation (src/rnn.cpp:191) of constant 0 on array 'arr5', src/rnn.cpp:191 [249]  (2.42 ns)

 <State 64>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:193) [257]  (0 ns)
	'add' operation ('i', src/rnn.cpp:193) [260]  (1.63 ns)

 <State 65>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:195) [268]  (0 ns)
	'add' operation ('tmp_120', src/rnn.cpp:197) [277]  (1.63 ns)
	'getelementptr' operation ('lstm_recurrent_kerne_7', src/rnn.cpp:197) [279]  (0 ns)
	'load' operation ('lstm_recurrent_kerne_8', src/rnn.cpp:197) on array 'lstm_recurrent_kerne_4' [282]  (2.42 ns)

 <State 66>: 2.42ns
The critical path consists of the following:
	'load' operation ('h_load_1', src/rnn.cpp:197) on array 'h' [281]  (2.42 ns)

 <State 67>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', src/rnn.cpp:197) [283]  (7.59 ns)

 <State 68>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', src/rnn.cpp:197) [283]  (7.59 ns)

 <State 69>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_34', src/rnn.cpp:197) [283]  (7.59 ns)

 <State 70>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_35', src/rnn.cpp:197) [285]  (7.28 ns)

 <State 71>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_35', src/rnn.cpp:197) [285]  (7.28 ns)

 <State 72>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_35', src/rnn.cpp:197) [285]  (7.28 ns)

 <State 73>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_35', src/rnn.cpp:197) [285]  (7.28 ns)

 <State 74>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:197) of variable 'tmp_35', src/rnn.cpp:197 on array 'arr5', src/rnn.cpp:191 [286]  (2.42 ns)

 <State 75>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar5', src/rnn.cpp:200) with incoming values : ('indvarinc5', src/rnn.cpp:200) [293]  (0 ns)
	'getelementptr' operation ('arr6_addr', src/rnn.cpp:200) [296]  (0 ns)
	'store' operation (src/rnn.cpp:200) of constant 0 on array 'arr6', src/rnn.cpp:200 [297]  (2.42 ns)

 <State 76>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:202) [305]  (0 ns)
	'getelementptr' operation ('arr4_addr_2', src/rnn.cpp:205) [312]  (0 ns)
	'load' operation ('arr4_load_1', src/rnn.cpp:205) on array 'arr4', src/rnn.cpp:182 [313]  (2.42 ns)

 <State 77>: 2.42ns
The critical path consists of the following:
	'load' operation ('arr4_load_1', src/rnn.cpp:205) on array 'arr4', src/rnn.cpp:182 [313]  (2.42 ns)

 <State 78>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', src/rnn.cpp:205) [316]  (7.28 ns)

 <State 79>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', src/rnn.cpp:205) [316]  (7.28 ns)

 <State 80>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', src/rnn.cpp:205) [316]  (7.28 ns)

 <State 81>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_37', src/rnn.cpp:205) [316]  (7.28 ns)

 <State 82>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', src/rnn.cpp:205) [319]  (7.28 ns)

 <State 83>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', src/rnn.cpp:205) [319]  (7.28 ns)

 <State 84>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', src/rnn.cpp:205) [319]  (7.28 ns)

 <State 85>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_38', src/rnn.cpp:205) [319]  (7.28 ns)

 <State 86>: 3.8ns
The critical path consists of the following:
	'fpext' operation ('tmp_39', src/rnn.cpp:206) [321]  (3.8 ns)

 <State 87>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_40', src/rnn.cpp:206) [322]  (7.36 ns)

 <State 88>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_40', src/rnn.cpp:206) [322]  (7.36 ns)

 <State 89>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_40', src/rnn.cpp:206) [322]  (7.36 ns)

 <State 90>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_40', src/rnn.cpp:206) [322]  (7.36 ns)

 <State 91>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_40', src/rnn.cpp:206) [322]  (7.36 ns)

 <State 92>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', src/rnn.cpp:206) [323]  (6.69 ns)

 <State 93>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', src/rnn.cpp:206) [323]  (6.69 ns)

 <State 94>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', src/rnn.cpp:206) [323]  (6.69 ns)

 <State 95>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', src/rnn.cpp:206) [323]  (6.69 ns)

 <State 96>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', src/rnn.cpp:206) [323]  (6.69 ns)

 <State 97>: 5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_42', src/rnn.cpp:206) [324]  (5 ns)

 <State 98>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_108', src/rnn.cpp:207) [332]  (4.72 ns)
	'and' operation ('tmp_109', src/rnn.cpp:207) [333]  (0.712 ns)

 <State 99>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:210) of constant 0 on array 'arr6', src/rnn.cpp:200 [340]  (2.42 ns)

 <State 100>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar6', src/rnn.cpp:214) with incoming values : ('indvarinc6', src/rnn.cpp:214) [352]  (0 ns)
	'getelementptr' operation ('arr7_addr', src/rnn.cpp:214) [355]  (0 ns)
	'store' operation (src/rnn.cpp:214) of constant 0 on array 'arr7', src/rnn.cpp:214 [356]  (2.42 ns)

 <State 101>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:216) [364]  (0 ns)
	'add' operation ('i', src/rnn.cpp:216) [367]  (1.63 ns)

 <State 102>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:218) [375]  (0 ns)
	'add' operation ('tmp_126', src/rnn.cpp:220) [384]  (1.63 ns)
	'getelementptr' operation ('lstm_kernel_c_addr', src/rnn.cpp:220) [386]  (0 ns)
	'load' operation ('lstm_kernel_c_load', src/rnn.cpp:220) on array 'lstm_kernel_c' [391]  (2.42 ns)

 <State 103>: 2.42ns
The critical path consists of the following:
	'load' operation ('img_line_load_2', src/rnn.cpp:220) on array 'img_line' [390]  (2.42 ns)

 <State 104>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_51', src/rnn.cpp:220) [392]  (7.59 ns)

 <State 105>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_51', src/rnn.cpp:220) [392]  (7.59 ns)

 <State 106>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_51', src/rnn.cpp:220) [392]  (7.59 ns)

 <State 107>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', src/rnn.cpp:220) [394]  (7.28 ns)

 <State 108>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', src/rnn.cpp:220) [394]  (7.28 ns)

 <State 109>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', src/rnn.cpp:220) [394]  (7.28 ns)

 <State 110>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', src/rnn.cpp:220) [394]  (7.28 ns)

 <State 111>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:220) of variable 'tmp_52', src/rnn.cpp:220 on array 'arr7', src/rnn.cpp:214 [395]  (2.42 ns)

 <State 112>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar7', src/rnn.cpp:223) with incoming values : ('indvarinc7', src/rnn.cpp:223) [402]  (0 ns)
	'getelementptr' operation ('arr8_addr', src/rnn.cpp:223) [405]  (0 ns)
	'store' operation (src/rnn.cpp:223) of constant 0 on array 'arr8', src/rnn.cpp:223 [406]  (2.42 ns)

 <State 113>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:225) [414]  (0 ns)
	'add' operation ('i', src/rnn.cpp:225) [417]  (1.63 ns)

 <State 114>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:227) [425]  (0 ns)
	'add' operation ('tmp_132', src/rnn.cpp:229) [434]  (1.63 ns)
	'getelementptr' operation ('lstm_recurrent_kerne_9', src/rnn.cpp:229) [436]  (0 ns)
	'load' operation ('lstm_recurrent_kerne_10', src/rnn.cpp:229) on array 'lstm_recurrent_kerne_1' [439]  (2.42 ns)

 <State 115>: 2.42ns
The critical path consists of the following:
	'load' operation ('h_load_2', src/rnn.cpp:229) on array 'h' [438]  (2.42 ns)

 <State 116>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_57', src/rnn.cpp:229) [440]  (7.59 ns)

 <State 117>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_57', src/rnn.cpp:229) [440]  (7.59 ns)

 <State 118>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_57', src/rnn.cpp:229) [440]  (7.59 ns)

 <State 119>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', src/rnn.cpp:229) [442]  (7.28 ns)

 <State 120>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', src/rnn.cpp:229) [442]  (7.28 ns)

 <State 121>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', src/rnn.cpp:229) [442]  (7.28 ns)

 <State 122>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_58', src/rnn.cpp:229) [442]  (7.28 ns)

 <State 123>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:229) of variable 'tmp_58', src/rnn.cpp:229 on array 'arr8', src/rnn.cpp:223 [443]  (2.42 ns)

 <State 124>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar8', src/rnn.cpp:232) with incoming values : ('indvarinc8', src/rnn.cpp:232) [450]  (0 ns)
	'getelementptr' operation ('arr9_addr', src/rnn.cpp:232) [453]  (0 ns)
	'store' operation (src/rnn.cpp:232) of constant 0 on array 'arr9', src/rnn.cpp:232 [454]  (2.42 ns)

 <State 125>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:234) [462]  (0 ns)
	'getelementptr' operation ('arr7_addr_2', src/rnn.cpp:237) [469]  (0 ns)
	'load' operation ('arr7_load_1', src/rnn.cpp:237) on array 'arr7', src/rnn.cpp:214 [470]  (2.42 ns)

 <State 126>: 2.42ns
The critical path consists of the following:
	'load' operation ('arr7_load_1', src/rnn.cpp:237) on array 'arr7', src/rnn.cpp:214 [470]  (2.42 ns)

 <State 127>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_60', src/rnn.cpp:237) [473]  (7.28 ns)

 <State 128>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_60', src/rnn.cpp:237) [473]  (7.28 ns)

 <State 129>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_60', src/rnn.cpp:237) [473]  (7.28 ns)

 <State 130>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_60', src/rnn.cpp:237) [473]  (7.28 ns)

 <State 131>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_61', src/rnn.cpp:237) [476]  (7.28 ns)

 <State 132>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_61', src/rnn.cpp:237) [476]  (7.28 ns)

 <State 133>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_61', src/rnn.cpp:237) [476]  (7.28 ns)

 <State 134>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_61', src/rnn.cpp:237) [476]  (7.28 ns)

 <State 135>: 3.8ns
The critical path consists of the following:
	'fpext' operation ('tmp_62', src/rnn.cpp:239) [478]  (3.8 ns)

 <State 136>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_63', src/rnn.cpp:239) [479]  (7.36 ns)

 <State 137>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_63', src/rnn.cpp:239) [479]  (7.36 ns)

 <State 138>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_63', src/rnn.cpp:239) [479]  (7.36 ns)

 <State 139>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_63', src/rnn.cpp:239) [479]  (7.36 ns)

 <State 140>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_63', src/rnn.cpp:239) [479]  (7.36 ns)

 <State 141>: 5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64', src/rnn.cpp:239) [480]  (5 ns)

 <State 142>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', src/rnn.cpp:240) [488]  (4.72 ns)
	'and' operation ('tmp_119', src/rnn.cpp:240) [489]  (0.712 ns)

 <State 143>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:243) of constant -1 on array 'arr9', src/rnn.cpp:232 [496]  (2.42 ns)

 <State 144>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar9', src/rnn.cpp:247) with incoming values : ('indvarinc9', src/rnn.cpp:247) [508]  (0 ns)
	'getelementptr' operation ('arr10_addr', src/rnn.cpp:247) [511]  (0 ns)
	'store' operation (src/rnn.cpp:247) of constant 0 on array 'arr10', src/rnn.cpp:247 [512]  (2.42 ns)

 <State 145>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:249) [520]  (0 ns)
	'add' operation ('i', src/rnn.cpp:249) [523]  (1.63 ns)

 <State 146>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:251) [531]  (0 ns)
	'add' operation ('tmp_141', src/rnn.cpp:253) [540]  (1.63 ns)
	'getelementptr' operation ('lstm_kernel_o_addr', src/rnn.cpp:253) [542]  (0 ns)
	'load' operation ('lstm_kernel_o_load', src/rnn.cpp:253) on array 'lstm_kernel_o' [547]  (2.42 ns)

 <State 147>: 2.42ns
The critical path consists of the following:
	'load' operation ('img_line_load_3', src/rnn.cpp:253) on array 'img_line' [546]  (2.42 ns)

 <State 148>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_73', src/rnn.cpp:253) [548]  (7.59 ns)

 <State 149>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_73', src/rnn.cpp:253) [548]  (7.59 ns)

 <State 150>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_73', src/rnn.cpp:253) [548]  (7.59 ns)

 <State 151>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', src/rnn.cpp:253) [550]  (7.28 ns)

 <State 152>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', src/rnn.cpp:253) [550]  (7.28 ns)

 <State 153>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', src/rnn.cpp:253) [550]  (7.28 ns)

 <State 154>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_74', src/rnn.cpp:253) [550]  (7.28 ns)

 <State 155>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:253) of variable 'tmp_74', src/rnn.cpp:253 on array 'arr10', src/rnn.cpp:247 [551]  (2.42 ns)

 <State 156>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar10', src/rnn.cpp:256) with incoming values : ('indvarinc10', src/rnn.cpp:256) [558]  (0 ns)
	'getelementptr' operation ('arr11_addr', src/rnn.cpp:256) [561]  (0 ns)
	'store' operation (src/rnn.cpp:256) of constant 0 on array 'arr11', src/rnn.cpp:256 [562]  (2.42 ns)

 <State 157>: 1.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:258) [570]  (0 ns)
	'add' operation ('i', src/rnn.cpp:258) [573]  (1.63 ns)

 <State 158>: 4.05ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/rnn.cpp:260) [581]  (0 ns)
	'add' operation ('tmp_146', src/rnn.cpp:262) [590]  (1.63 ns)
	'getelementptr' operation ('lstm_recurrent_kerne_11', src/rnn.cpp:262) [592]  (0 ns)
	'load' operation ('lstm_recurrent_kerne_12', src/rnn.cpp:262) on array 'lstm_recurrent_kerne' [595]  (2.42 ns)

 <State 159>: 2.42ns
The critical path consists of the following:
	'load' operation ('h_load_3', src/rnn.cpp:262) on array 'h' [594]  (2.42 ns)

 <State 160>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_79', src/rnn.cpp:262) [596]  (7.59 ns)

 <State 161>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_79', src/rnn.cpp:262) [596]  (7.59 ns)

 <State 162>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_79', src/rnn.cpp:262) [596]  (7.59 ns)

 <State 163>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_80', src/rnn.cpp:262) [598]  (7.28 ns)

 <State 164>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_80', src/rnn.cpp:262) [598]  (7.28 ns)

 <State 165>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_80', src/rnn.cpp:262) [598]  (7.28 ns)

 <State 166>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_80', src/rnn.cpp:262) [598]  (7.28 ns)

 <State 167>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:262) of variable 'tmp_80', src/rnn.cpp:262 on array 'arr11', src/rnn.cpp:256 [599]  (2.42 ns)

 <State 168>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar11', src/rnn.cpp:265) with incoming values : ('indvarinc11', src/rnn.cpp:265) [606]  (0 ns)
	'getelementptr' operation ('arr12_addr', src/rnn.cpp:265) [609]  (0 ns)
	'store' operation (src/rnn.cpp:265) of constant 0 on array 'arr12', src/rnn.cpp:265 [610]  (2.42 ns)

 <State 169>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:267) [618]  (0 ns)
	'getelementptr' operation ('arr10_addr_2', src/rnn.cpp:269) [625]  (0 ns)
	'load' operation ('arr10_load_1', src/rnn.cpp:269) on array 'arr10', src/rnn.cpp:247 [626]  (2.42 ns)

 <State 170>: 2.42ns
The critical path consists of the following:
	'load' operation ('arr10_load_1', src/rnn.cpp:269) on array 'arr10', src/rnn.cpp:247 [626]  (2.42 ns)

 <State 171>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_82', src/rnn.cpp:269) [629]  (7.28 ns)

 <State 172>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_82', src/rnn.cpp:269) [629]  (7.28 ns)

 <State 173>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_82', src/rnn.cpp:269) [629]  (7.28 ns)

 <State 174>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_82', src/rnn.cpp:269) [629]  (7.28 ns)

 <State 175>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_83', src/rnn.cpp:269) [632]  (7.28 ns)

 <State 176>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_83', src/rnn.cpp:269) [632]  (7.28 ns)

 <State 177>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_83', src/rnn.cpp:269) [632]  (7.28 ns)

 <State 178>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_83', src/rnn.cpp:269) [632]  (7.28 ns)

 <State 179>: 3.8ns
The critical path consists of the following:
	'fpext' operation ('tmp_84', src/rnn.cpp:271) [634]  (3.8 ns)

 <State 180>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_85', src/rnn.cpp:271) [635]  (7.36 ns)

 <State 181>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_85', src/rnn.cpp:271) [635]  (7.36 ns)

 <State 182>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_85', src/rnn.cpp:271) [635]  (7.36 ns)

 <State 183>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_85', src/rnn.cpp:271) [635]  (7.36 ns)

 <State 184>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_85', src/rnn.cpp:271) [635]  (7.36 ns)

 <State 185>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_86', src/rnn.cpp:271) [636]  (6.69 ns)

 <State 186>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_86', src/rnn.cpp:271) [636]  (6.69 ns)

 <State 187>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_86', src/rnn.cpp:271) [636]  (6.69 ns)

 <State 188>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_86', src/rnn.cpp:271) [636]  (6.69 ns)

 <State 189>: 6.69ns
The critical path consists of the following:
	'dadd' operation ('tmp_86', src/rnn.cpp:271) [636]  (6.69 ns)

 <State 190>: 5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_87', src/rnn.cpp:271) [637]  (5 ns)

 <State 191>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_128', src/rnn.cpp:272) [645]  (4.72 ns)
	'and' operation ('tmp_129', src/rnn.cpp:272) [646]  (0.712 ns)

 <State 192>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:277) of constant 0 on array 'arr12', src/rnn.cpp:265 [653]  (2.42 ns)

 <State 193>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:282) [665]  (0 ns)
	'getelementptr' operation ('c_addr', src/rnn.cpp:284) [672]  (0 ns)
	'load' operation ('c_load', src/rnn.cpp:284) on array 'c' [673]  (2.42 ns)

 <State 194>: 2.42ns
The critical path consists of the following:
	'load' operation ('c_load', src/rnn.cpp:284) on array 'c' [673]  (2.42 ns)

 <State 195>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_91', src/rnn.cpp:284) [676]  (7.59 ns)

 <State 196>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_91', src/rnn.cpp:284) [676]  (7.59 ns)

 <State 197>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_91', src/rnn.cpp:284) [676]  (7.59 ns)

 <State 198>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:284) of variable 'tmp_91', src/rnn.cpp:284 on array 'c' [677]  (2.42 ns)

 <State 199>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:287) [682]  (0 ns)
	'getelementptr' operation ('arr6_addr_2', src/rnn.cpp:289) [691]  (0 ns)
	'load' operation ('arr6_load', src/rnn.cpp:289) on array 'arr6', src/rnn.cpp:200 [692]  (2.42 ns)

 <State 200>: 2.42ns
The critical path consists of the following:
	'load' operation ('arr6_load', src/rnn.cpp:289) on array 'arr6', src/rnn.cpp:200 [692]  (2.42 ns)

 <State 201>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_93', src/rnn.cpp:289) [695]  (7.59 ns)

 <State 202>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_93', src/rnn.cpp:289) [695]  (7.59 ns)

 <State 203>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_93', src/rnn.cpp:289) [695]  (7.59 ns)

 <State 204>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', src/rnn.cpp:289) [696]  (7.28 ns)

 <State 205>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', src/rnn.cpp:289) [696]  (7.28 ns)

 <State 206>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', src/rnn.cpp:289) [696]  (7.28 ns)

 <State 207>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp_94', src/rnn.cpp:289) [696]  (7.28 ns)

 <State 208>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:289) of variable 'tmp_94', src/rnn.cpp:289 on array 'c' [697]  (2.42 ns)

 <State 209>: 2.42ns
The critical path consists of the following:
	'phi' operation ('invdar12', src/rnn.cpp:292) with incoming values : ('indvarinc12', src/rnn.cpp:292) [702]  (0 ns)
	'getelementptr' operation ('arr13_addr', src/rnn.cpp:292) [705]  (0 ns)
	'store' operation (src/rnn.cpp:292) of constant 0 on array 'arr13', src/rnn.cpp:292 [706]  (2.42 ns)

 <State 210>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:293) [714]  (0 ns)
	'getelementptr' operation ('c_addr_2', src/rnn.cpp:296) [721]  (0 ns)
	'load' operation ('c_load_2', src/rnn.cpp:296) on array 'c' [722]  (2.42 ns)

 <State 211>: 6.22ns
The critical path consists of the following:
	'load' operation ('c_load_2', src/rnn.cpp:296) on array 'c' [722]  (2.42 ns)
	'fpext' operation ('tmp_98', src/rnn.cpp:296) [723]  (3.8 ns)

 <State 212>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_99', src/rnn.cpp:296) [724]  (7.36 ns)

 <State 213>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_99', src/rnn.cpp:296) [724]  (7.36 ns)

 <State 214>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_99', src/rnn.cpp:296) [724]  (7.36 ns)

 <State 215>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_99', src/rnn.cpp:296) [724]  (7.36 ns)

 <State 216>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_99', src/rnn.cpp:296) [724]  (7.36 ns)

 <State 217>: 5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_100', src/rnn.cpp:296) [725]  (5 ns)

 <State 218>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', src/rnn.cpp:297) [734]  (4.72 ns)
	'and' operation ('tmp_139', src/rnn.cpp:297) [735]  (0.712 ns)

 <State 219>: 2.42ns
The critical path consists of the following:
	'store' operation (src/rnn.cpp:302) of constant -1 on array 'arr13', src/rnn.cpp:292 [742]  (2.42 ns)

 <State 220>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/rnn.cpp:306) [754]  (0 ns)
	'getelementptr' operation ('arr13_addr_2', src/rnn.cpp:308) [761]  (0 ns)
	'load' operation ('arr13_load', src/rnn.cpp:308) on array 'arr13', src/rnn.cpp:292 [762]  (2.42 ns)

 <State 221>: 2.42ns
The critical path consists of the following:
	'load' operation ('arr13_load', src/rnn.cpp:308) on array 'arr13', src/rnn.cpp:292 [762]  (2.42 ns)

 <State 222>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_104', src/rnn.cpp:308) [765]  (7.59 ns)

 <State 223>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_104', src/rnn.cpp:308) [765]  (7.59 ns)

 <State 224>: 7.59ns
The critical path consists of the following:
	'fmul' operation ('tmp_104', src/rnn.cpp:308) [765]  (7.59 ns)

 <State 225>: 2.42ns
The critical path consists of the following:
	'getelementptr' operation ('h_addr_4', src/rnn.cpp:308) [766]  (0 ns)
	'store' operation (src/rnn.cpp:308) of variable 'tmp_104', src/rnn.cpp:308 on array 'h' [767]  (2.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
