[15:29:04.889] <TB1>     INFO: *** Welcome to pxar ***
[15:29:04.889] <TB1>     INFO: *** Today: 2016/05/23
[15:29:04.897] <TB1>     INFO: *** Version: b2a7-dirty
[15:29:04.897] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C15.dat
[15:29:04.898] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0b.dat
[15:29:04.898] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//defaultMaskFile.dat
[15:29:04.898] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters_C15.dat
[15:29:04.977] <TB1>     INFO:         clk: 4
[15:29:04.977] <TB1>     INFO:         ctr: 4
[15:29:04.977] <TB1>     INFO:         sda: 19
[15:29:04.977] <TB1>     INFO:         tin: 9
[15:29:04.977] <TB1>     INFO:         level: 15
[15:29:04.977] <TB1>     INFO:         triggerdelay: 0
[15:29:04.977] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:29:04.977] <TB1>     INFO: Log level: DEBUG
[15:29:04.988] <TB1>     INFO: Found DTB DTB_WRECOM
[15:29:04.997] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:29:05.000] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:29:05.003] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:29:06.564] <TB1>     INFO: DUT info: 
[15:29:06.564] <TB1>     INFO: The DUT currently contains the following objects:
[15:29:06.565] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:29:06.565] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:29:06.565] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:29:06.565] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:29:06.565] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:29:06.565] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:29:06.566] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:29:06.567] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:29:06.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:29:06.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:29:06.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:29:06.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:29:06.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:29:06.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:29:06.582] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30146560
[15:29:06.582] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x11c7f90
[15:29:06.582] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x113e770
[15:29:06.582] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f99e5d94010
[15:29:06.582] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f99ebfff510
[15:29:06.582] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30212096 fPxarMemory = 0x7f99e5d94010
[15:29:06.586] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[15:29:06.587] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[15:29:06.587] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 17.8 C
[15:29:06.587] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:29:06.988] <TB1>     INFO: enter 'restricted' command line mode
[15:29:06.988] <TB1>     INFO: enter test to run
[15:29:06.988] <TB1>     INFO:   test: FPIXTest no parameter change
[15:29:06.988] <TB1>     INFO:   running: fpixtest
[15:29:06.988] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:29:06.991] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:29:06.991] <TB1>     INFO: ######################################################################
[15:29:06.991] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:29:06.991] <TB1>     INFO: ######################################################################
[15:29:06.994] <TB1>     INFO: ######################################################################
[15:29:06.994] <TB1>     INFO: PixTestPretest::doTest()
[15:29:06.994] <TB1>     INFO: ######################################################################
[15:29:06.997] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:06.997] <TB1>     INFO:    PixTestPretest::programROC() 
[15:29:06.997] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:25.014] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:29:25.014] <TB1>     INFO: IA differences per ROC:  18.5 19.3 18.5 17.7 19.3 18.5 20.1 20.9 16.9 18.5 18.5 19.3 19.3 19.3 20.9 17.7
[15:29:25.085] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:25.085] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:29:25.085] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:25.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[15:29:25.291] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.2688 mA
[15:29:25.391] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.6688 mA
[15:29:25.493] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 23.8687 mA
[15:29:25.594] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[15:29:25.695] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[15:29:25.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 24.6688 mA
[15:29:25.897] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  78 Ia 23.0687 mA
[15:29:25.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  84 Ia 25.4688 mA
[15:29:26.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  76 Ia 23.0687 mA
[15:29:26.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  82 Ia 24.6688 mA
[15:29:26.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  79 Ia 23.0687 mA
[15:29:26.400] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  85 Ia 25.4688 mA
[15:29:26.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  77 Ia 23.0687 mA
[15:29:26.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 25.4688 mA
[15:29:26.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  75 Ia 23.0687 mA
[15:29:26.805] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[15:29:26.906] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 24.6688 mA
[15:29:27.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  85 Ia 23.8687 mA
[15:29:27.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.4688 mA
[15:29:27.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  93 Ia 25.4688 mA
[15:29:27.310] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 23.8687 mA
[15:29:27.411] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[15:29:27.512] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 25.4688 mA
[15:29:27.612] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  76 Ia 23.0687 mA
[15:29:27.713] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 24.6688 mA
[15:29:27.815] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  79 Ia 23.8687 mA
[15:29:27.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[15:29:28.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 23.8687 mA
[15:29:28.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[15:29:28.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 25.4688 mA
[15:29:28.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  76 Ia 23.0687 mA
[15:29:28.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 24.6688 mA
[15:29:28.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 23.8687 mA
[15:29:28.624] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[15:29:28.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 20.6688 mA
[15:29:28.826] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  98 Ia 25.4688 mA
[15:29:28.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  90 Ia 23.0687 mA
[15:29:29.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  96 Ia 24.6688 mA
[15:29:29.128] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  93 Ia 23.8687 mA
[15:29:29.229] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[15:29:29.330] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 23.8687 mA
[15:29:29.431] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[15:29:29.532] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 23.8687 mA
[15:29:29.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[15:29:29.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[15:29:29.836] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 25.4688 mA
[15:29:29.936] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  76 Ia 23.0687 mA
[15:29:30.037] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  82 Ia 24.6688 mA
[15:29:30.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 23.0687 mA
[15:29:30.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 25.4688 mA
[15:29:30.339] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  77 Ia 23.0687 mA
[15:29:30.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  83 Ia 25.4688 mA
[15:29:30.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  75 Ia 23.0687 mA
[15:29:30.642] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  81 Ia 24.6688 mA
[15:29:30.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 23.8687 mA
[15:29:30.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[15:29:30.946] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[15:29:31.046] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 24.6688 mA
[15:29:31.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  78 Ia 23.0687 mA
[15:29:31.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 24.6688 mA
[15:29:31.349] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.8687 mA
[15:29:31.450] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.6688 mA
[15:29:31.551] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.0687 mA
[15:29:31.651] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 25.4688 mA
[15:29:31.752] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 23.0687 mA
[15:29:31.853] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 24.6688 mA
[15:29:31.953] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  76 Ia 23.8687 mA
[15:29:32.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.4688 mA
[15:29:32.155] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  93 Ia 24.6688 mA
[15:29:32.256] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  90 Ia 24.6688 mA
[15:29:32.357] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  87 Ia 23.0687 mA
[15:29:32.458] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  93 Ia 24.6688 mA
[15:29:32.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  90 Ia 23.8687 mA
[15:29:32.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[15:29:32.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  75
[15:29:32.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[15:29:32.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  93
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[15:29:32.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[15:29:32.594] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  76
[15:29:32.594] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  90
[15:29:34.421] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[15:29:34.422] <TB1>     INFO: i(loss) [mA/ROC]:     20.9  19.3  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.9  20.9  19.3  20.1  20.9  20.1  20.9
[15:29:34.458] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:34.458] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:29:34.458] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:34.596] <TB1>     INFO: Expecting 231680 events.
[15:29:42.860] <TB1>     INFO: 231680 events read in total (7547ms).
[15:29:43.013] <TB1>     INFO: Test took 8551ms.
[15:29:43.221] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 102 and Delta(CalDel) = 63
[15:29:43.225] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 68 and Delta(CalDel) = 64
[15:29:43.229] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 63
[15:29:43.232] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 72 and Delta(CalDel) = 65
[15:29:43.236] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 66
[15:29:43.239] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 57
[15:29:43.243] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 105 and Delta(CalDel) = 59
[15:29:43.248] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 106 and Delta(CalDel) = 64
[15:29:43.252] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 59
[15:29:43.255] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 109 and Delta(CalDel) = 62
[15:29:43.258] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 63
[15:29:43.262] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 61
[15:29:43.266] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 62
[15:29:43.270] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 111 and Delta(CalDel) = 63
[15:29:43.273] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 63
[15:29:43.277] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 62
[15:29:43.319] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:29:43.352] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:43.352] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:29:43.352] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:43.488] <TB1>     INFO: Expecting 231680 events.
[15:29:51.670] <TB1>     INFO: 231680 events read in total (7467ms).
[15:29:51.675] <TB1>     INFO: Test took 8319ms.
[15:29:51.699] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[15:29:52.011] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 32.5
[15:29:52.015] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[15:29:52.018] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32
[15:29:52.022] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[15:29:52.025] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 28
[15:29:52.029] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[15:29:52.032] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[15:29:52.036] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[15:29:52.039] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 31
[15:29:52.043] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[15:29:52.046] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[15:29:52.050] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[15:29:52.053] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31
[15:29:52.057] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[15:29:52.063] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:29:52.097] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:29:52.097] <TB1>     INFO: CalDel:      146   162   155   158   154   126   127   146   124   134   141   142   131   152   155   143
[15:29:52.097] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:29:52.101] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C0.dat
[15:29:52.102] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C1.dat
[15:29:52.102] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C2.dat
[15:29:52.102] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C3.dat
[15:29:52.102] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C4.dat
[15:29:52.102] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C5.dat
[15:29:52.102] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C6.dat
[15:29:52.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C7.dat
[15:29:52.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C8.dat
[15:29:52.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C9.dat
[15:29:52.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C10.dat
[15:29:52.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C11.dat
[15:29:52.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C12.dat
[15:29:52.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C13.dat
[15:29:52.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C14.dat
[15:29:52.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C15.dat
[15:29:52.104] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0a.dat
[15:29:52.104] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0b.dat
[15:29:52.104] <TB1>     INFO: PixTestPretest::doTest() done, duration: 45 seconds
[15:29:52.104] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:29:52.192] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:29:52.192] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:29:52.192] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:29:52.192] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:29:52.195] <TB1>     INFO: ######################################################################
[15:29:52.195] <TB1>     INFO: PixTestTiming::doTest()
[15:29:52.195] <TB1>     INFO: ######################################################################
[15:29:52.196] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:52.196] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[15:29:52.196] <TB1>     INFO:    ----------------------------------------------------------------------
[15:29:52.196] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:29:58.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:30:01.162] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:30:03.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:30:05.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:30:07.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:30:10.260] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:30:12.534] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:30:14.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:30:22.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:30:24.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:30:26.888] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:30:29.161] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:30:31.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:30:33.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:30:35.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:30:38.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:30:40.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:30:42.051] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:30:43.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:30:45.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:30:46.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:30:48.134] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:30:49.655] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:30:51.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:30:54.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:30:55.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:30:57.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:30:58.951] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:31:00.470] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:31:01.991] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:31:03.511] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:31:05.031] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:31:07.305] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:31:08.827] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:31:10.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:31:11.869] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:31:13.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:31:14.914] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:31:16.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:31:17.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:31:20.235] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:31:22.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:31:24.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:31:27.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:31:28.965] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:31:31.238] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:31:33.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:31:35.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:31:39.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:31:41.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:31:43.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:31:46.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:31:48.616] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:31:50.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:31:53.162] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:31:55.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:32:00.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:32:02.539] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:32:04.812] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:32:07.085] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:32:09.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:32:11.632] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:32:13.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:32:16.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:32:22.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:32:24.673] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:32:26.949] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:32:29.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:32:31.495] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:32:33.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:32:36.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:32:38.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:32:46.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:32:48.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:32:51.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:32:53.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:32:55.810] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:32:58.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:33:00.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:33:02.647] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:33:10.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:33:11.533] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:33:13.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:33:14.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:33:16.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:33:17.613] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:33:19.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:33:20.653] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:33:28.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:33:30.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:33:32.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:33:34.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:33:35.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:33:37.117] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:33:38.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:33:40.352] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:33:50.791] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:33:52.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:33:53.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:33:55.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:33:56.877] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:33:58.398] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:33:59.921] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:34:01.443] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:34:11.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:34:14.150] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:34:16.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:34:18.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:34:20.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:34:23.245] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:34:25.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:34:27.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:34:37.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:34:40.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:34:42.327] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:34:44.600] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:34:46.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:34:49.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:34:51.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:34:53.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:35:02.547] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:35:04.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:35:07.098] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:35:09.370] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:35:11.645] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:35:13.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:35:16.191] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:35:18.850] <TB1>     INFO: TBM Phase Settings: 16
[15:35:18.851] <TB1>     INFO: 400MHz Phase: 4
[15:35:18.851] <TB1>     INFO: 160MHz Phase: 0
[15:35:18.851] <TB1>     INFO: Functional Phase Area: 3
[15:35:18.854] <TB1>     INFO: Test took 326659 ms.
[15:35:18.854] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:35:18.854] <TB1>     INFO:    ----------------------------------------------------------------------
[15:35:18.854] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[15:35:18.854] <TB1>     INFO:    ----------------------------------------------------------------------
[15:35:18.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:35:20.749] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:35:22.645] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:35:24.733] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:35:26.817] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:35:28.713] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:35:30.609] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:35:32.881] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:35:34.589] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:35:36.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:35:37.631] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:35:39.151] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:35:40.672] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:35:42.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:35:43.713] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:35:45.233] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:35:46.754] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:35:48.274] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:35:50.549] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:35:52.823] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:35:55.102] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:35:57.375] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:35:59.648] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:36:01.922] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:36:03.449] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:36:04.968] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:36:07.242] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:36:09.515] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:36:11.790] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:36:14.064] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:36:16.337] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:36:18.610] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:36:20.130] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:36:21.649] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:36:23.923] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:36:26.196] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:36:28.475] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:36:30.752] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:36:33.025] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:36:35.298] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:36:36.819] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:36:38.339] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:36:40.613] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:36:42.887] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:36:45.161] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:36:47.435] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:36:49.712] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:36:51.986] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:36:53.505] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:36:55.031] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:36:57.304] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:36:59.579] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:37:01.855] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:37:04.128] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:37:06.401] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:37:08.676] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:37:10.196] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:37:11.715] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:37:13.235] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:37:14.756] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:37:16.277] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:37:17.799] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:37:19.320] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:37:20.840] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:37:22.744] <TB1>     INFO: ROC Delay Settings: 227
[15:37:22.744] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:37:22.744] <TB1>     INFO: ROC Port 0 Delay: 3
[15:37:22.744] <TB1>     INFO: ROC Port 1 Delay: 4
[15:37:22.744] <TB1>     INFO: Functional ROC Area: 5
[15:37:22.747] <TB1>     INFO: Test took 123893 ms.
[15:37:22.747] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:37:22.747] <TB1>     INFO:    ----------------------------------------------------------------------
[15:37:22.747] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:37:22.747] <TB1>     INFO:    ----------------------------------------------------------------------
[15:37:23.886] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4828 4828 4828 4829 4829 4829 4829 4829 e062 c000 a101 8000 4829 4829 4828 4829 4829 4829 4828 482b e062 c000 
[15:37:23.886] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4828 4828 4829 4828 4828 4828 4829 4829 e022 c000 a102 8040 482b 482b 4828 482b 482b 482b 4829 4829 e022 c000 
[15:37:23.886] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4828 4829 4828 4828 4828 4829 4828 4828 e022 c000 a103 80b1 4829 4829 4828 4829 4829 4829 4829 4829 e022 c000 
[15:37:23.886] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:37:38.194] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:38.194] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:37:52.522] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:52.522] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:38:06.958] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:06.958] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:38:21.165] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:21.165] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:38:35.315] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:35.315] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:38:49.662] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:49.662] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:39:03.900] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:03.900] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:39:18.099] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:18.100] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:39:32.406] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:32.406] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:39:46.767] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:47.154] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:47.167] <TB1>     INFO: Decoding statistics:
[15:39:47.167] <TB1>     INFO:   General information:
[15:39:47.167] <TB1>     INFO: 	 16bit words read:         240000000
[15:39:47.167] <TB1>     INFO: 	 valid events total:       20000000
[15:39:47.167] <TB1>     INFO: 	 empty events:             20000000
[15:39:47.167] <TB1>     INFO: 	 valid events with pixels: 0
[15:39:47.167] <TB1>     INFO: 	 valid pixel hits:         0
[15:39:47.167] <TB1>     INFO:   Event errors: 	           0
[15:39:47.167] <TB1>     INFO: 	 start marker:             0
[15:39:47.167] <TB1>     INFO: 	 stop marker:              0
[15:39:47.167] <TB1>     INFO: 	 overflow:                 0
[15:39:47.167] <TB1>     INFO: 	 invalid 5bit words:       0
[15:39:47.167] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:39:47.167] <TB1>     INFO:   TBM errors: 		           0
[15:39:47.167] <TB1>     INFO: 	 flawed TBM headers:       0
[15:39:47.167] <TB1>     INFO: 	 flawed TBM trailers:      0
[15:39:47.167] <TB1>     INFO: 	 event ID mismatches:      0
[15:39:47.167] <TB1>     INFO:   ROC errors: 		           0
[15:39:47.167] <TB1>     INFO: 	 missing ROC header(s):    0
[15:39:47.167] <TB1>     INFO: 	 misplaced readback start: 0
[15:39:47.167] <TB1>     INFO:   Pixel decoding errors:	   0
[15:39:47.167] <TB1>     INFO: 	 pixel data incomplete:    0
[15:39:47.167] <TB1>     INFO: 	 pixel address:            0
[15:39:47.167] <TB1>     INFO: 	 pulse height fill bit:    0
[15:39:47.167] <TB1>     INFO: 	 buffer corruption:        0
[15:39:47.167] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.167] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:39:47.167] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.167] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.167] <TB1>     INFO:    Read back bit status: 1
[15:39:47.167] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.167] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.167] <TB1>     INFO:    Timings are good!
[15:39:47.167] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.167] <TB1>     INFO: Test took 144420 ms.
[15:39:47.167] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:39:47.168] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0a.dat
[15:39:47.168] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0b.dat
[15:39:47.168] <TB1>     INFO: PixTestTiming::doTest took 594976 ms.
[15:39:47.168] <TB1>     INFO: PixTestTiming::doTest() done
[15:39:47.168] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:39:47.168] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:39:47.168] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:39:47.168] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:39:47.168] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:39:47.169] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:39:47.169] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:39:47.516] <TB1>     INFO: ######################################################################
[15:39:47.516] <TB1>     INFO: PixTestAlive::doTest()
[15:39:47.516] <TB1>     INFO: ######################################################################
[15:39:47.519] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.519] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:39:47.519] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:47.520] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:39:47.865] <TB1>     INFO: Expecting 41600 events.
[15:39:51.923] <TB1>     INFO: 41600 events read in total (3343ms).
[15:39:51.924] <TB1>     INFO: Test took 4404ms.
[15:39:51.932] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:51.932] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:39:51.932] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:39:52.311] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:39:52.311] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[15:39:52.311] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
[15:39:52.314] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:52.314] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:39:52.314] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:52.315] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:39:52.668] <TB1>     INFO: Expecting 41600 events.
[15:39:55.650] <TB1>     INFO: 41600 events read in total (2267ms).
[15:39:55.650] <TB1>     INFO: Test took 3335ms.
[15:39:55.650] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:55.650] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:39:55.650] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:39:55.650] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:39:56.056] <TB1>     INFO: PixTestAlive::maskTest() done
[15:39:56.056] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:39:56.060] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:56.060] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:39:56.060] <TB1>     INFO:    ----------------------------------------------------------------------
[15:39:56.062] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:39:56.405] <TB1>     INFO: Expecting 41600 events.
[15:40:00.493] <TB1>     INFO: 41600 events read in total (3373ms).
[15:40:00.494] <TB1>     INFO: Test took 4432ms.
[15:40:00.502] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:00.502] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:40:00.502] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:40:00.876] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:40:00.876] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:40:00.876] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:40:00.877] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:40:00.885] <TB1>     INFO: ######################################################################
[15:40:00.885] <TB1>     INFO: PixTestTrim::doTest()
[15:40:00.885] <TB1>     INFO: ######################################################################
[15:40:00.890] <TB1>     INFO:    ----------------------------------------------------------------------
[15:40:00.890] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:40:00.890] <TB1>     INFO:    ----------------------------------------------------------------------
[15:40:00.968] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:40:00.968] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:40:00.988] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:40:00.989] <TB1>     INFO:     run 1 of 1
[15:40:00.989] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:40:01.333] <TB1>     INFO: Expecting 5025280 events.
[15:40:46.066] <TB1>     INFO: 1372040 events read in total (44018ms).
[15:41:29.794] <TB1>     INFO: 2728360 events read in total (87746ms).
[15:42:13.483] <TB1>     INFO: 4095120 events read in total (131436ms).
[15:42:43.532] <TB1>     INFO: 5025280 events read in total (161484ms).
[15:42:43.574] <TB1>     INFO: Test took 162585ms.
[15:42:43.634] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:43.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:45.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:46.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:48.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:49.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:50.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:52.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:53.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:55.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:56.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:58.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:59.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:01.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:02.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:03.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:05.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:06.786] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209993728
[15:43:06.789] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2784 minThrLimit = 88.2765 minThrNLimit = 114.276 -> result = 88.2784 -> 88
[15:43:06.789] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.0998 minThrLimit = 81.0554 minThrNLimit = 103.901 -> result = 81.0998 -> 81
[15:43:06.789] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8056 minThrLimit = 88.7385 minThrNLimit = 115.817 -> result = 88.8056 -> 88
[15:43:06.790] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8852 minThrLimit = 83.8454 minThrNLimit = 109.468 -> result = 83.8852 -> 83
[15:43:06.790] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.874 minThrLimit = 100.83 minThrNLimit = 127.273 -> result = 100.874 -> 100
[15:43:06.791] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1601 minThrLimit = 89.1112 minThrNLimit = 116.516 -> result = 89.1601 -> 89
[15:43:06.791] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1991 minThrLimit = 90.1703 minThrNLimit = 121.64 -> result = 90.1991 -> 90
[15:43:06.791] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.844 minThrLimit = 101.812 minThrNLimit = 132.141 -> result = 101.844 -> 101
[15:43:06.792] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5662 minThrLimit = 90.523 minThrNLimit = 114.598 -> result = 90.5662 -> 90
[15:43:06.792] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.013 minThrLimit = 105.005 minThrNLimit = 130.714 -> result = 105.013 -> 105
[15:43:06.793] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8173 minThrLimit = 94.8169 minThrNLimit = 119.298 -> result = 94.8173 -> 94
[15:43:06.793] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9841 minThrLimit = 83.9811 minThrNLimit = 108.537 -> result = 83.9841 -> 83
[15:43:06.793] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5687 minThrLimit = 94.4764 minThrNLimit = 120.236 -> result = 94.5687 -> 94
[15:43:06.794] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0995 minThrLimit = 88.0412 minThrNLimit = 116.743 -> result = 88.0995 -> 88
[15:43:06.794] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2214 minThrLimit = 86.2107 minThrNLimit = 112.35 -> result = 86.2214 -> 86
[15:43:06.794] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5786 minThrLimit = 93.5514 minThrNLimit = 119.349 -> result = 93.5786 -> 93
[15:43:06.794] <TB1>     INFO: ROC 0 VthrComp = 88
[15:43:06.795] <TB1>     INFO: ROC 1 VthrComp = 81
[15:43:06.795] <TB1>     INFO: ROC 2 VthrComp = 88
[15:43:06.795] <TB1>     INFO: ROC 3 VthrComp = 83
[15:43:06.795] <TB1>     INFO: ROC 4 VthrComp = 100
[15:43:06.795] <TB1>     INFO: ROC 5 VthrComp = 89
[15:43:06.796] <TB1>     INFO: ROC 6 VthrComp = 90
[15:43:06.796] <TB1>     INFO: ROC 7 VthrComp = 101
[15:43:06.796] <TB1>     INFO: ROC 8 VthrComp = 90
[15:43:06.797] <TB1>     INFO: ROC 9 VthrComp = 105
[15:43:06.797] <TB1>     INFO: ROC 10 VthrComp = 94
[15:43:06.797] <TB1>     INFO: ROC 11 VthrComp = 83
[15:43:06.797] <TB1>     INFO: ROC 12 VthrComp = 94
[15:43:06.797] <TB1>     INFO: ROC 13 VthrComp = 88
[15:43:06.797] <TB1>     INFO: ROC 14 VthrComp = 86
[15:43:06.797] <TB1>     INFO: ROC 15 VthrComp = 93
[15:43:06.797] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:43:06.797] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:43:06.814] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:06.814] <TB1>     INFO:     run 1 of 1
[15:43:06.814] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:07.157] <TB1>     INFO: Expecting 5025280 events.
[15:43:43.483] <TB1>     INFO: 883744 events read in total (35611ms).
[15:44:18.130] <TB1>     INFO: 1765904 events read in total (70258ms).
[15:44:53.651] <TB1>     INFO: 2647280 events read in total (105779ms).
[15:45:28.631] <TB1>     INFO: 3519680 events read in total (140759ms).
[15:46:03.965] <TB1>     INFO: 4388472 events read in total (176094ms).
[15:46:30.180] <TB1>     INFO: 5025280 events read in total (202308ms).
[15:46:30.247] <TB1>     INFO: Test took 203433ms.
[15:46:30.420] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:30.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:32.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:46:34.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:46:35.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:46:37.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:46:38.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:46:40.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:46:42.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:46:43.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:46:45.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:46:47.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:46:48.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:46:50.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:46:51.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:46:53.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:46:55.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:46:56.740] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241897472
[15:46:56.745] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.1531 for pixel 0/53 mean/min/max = 44.7741/34.0842/55.464
[15:46:56.745] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.7274 for pixel 3/79 mean/min/max = 43.517/32.2809/54.7532
[15:46:56.745] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1578 for pixel 22/11 mean/min/max = 45.7718/34.3621/57.1815
[15:46:56.746] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.2459 for pixel 23/77 mean/min/max = 44.3029/32.8789/55.7269
[15:46:56.746] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.5287 for pixel 10/0 mean/min/max = 45.6897/32.847/58.5324
[15:46:56.746] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.396 for pixel 7/70 mean/min/max = 44.3919/34.215/54.5688
[15:46:56.747] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.8688 for pixel 24/0 mean/min/max = 43.576/33.1287/54.0233
[15:46:56.747] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.448 for pixel 6/3 mean/min/max = 44.5072/32.2959/56.7186
[15:46:56.747] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6806 for pixel 0/40 mean/min/max = 45.5371/34.081/56.9933
[15:46:56.748] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.8197 for pixel 2/76 mean/min/max = 47.182/33.5348/60.8291
[15:46:56.748] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.8441 for pixel 8/0 mean/min/max = 45.4057/32.8584/57.953
[15:46:56.748] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.3881 for pixel 22/7 mean/min/max = 43.7382/32.9988/54.4777
[15:46:56.749] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4882 for pixel 0/79 mean/min/max = 44.3706/32.9738/55.7674
[15:46:56.749] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 52.5222 for pixel 6/2 mean/min/max = 44.024/33.8943/54.1537
[15:46:56.749] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.0165 for pixel 18/4 mean/min/max = 42.5561/31.9733/53.139
[15:46:56.749] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.3276 for pixel 29/5 mean/min/max = 43.9904/33.5556/54.4251
[15:46:56.750] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:56.881] <TB1>     INFO: Expecting 411648 events.
[15:47:04.710] <TB1>     INFO: 411648 events read in total (7114ms).
[15:47:04.721] <TB1>     INFO: Expecting 411648 events.
[15:47:12.476] <TB1>     INFO: 411648 events read in total (7097ms).
[15:47:12.484] <TB1>     INFO: Expecting 411648 events.
[15:47:20.150] <TB1>     INFO: 411648 events read in total (7003ms).
[15:47:20.162] <TB1>     INFO: Expecting 411648 events.
[15:47:27.790] <TB1>     INFO: 411648 events read in total (6975ms).
[15:47:27.803] <TB1>     INFO: Expecting 411648 events.
[15:47:35.514] <TB1>     INFO: 411648 events read in total (7057ms).
[15:47:35.529] <TB1>     INFO: Expecting 411648 events.
[15:47:43.487] <TB1>     INFO: 411648 events read in total (7296ms).
[15:47:43.505] <TB1>     INFO: Expecting 411648 events.
[15:47:51.085] <TB1>     INFO: 411648 events read in total (6924ms).
[15:47:51.109] <TB1>     INFO: Expecting 411648 events.
[15:47:58.816] <TB1>     INFO: 411648 events read in total (7062ms).
[15:47:58.841] <TB1>     INFO: Expecting 411648 events.
[15:48:06.397] <TB1>     INFO: 411648 events read in total (6909ms).
[15:48:06.423] <TB1>     INFO: Expecting 411648 events.
[15:48:13.971] <TB1>     INFO: 411648 events read in total (6896ms).
[15:48:13.000] <TB1>     INFO: Expecting 411648 events.
[15:48:21.612] <TB1>     INFO: 411648 events read in total (6962ms).
[15:48:21.644] <TB1>     INFO: Expecting 411648 events.
[15:48:29.343] <TB1>     INFO: 411648 events read in total (7060ms).
[15:48:29.377] <TB1>     INFO: Expecting 411648 events.
[15:48:36.959] <TB1>     INFO: 411648 events read in total (6946ms).
[15:48:36.994] <TB1>     INFO: Expecting 411648 events.
[15:48:44.901] <TB1>     INFO: 411648 events read in total (7263ms).
[15:48:44.939] <TB1>     INFO: Expecting 411648 events.
[15:48:52.700] <TB1>     INFO: 411648 events read in total (7131ms).
[15:48:52.743] <TB1>     INFO: Expecting 411648 events.
[15:49:00.502] <TB1>     INFO: 411648 events read in total (7133ms).
[15:49:00.549] <TB1>     INFO: Test took 123799ms.
[15:49:01.114] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7822 < 35 for itrim+1 = 98; old thr = 34.7801 ... break
[15:49:01.143] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0875 < 35 for itrim+1 = 85; old thr = 34.7552 ... break
[15:49:01.193] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2384 < 35 for itrim = 112; old thr = 34.5086 ... break
[15:49:01.236] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0196 < 35 for itrim = 109; old thr = 33.8014 ... break
[15:49:01.268] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7482 < 35 for itrim+1 = 91; old thr = 34.8795 ... break
[15:49:01.311] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9446 < 35 for itrim+1 = 98; old thr = 34.9592 ... break
[15:49:01.362] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1524 < 35 for itrim = 101; old thr = 34.1948 ... break
[15:49:01.403] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2922 < 35 for itrim = 109; old thr = 33.6266 ... break
[15:49:01.436] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3514 < 35 for itrim+1 = 94; old thr = 34.7934 ... break
[15:49:01.464] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3549 < 35 for itrim = 102; old thr = 34.2717 ... break
[15:49:01.501] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0489 < 35 for itrim = 110; old thr = 34.6604 ... break
[15:49:01.547] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2333 < 35 for itrim = 97; old thr = 34.5303 ... break
[15:49:01.578] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2765 < 35 for itrim+1 = 97; old thr = 34.1076 ... break
[15:49:01.620] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0017 < 35 for itrim = 88; old thr = 34.4237 ... break
[15:49:01.667] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4028 < 35 for itrim = 97; old thr = 34.469 ... break
[15:49:01.713] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0327 < 35 for itrim = 107; old thr = 34.6253 ... break
[15:49:01.789] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:49:01.801] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:49:01.801] <TB1>     INFO:     run 1 of 1
[15:49:01.801] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:02.146] <TB1>     INFO: Expecting 5025280 events.
[15:49:38.747] <TB1>     INFO: 871656 events read in total (35886ms).
[15:50:14.320] <TB1>     INFO: 1741704 events read in total (71459ms).
[15:50:49.407] <TB1>     INFO: 2610472 events read in total (106546ms).
[15:51:24.818] <TB1>     INFO: 3469944 events read in total (141957ms).
[15:51:59.832] <TB1>     INFO: 4325792 events read in total (176971ms).
[15:52:29.059] <TB1>     INFO: 5025280 events read in total (206198ms).
[15:52:29.133] <TB1>     INFO: Test took 207332ms.
[15:52:29.318] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:29.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:31.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:32.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:34.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:36.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:37.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:39.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:40.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:42.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:44.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:45.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:47.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:48.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:50.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:51.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:53.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:55.045] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259457024
[15:52:55.047] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 13.424641 .. 52.808368
[15:52:55.126] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 62 (-1/-1) hits flags = 528 (plus default)
[15:52:55.138] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:52:55.138] <TB1>     INFO:     run 1 of 1
[15:52:55.138] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:55.486] <TB1>     INFO: Expecting 1996800 events.
[15:53:36.016] <TB1>     INFO: 1120880 events read in total (39817ms).
[15:54:06.250] <TB1>     INFO: 1996800 events read in total (70050ms).
[15:54:06.273] <TB1>     INFO: Test took 71135ms.
[15:54:06.317] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:54:06.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:54:07.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:54:08.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:54:09.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:54:10.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:54:11.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:54:12.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:54:13.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:54:14.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:54:15.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:54:16.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:54:17.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:54:18.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:54:19.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:54:20.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:21.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:22.886] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239816704
[15:54:22.971] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.242620 .. 47.499515
[15:54:23.047] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 57 (-1/-1) hits flags = 528 (plus default)
[15:54:23.057] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:54:23.057] <TB1>     INFO:     run 1 of 1
[15:54:23.057] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:54:23.401] <TB1>     INFO: Expecting 1664000 events.
[15:55:03.301] <TB1>     INFO: 1119224 events read in total (39185ms).
[15:55:22.955] <TB1>     INFO: 1664000 events read in total (58839ms).
[15:55:22.971] <TB1>     INFO: Test took 59914ms.
[15:55:23.008] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:23.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:24.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:25.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:26.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:27.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:28.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:29.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:30.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:31.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:32.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:33.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:34.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:35.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:36.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:37.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:38.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:39.756] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304529408
[15:55:39.843] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.773796 .. 44.458869
[15:55:39.918] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:55:39.929] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:55:39.929] <TB1>     INFO:     run 1 of 1
[15:55:39.929] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:40.274] <TB1>     INFO: Expecting 1497600 events.
[15:56:21.633] <TB1>     INFO: 1135904 events read in total (40643ms).
[15:56:34.828] <TB1>     INFO: 1497600 events read in total (53838ms).
[15:56:34.840] <TB1>     INFO: Test took 54912ms.
[15:56:34.872] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:34.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:35.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:36.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:37.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:38.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:39.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:40.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:41.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:42.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:43.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:44.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:45.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:46.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:47.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:48.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:49.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:50.416] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324681728
[15:56:50.506] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.381308 .. 44.217178
[15:56:50.584] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:56:50.594] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:56:50.594] <TB1>     INFO:     run 1 of 1
[15:56:50.594] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:56:50.947] <TB1>     INFO: Expecting 1397760 events.
[15:57:31.702] <TB1>     INFO: 1109440 events read in total (40040ms).
[15:57:42.329] <TB1>     INFO: 1397760 events read in total (50667ms).
[15:57:42.341] <TB1>     INFO: Test took 51747ms.
[15:57:42.372] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:42.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:43.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:44.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:45.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:46.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:47.242] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:57:48.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:57:49.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:57:50.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:51.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:52.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:53.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:54.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:54.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:55.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:57:56.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:57:57.892] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348028928
[15:57:57.975] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:57:57.975] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:57:57.986] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:57:57.986] <TB1>     INFO:     run 1 of 1
[15:57:57.986] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:58.329] <TB1>     INFO: Expecting 1364480 events.
[15:58:38.542] <TB1>     INFO: 1074872 events read in total (39498ms).
[15:58:49.466] <TB1>     INFO: 1364480 events read in total (50422ms).
[15:58:49.480] <TB1>     INFO: Test took 51494ms.
[15:58:49.516] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:49.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:58:50.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:58:51.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:58:52.664] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:58:53.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:58:55.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:58:56.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:58:57.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:58:58.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:58:59.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:00.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:02.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:03.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:04.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:05.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:06.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:07.344] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357617664
[15:59:07.387] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C0.dat
[15:59:07.387] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C1.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C2.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C3.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C4.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C5.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C6.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C7.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C8.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C9.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C10.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C11.dat
[15:59:07.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C12.dat
[15:59:07.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C13.dat
[15:59:07.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C14.dat
[15:59:07.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C15.dat
[15:59:07.389] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C0.dat
[15:59:07.396] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C1.dat
[15:59:07.403] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C2.dat
[15:59:07.409] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C3.dat
[15:59:07.416] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C4.dat
[15:59:07.423] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C5.dat
[15:59:07.430] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C6.dat
[15:59:07.437] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C7.dat
[15:59:07.443] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C8.dat
[15:59:07.450] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C9.dat
[15:59:07.457] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C10.dat
[15:59:07.464] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C11.dat
[15:59:07.471] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C12.dat
[15:59:07.478] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C13.dat
[15:59:07.484] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C14.dat
[15:59:07.491] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C15.dat
[15:59:07.498] <TB1>     INFO: PixTestTrim::trimTest() done
[15:59:07.498] <TB1>     INFO: vtrim:      98  85 112 109  91  98 101 109  94 102 110  97  97  88  97 107 
[15:59:07.498] <TB1>     INFO: vthrcomp:   88  81  88  83 100  89  90 101  90 105  94  83  94  88  86  93 
[15:59:07.498] <TB1>     INFO: vcal mean:  34.99  35.00  34.98  34.97  34.98  34.98  34.99  34.95  34.98  34.94  34.98  34.95  34.96  34.99  34.95  34.98 
[15:59:07.498] <TB1>     INFO: vcal RMS:    0.73   0.78   0.74   0.79   0.81   0.75   0.72   0.79   0.78   0.83   0.79   0.76   0.94   0.72   0.76   0.76 
[15:59:07.498] <TB1>     INFO: bits mean:   9.13  10.14   9.10   9.87   9.10   9.73   9.87   9.85   8.61   8.87   9.06  10.16   9.12   9.35  10.66   9.86 
[15:59:07.498] <TB1>     INFO: bits RMS:    2.61   2.49   2.56   2.49   2.73   2.35   2.44   2.56   2.81   2.61   2.77   2.38   2.84   2.59   2.33   2.36 
[15:59:07.508] <TB1>     INFO:    ----------------------------------------------------------------------
[15:59:07.508] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:59:07.508] <TB1>     INFO:    ----------------------------------------------------------------------
[15:59:07.510] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:59:07.510] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:59:07.519] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:59:07.520] <TB1>     INFO:     run 1 of 1
[15:59:07.520] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:07.863] <TB1>     INFO: Expecting 4160000 events.
[15:59:53.957] <TB1>     INFO: 1104720 events read in total (45379ms).
[16:00:39.009] <TB1>     INFO: 2198650 events read in total (90431ms).
[16:01:22.211] <TB1>     INFO: 3279810 events read in total (133633ms).
[16:01:58.451] <TB1>     INFO: 4160000 events read in total (169873ms).
[16:01:58.518] <TB1>     INFO: Test took 170998ms.
[16:01:58.657] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:58.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:00.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:02.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:04.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:06.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:02:08.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:02:10.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:12.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:13.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:15.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:17.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:19.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:21.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:23.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:24.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:26.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:28.653] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306806784
[16:02:28.654] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:02:28.728] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:02:28.728] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:02:28.739] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:02:28.739] <TB1>     INFO:     run 1 of 1
[16:02:28.739] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:29.083] <TB1>     INFO: Expecting 3536000 events.
[16:03:18.072] <TB1>     INFO: 1144525 events read in total (48274ms).
[16:04:03.912] <TB1>     INFO: 2273270 events read in total (94114ms).
[16:04:49.669] <TB1>     INFO: 3392960 events read in total (139871ms).
[16:04:55.919] <TB1>     INFO: 3536000 events read in total (146121ms).
[16:04:55.971] <TB1>     INFO: Test took 147232ms.
[16:04:56.079] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:56.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:57.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:59.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:01.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:03.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:04.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:06.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:08.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:10.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:11.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:13.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:15.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:16.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:18.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:20.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:22.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:05:23.821] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392040448
[16:05:23.821] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:05:23.897] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:05:23.897] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[16:05:23.909] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:05:23.909] <TB1>     INFO:     run 1 of 1
[16:05:23.909] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:05:24.251] <TB1>     INFO: Expecting 3265600 events.
[16:06:12.345] <TB1>     INFO: 1193990 events read in total (47379ms).
[16:06:59.449] <TB1>     INFO: 2365950 events read in total (94483ms).
[16:07:35.747] <TB1>     INFO: 3265600 events read in total (130782ms).
[16:07:35.803] <TB1>     INFO: Test took 131895ms.
[16:07:35.901] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:07:36.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:07:37.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:07:39.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:07:41.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:07:42.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:07:44.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:07:45.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:07:47.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:07:49.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:07:50.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:52.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:54.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:55.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:57.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:58.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:08:00.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:08:02.298] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295378944
[16:08:02.298] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:08:02.372] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:08:02.372] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[16:08:02.383] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:08:02.383] <TB1>     INFO:     run 1 of 1
[16:08:02.383] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:08:02.727] <TB1>     INFO: Expecting 3265600 events.
[16:08:50.810] <TB1>     INFO: 1193455 events read in total (47368ms).
[16:09:38.827] <TB1>     INFO: 2364375 events read in total (95385ms).
[16:10:15.247] <TB1>     INFO: 3265600 events read in total (131806ms).
[16:10:15.305] <TB1>     INFO: Test took 132923ms.
[16:10:15.404] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:10:15.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:10:17.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:10:19.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:10:20.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:10:22.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:10:24.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:10:25.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:10:27.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:10:29.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:10:30.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:10:32.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:10:34.242] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:10:35.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:10:37.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:10:39.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:10:41.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:10:42.769] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295378944
[16:10:42.770] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:10:42.847] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:10:42.847] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[16:10:42.857] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:10:42.857] <TB1>     INFO:     run 1 of 1
[16:10:42.857] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:10:43.202] <TB1>     INFO: Expecting 3244800 events.
[16:11:31.578] <TB1>     INFO: 1197185 events read in total (47660ms).
[16:12:17.582] <TB1>     INFO: 2371445 events read in total (93665ms).
[16:12:52.023] <TB1>     INFO: 3244800 events read in total (128105ms).
[16:12:52.071] <TB1>     INFO: Test took 129213ms.
[16:12:52.161] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:52.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:12:53.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:55.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:57.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:58.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:13:00.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:13:02.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:13:03.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:13:05.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:13:07.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:13:08.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:13:10.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:13:11.817] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:13:13.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:13:15.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:13:16.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:13:18.350] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316219392
[16:13:18.351] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.9682, thr difference RMS: 1.26611
[16:13:18.351] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.01008, thr difference RMS: 1.18814
[16:13:18.351] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.34793, thr difference RMS: 1.22799
[16:13:18.351] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.9987, thr difference RMS: 1.18073
[16:13:18.352] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.314, thr difference RMS: 1.86122
[16:13:18.352] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.78831, thr difference RMS: 1.18062
[16:13:18.352] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.42963, thr difference RMS: 1.20629
[16:13:18.352] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.99269, thr difference RMS: 1.48395
[16:13:18.353] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.0009, thr difference RMS: 1.38439
[16:13:18.353] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.9007, thr difference RMS: 1.40141
[16:13:18.353] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.88756, thr difference RMS: 1.42016
[16:13:18.353] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.99438, thr difference RMS: 1.35505
[16:13:18.353] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.1174, thr difference RMS: 1.54334
[16:13:18.354] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.08454, thr difference RMS: 1.33766
[16:13:18.354] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.37929, thr difference RMS: 1.20201
[16:13:18.354] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.7525, thr difference RMS: 1.37213
[16:13:18.354] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.9284, thr difference RMS: 1.23361
[16:13:18.355] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.0344, thr difference RMS: 1.18922
[16:13:18.355] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.25992, thr difference RMS: 1.24821
[16:13:18.355] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.92553, thr difference RMS: 1.16602
[16:13:18.355] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.3737, thr difference RMS: 1.90719
[16:13:18.356] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.84585, thr difference RMS: 1.16918
[16:13:18.356] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.39655, thr difference RMS: 1.17858
[16:13:18.356] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.15132, thr difference RMS: 1.45619
[16:13:18.356] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.92435, thr difference RMS: 1.36414
[16:13:18.357] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 12.1005, thr difference RMS: 1.4088
[16:13:18.357] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.81195, thr difference RMS: 1.42294
[16:13:18.357] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.02352, thr difference RMS: 1.33961
[16:13:18.357] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.04568, thr difference RMS: 1.54003
[16:13:18.357] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.03302, thr difference RMS: 1.30793
[16:13:18.358] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.42077, thr difference RMS: 1.1883
[16:13:18.358] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.58759, thr difference RMS: 1.39616
[16:13:18.358] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.94478, thr difference RMS: 1.2368
[16:13:18.358] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.18131, thr difference RMS: 1.18539
[16:13:18.359] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.25023, thr difference RMS: 1.21264
[16:13:18.359] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.99664, thr difference RMS: 1.14977
[16:13:18.359] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.6241, thr difference RMS: 1.91416
[16:13:18.359] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.01056, thr difference RMS: 1.16301
[16:13:18.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.53533, thr difference RMS: 1.16857
[16:13:18.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.31593, thr difference RMS: 1.45729
[16:13:18.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.05129, thr difference RMS: 1.36291
[16:13:18.360] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 12.4114, thr difference RMS: 1.47816
[16:13:18.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.89981, thr difference RMS: 1.43475
[16:13:18.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.20355, thr difference RMS: 1.32703
[16:13:18.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.03392, thr difference RMS: 1.55457
[16:13:18.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.08283, thr difference RMS: 1.32102
[16:13:18.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.48009, thr difference RMS: 1.19041
[16:13:18.362] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.56315, thr difference RMS: 1.40488
[16:13:18.362] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.06614, thr difference RMS: 1.22265
[16:13:18.362] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.28089, thr difference RMS: 1.17288
[16:13:18.362] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.28869, thr difference RMS: 1.21521
[16:13:18.363] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.15504, thr difference RMS: 1.16492
[16:13:18.363] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.6344, thr difference RMS: 1.92029
[16:13:18.363] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.09106, thr difference RMS: 1.15666
[16:13:18.363] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.62243, thr difference RMS: 1.18945
[16:13:18.363] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.4538, thr difference RMS: 1.45966
[16:13:18.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.08346, thr difference RMS: 1.36081
[16:13:18.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 12.4583, thr difference RMS: 1.45508
[16:13:18.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.91453, thr difference RMS: 1.42858
[16:13:18.364] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.33655, thr difference RMS: 1.33683
[16:13:18.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.0736, thr difference RMS: 1.53545
[16:13:18.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.17046, thr difference RMS: 1.29962
[16:13:18.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.54162, thr difference RMS: 1.18117
[16:13:18.365] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.53252, thr difference RMS: 1.39584
[16:13:18.469] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[16:13:18.472] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1997 seconds
[16:13:18.472] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:13:19.178] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:13:19.178] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:13:19.181] <TB1>     INFO: ######################################################################
[16:13:19.181] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[16:13:19.181] <TB1>     INFO: ######################################################################
[16:13:19.182] <TB1>     INFO:    ----------------------------------------------------------------------
[16:13:19.182] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:13:19.182] <TB1>     INFO:    ----------------------------------------------------------------------
[16:13:19.182] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:13:19.193] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:13:19.193] <TB1>     INFO:     run 1 of 1
[16:13:19.193] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:13:19.535] <TB1>     INFO: Expecting 59072000 events.
[16:13:48.714] <TB1>     INFO: 1072800 events read in total (28464ms).
[16:14:17.207] <TB1>     INFO: 2141200 events read in total (56957ms).
[16:14:45.573] <TB1>     INFO: 3210200 events read in total (85323ms).
[16:15:13.754] <TB1>     INFO: 4282200 events read in total (113504ms).
[16:15:41.753] <TB1>     INFO: 5350600 events read in total (141503ms).
[16:16:10.084] <TB1>     INFO: 6419600 events read in total (169834ms).
[16:16:38.591] <TB1>     INFO: 7491200 events read in total (198341ms).
[16:17:06.847] <TB1>     INFO: 8559400 events read in total (226597ms).
[16:17:35.454] <TB1>     INFO: 9627400 events read in total (255204ms).
[16:18:03.927] <TB1>     INFO: 10700000 events read in total (283677ms).
[16:18:32.485] <TB1>     INFO: 11768200 events read in total (312235ms).
[16:19:00.606] <TB1>     INFO: 12836600 events read in total (340356ms).
[16:19:28.992] <TB1>     INFO: 13908600 events read in total (368742ms).
[16:19:57.404] <TB1>     INFO: 14977200 events read in total (397154ms).
[16:20:25.919] <TB1>     INFO: 16045800 events read in total (425669ms).
[16:20:54.439] <TB1>     INFO: 17118200 events read in total (454189ms).
[16:21:23.007] <TB1>     INFO: 18186400 events read in total (482757ms).
[16:21:51.299] <TB1>     INFO: 19254800 events read in total (511049ms).
[16:22:19.845] <TB1>     INFO: 20326800 events read in total (539595ms).
[16:22:48.464] <TB1>     INFO: 21395800 events read in total (568214ms).
[16:23:17.031] <TB1>     INFO: 22464200 events read in total (596781ms).
[16:23:45.698] <TB1>     INFO: 23536400 events read in total (625448ms).
[16:24:14.320] <TB1>     INFO: 24604800 events read in total (654070ms).
[16:24:42.745] <TB1>     INFO: 25673400 events read in total (682495ms).
[16:25:11.132] <TB1>     INFO: 26746000 events read in total (710882ms).
[16:25:39.488] <TB1>     INFO: 27814400 events read in total (739238ms).
[16:26:07.848] <TB1>     INFO: 28883200 events read in total (767598ms).
[16:26:36.407] <TB1>     INFO: 29955400 events read in total (796157ms).
[16:27:04.928] <TB1>     INFO: 31024000 events read in total (824678ms).
[16:27:33.598] <TB1>     INFO: 32092600 events read in total (853348ms).
[16:28:02.148] <TB1>     INFO: 33164800 events read in total (881898ms).
[16:28:30.756] <TB1>     INFO: 34232800 events read in total (910506ms).
[16:28:59.315] <TB1>     INFO: 35301000 events read in total (939065ms).
[16:29:27.935] <TB1>     INFO: 36373000 events read in total (967685ms).
[16:29:56.302] <TB1>     INFO: 37441200 events read in total (996052ms).
[16:30:24.660] <TB1>     INFO: 38509400 events read in total (1024410ms).
[16:30:52.917] <TB1>     INFO: 39579800 events read in total (1052667ms).
[16:31:21.303] <TB1>     INFO: 40649200 events read in total (1081053ms).
[16:31:49.770] <TB1>     INFO: 41717400 events read in total (1109520ms).
[16:32:18.242] <TB1>     INFO: 42786000 events read in total (1137992ms).
[16:32:46.859] <TB1>     INFO: 43857400 events read in total (1166609ms).
[16:33:15.237] <TB1>     INFO: 44925800 events read in total (1194987ms).
[16:33:43.785] <TB1>     INFO: 45994200 events read in total (1223535ms).
[16:34:12.348] <TB1>     INFO: 47066000 events read in total (1252098ms).
[16:34:40.854] <TB1>     INFO: 48134000 events read in total (1280604ms).
[16:35:09.275] <TB1>     INFO: 49202000 events read in total (1309025ms).
[16:35:37.651] <TB1>     INFO: 50272800 events read in total (1337401ms).
[16:36:05.998] <TB1>     INFO: 51341800 events read in total (1365748ms).
[16:36:34.499] <TB1>     INFO: 52410000 events read in total (1394249ms).
[16:37:02.966] <TB1>     INFO: 53479400 events read in total (1422716ms).
[16:37:31.620] <TB1>     INFO: 54550400 events read in total (1451370ms).
[16:38:00.350] <TB1>     INFO: 55618800 events read in total (1480100ms).
[16:38:28.996] <TB1>     INFO: 56687000 events read in total (1508746ms).
[16:38:57.627] <TB1>     INFO: 57758600 events read in total (1537377ms).
[16:39:26.257] <TB1>     INFO: 58827200 events read in total (1566007ms).
[16:39:33.021] <TB1>     INFO: 59072000 events read in total (1572771ms).
[16:39:33.042] <TB1>     INFO: Test took 1573849ms.
[16:39:33.099] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:33.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:39:33.218] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:34.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:39:34.377] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:35.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:39:35.526] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:36.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:39:36.683] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:37.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:39:37.845] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:39.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:39:39.018] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:40.191] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:39:40.191] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:41.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:39:41.358] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:42.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:39:42.532] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:43.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:39:43.693] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:44.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:39:44.869] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:46.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:39:46.033] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:47.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:39:47.167] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:48.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:39:48.332] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:49.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:39:49.466] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:50.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:39:50.633] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:39:51.814] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498786304
[16:39:51.843] <TB1>     INFO: PixTestScurves::scurves() done 
[16:39:51.843] <TB1>     INFO: Vcal mean:  35.11  35.10  35.09  35.06  35.02  35.04  35.04  35.08  35.11  35.08  35.08  35.06  35.09  35.08  35.03  35.08 
[16:39:51.843] <TB1>     INFO: Vcal RMS:    0.60   0.66   0.61   0.66   0.68   0.63   0.58   0.67   0.63   0.71   0.66   0.63   0.83   0.57   0.63   0.63 
[16:39:51.844] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:39:51.916] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:39:51.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:39:51.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:39:51.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:39:51.916] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:39:51.916] <TB1>     INFO: ######################################################################
[16:39:51.916] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:39:51.916] <TB1>     INFO: ######################################################################
[16:39:51.919] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:39:52.263] <TB1>     INFO: Expecting 41600 events.
[16:39:56.334] <TB1>     INFO: 41600 events read in total (3355ms).
[16:39:56.337] <TB1>     INFO: Test took 4418ms.
[16:39:56.345] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:56.345] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:39:56.345] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:39:56.351] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 28, 56] has eff 0/10
[16:39:56.351] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 28, 56]
[16:39:56.354] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:39:56.354] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:39:56.354] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:39:56.354] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:39:56.690] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:39:57.040] <TB1>     INFO: Expecting 41600 events.
[16:40:01.165] <TB1>     INFO: 41600 events read in total (3409ms).
[16:40:01.165] <TB1>     INFO: Test took 4475ms.
[16:40:01.173] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:01.173] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:40:01.173] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.907
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.592
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 189
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.914
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.756
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,12] phvalue 186
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.468
[16:40:01.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 170
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.115
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [9 ,15] phvalue 172
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.801
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 181
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.122
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.845
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.278
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.999
[16:40:01.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 184
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.954
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.154
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.973
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 176
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.259
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 182
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.679
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:40:01.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:40:01.269] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:40:01.614] <TB1>     INFO: Expecting 41600 events.
[16:40:05.745] <TB1>     INFO: 41600 events read in total (3416ms).
[16:40:05.746] <TB1>     INFO: Test took 4477ms.
[16:40:05.754] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:05.754] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:40:05.754] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:40:05.757] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:40:05.758] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 62minph_roc = 4
[16:40:05.758] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.28
[16:40:05.758] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 87
[16:40:05.758] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9233
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 90
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.1521
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 88
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6636
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 76
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1874
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2063
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9135
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 85
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7081
[16:40:05.759] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 71
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9487
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 74
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4384
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 75
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5178
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 77
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9688
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,12] phvalue 72
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6598
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 74
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9397
[16:40:05.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 82
[16:40:05.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.8773
[16:40:05.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 90
[16:40:05.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.1602
[16:40:05.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [28 ,12] phvalue 94
[16:40:05.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 0 0
[16:40:06.172] <TB1>     INFO: Expecting 2560 events.
[16:40:07.130] <TB1>     INFO: 2560 events read in total (243ms).
[16:40:07.130] <TB1>     INFO: Test took 1368ms.
[16:40:07.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:07.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[16:40:07.638] <TB1>     INFO: Expecting 2560 events.
[16:40:08.595] <TB1>     INFO: 2560 events read in total (242ms).
[16:40:08.596] <TB1>     INFO: Test took 1466ms.
[16:40:08.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:08.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 2 2
[16:40:09.105] <TB1>     INFO: Expecting 2560 events.
[16:40:10.063] <TB1>     INFO: 2560 events read in total (243ms).
[16:40:10.063] <TB1>     INFO: Test took 1467ms.
[16:40:10.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:10.063] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 3 3
[16:40:10.571] <TB1>     INFO: Expecting 2560 events.
[16:40:11.528] <TB1>     INFO: 2560 events read in total (242ms).
[16:40:11.528] <TB1>     INFO: Test took 1465ms.
[16:40:11.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:11.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[16:40:12.036] <TB1>     INFO: Expecting 2560 events.
[16:40:12.993] <TB1>     INFO: 2560 events read in total (242ms).
[16:40:12.993] <TB1>     INFO: Test took 1465ms.
[16:40:12.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:12.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 5 5
[16:40:13.501] <TB1>     INFO: Expecting 2560 events.
[16:40:14.458] <TB1>     INFO: 2560 events read in total (242ms).
[16:40:14.458] <TB1>     INFO: Test took 1465ms.
[16:40:14.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:14.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 6 6
[16:40:14.966] <TB1>     INFO: Expecting 2560 events.
[16:40:15.922] <TB1>     INFO: 2560 events read in total (241ms).
[16:40:15.922] <TB1>     INFO: Test took 1463ms.
[16:40:15.922] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:15.923] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 7 7
[16:40:16.430] <TB1>     INFO: Expecting 2560 events.
[16:40:17.387] <TB1>     INFO: 2560 events read in total (242ms).
[16:40:17.387] <TB1>     INFO: Test took 1464ms.
[16:40:17.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:17.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[16:40:17.895] <TB1>     INFO: Expecting 2560 events.
[16:40:18.851] <TB1>     INFO: 2560 events read in total (242ms).
[16:40:18.852] <TB1>     INFO: Test took 1463ms.
[16:40:18.852] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:18.852] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 9 9
[16:40:19.360] <TB1>     INFO: Expecting 2560 events.
[16:40:20.318] <TB1>     INFO: 2560 events read in total (243ms).
[16:40:20.319] <TB1>     INFO: Test took 1467ms.
[16:40:20.321] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:20.321] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 10 10
[16:40:20.827] <TB1>     INFO: Expecting 2560 events.
[16:40:21.785] <TB1>     INFO: 2560 events read in total (243ms).
[16:40:21.785] <TB1>     INFO: Test took 1464ms.
[16:40:21.787] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:21.788] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 12, 11 11
[16:40:22.293] <TB1>     INFO: Expecting 2560 events.
[16:40:23.251] <TB1>     INFO: 2560 events read in total (244ms).
[16:40:23.251] <TB1>     INFO: Test took 1463ms.
[16:40:23.252] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:23.252] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 12 12
[16:40:23.759] <TB1>     INFO: Expecting 2560 events.
[16:40:24.718] <TB1>     INFO: 2560 events read in total (244ms).
[16:40:24.719] <TB1>     INFO: Test took 1467ms.
[16:40:24.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:24.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 13 13
[16:40:25.226] <TB1>     INFO: Expecting 2560 events.
[16:40:26.182] <TB1>     INFO: 2560 events read in total (241ms).
[16:40:26.183] <TB1>     INFO: Test took 1464ms.
[16:40:26.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:26.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 14 14
[16:40:26.691] <TB1>     INFO: Expecting 2560 events.
[16:40:27.648] <TB1>     INFO: 2560 events read in total (243ms).
[16:40:27.648] <TB1>     INFO: Test took 1465ms.
[16:40:27.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:27.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 28, 12, 15 15
[16:40:28.156] <TB1>     INFO: Expecting 2560 events.
[16:40:29.114] <TB1>     INFO: 2560 events read in total (243ms).
[16:40:29.114] <TB1>     INFO: Test took 1464ms.
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:40:29.115] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:40:29.119] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:40:29.624] <TB1>     INFO: Expecting 655360 events.
[16:40:41.342] <TB1>     INFO: 655360 events read in total (11003ms).
[16:40:41.353] <TB1>     INFO: Expecting 655360 events.
[16:40:52.925] <TB1>     INFO: 655360 events read in total (10999ms).
[16:40:52.940] <TB1>     INFO: Expecting 655360 events.
[16:41:04.489] <TB1>     INFO: 655360 events read in total (10981ms).
[16:41:04.509] <TB1>     INFO: Expecting 655360 events.
[16:41:16.065] <TB1>     INFO: 655360 events read in total (10998ms).
[16:41:16.089] <TB1>     INFO: Expecting 655360 events.
[16:41:27.691] <TB1>     INFO: 655360 events read in total (11045ms).
[16:41:27.718] <TB1>     INFO: Expecting 655360 events.
[16:41:39.056] <TB1>     INFO: 655360 events read in total (10781ms).
[16:41:39.090] <TB1>     INFO: Expecting 655360 events.
[16:41:50.432] <TB1>     INFO: 655360 events read in total (10792ms).
[16:41:50.473] <TB1>     INFO: Expecting 655360 events.
[16:42:02.026] <TB1>     INFO: 655360 events read in total (11013ms).
[16:42:02.071] <TB1>     INFO: Expecting 655360 events.
[16:42:13.715] <TB1>     INFO: 655360 events read in total (11105ms).
[16:42:13.760] <TB1>     INFO: Expecting 655360 events.
[16:42:25.327] <TB1>     INFO: 655360 events read in total (11032ms).
[16:42:25.375] <TB1>     INFO: Expecting 655360 events.
[16:42:36.988] <TB1>     INFO: 655360 events read in total (11085ms).
[16:42:37.042] <TB1>     INFO: Expecting 655360 events.
[16:42:48.693] <TB1>     INFO: 655360 events read in total (11124ms).
[16:42:48.750] <TB1>     INFO: Expecting 655360 events.
[16:43:00.364] <TB1>     INFO: 655360 events read in total (11088ms).
[16:43:00.426] <TB1>     INFO: Expecting 655360 events.
[16:43:12.073] <TB1>     INFO: 655360 events read in total (11121ms).
[16:43:12.138] <TB1>     INFO: Expecting 655360 events.
[16:43:23.767] <TB1>     INFO: 655360 events read in total (11102ms).
[16:43:23.843] <TB1>     INFO: Expecting 655360 events.
[16:43:35.508] <TB1>     INFO: 655360 events read in total (11138ms).
[16:43:35.582] <TB1>     INFO: Test took 186463ms.
[16:43:35.676] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:43:35.983] <TB1>     INFO: Expecting 655360 events.
[16:43:47.739] <TB1>     INFO: 655360 events read in total (11042ms).
[16:43:47.749] <TB1>     INFO: Expecting 655360 events.
[16:43:59.415] <TB1>     INFO: 655360 events read in total (11102ms).
[16:43:59.430] <TB1>     INFO: Expecting 655360 events.
[16:44:11.039] <TB1>     INFO: 655360 events read in total (11045ms).
[16:44:11.058] <TB1>     INFO: Expecting 655360 events.
[16:44:22.674] <TB1>     INFO: 655360 events read in total (11053ms).
[16:44:22.699] <TB1>     INFO: Expecting 655360 events.
[16:44:34.370] <TB1>     INFO: 655360 events read in total (11115ms).
[16:44:34.400] <TB1>     INFO: Expecting 655360 events.
[16:44:46.002] <TB1>     INFO: 655360 events read in total (11055ms).
[16:44:46.035] <TB1>     INFO: Expecting 655360 events.
[16:44:57.704] <TB1>     INFO: 655360 events read in total (11122ms).
[16:44:57.743] <TB1>     INFO: Expecting 655360 events.
[16:45:09.291] <TB1>     INFO: 655360 events read in total (11006ms).
[16:45:09.336] <TB1>     INFO: Expecting 655360 events.
[16:45:21.001] <TB1>     INFO: 655360 events read in total (11126ms).
[16:45:21.045] <TB1>     INFO: Expecting 655360 events.
[16:45:32.730] <TB1>     INFO: 655360 events read in total (11148ms).
[16:45:32.779] <TB1>     INFO: Expecting 655360 events.
[16:45:44.425] <TB1>     INFO: 655360 events read in total (11116ms).
[16:45:44.478] <TB1>     INFO: Expecting 655360 events.
[16:45:56.047] <TB1>     INFO: 655360 events read in total (11041ms).
[16:45:56.104] <TB1>     INFO: Expecting 655360 events.
[16:46:07.728] <TB1>     INFO: 655360 events read in total (11096ms).
[16:46:07.790] <TB1>     INFO: Expecting 655360 events.
[16:46:19.339] <TB1>     INFO: 655360 events read in total (11022ms).
[16:46:19.405] <TB1>     INFO: Expecting 655360 events.
[16:46:31.029] <TB1>     INFO: 655360 events read in total (11098ms).
[16:46:31.105] <TB1>     INFO: Expecting 655360 events.
[16:46:42.747] <TB1>     INFO: 655360 events read in total (11115ms).
[16:46:42.825] <TB1>     INFO: Test took 187149ms.
[16:46:43.001] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.001] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:46:43.001] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:46:43.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:46:43.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:46:43.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:46:43.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:46:43.004] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.004] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:46:43.004] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.004] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:46:43.004] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:46:43.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:46:43.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:46:43.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:46:43.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:46:43.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:46:43.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:46:43.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:46:43.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:46:43.008] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.015] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.023] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.030] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.037] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.045] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.052] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.059] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.066] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:46:43.074] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:46:43.082] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:46:43.090] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.098] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:46:43.106] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:46:43.114] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:46:43.121] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:46:43.129] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.136] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:46:43.144] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:46:43.151] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.158] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.166] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.173] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.180] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.187] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:46:43.195] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:46:43.203] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:46:43.211] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:46:43.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C0.dat
[16:46:43.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C1.dat
[16:46:43.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C2.dat
[16:46:43.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C3.dat
[16:46:43.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C4.dat
[16:46:43.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C5.dat
[16:46:43.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C6.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C7.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C8.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C9.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C10.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C11.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C12.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C13.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C14.dat
[16:46:43.262] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C15.dat
[16:46:43.611] <TB1>     INFO: Expecting 41600 events.
[16:46:47.440] <TB1>     INFO: 41600 events read in total (3114ms).
[16:46:47.440] <TB1>     INFO: Test took 4174ms.
[16:46:48.096] <TB1>     INFO: Expecting 41600 events.
[16:46:51.917] <TB1>     INFO: 41600 events read in total (3107ms).
[16:46:51.917] <TB1>     INFO: Test took 4167ms.
[16:46:52.571] <TB1>     INFO: Expecting 41600 events.
[16:46:56.395] <TB1>     INFO: 41600 events read in total (3109ms).
[16:46:56.395] <TB1>     INFO: Test took 4169ms.
[16:46:56.703] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:56.834] <TB1>     INFO: Expecting 2560 events.
[16:46:57.793] <TB1>     INFO: 2560 events read in total (244ms).
[16:46:57.794] <TB1>     INFO: Test took 1091ms.
[16:46:57.796] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:58.302] <TB1>     INFO: Expecting 2560 events.
[16:46:59.260] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:59.260] <TB1>     INFO: Test took 1464ms.
[16:46:59.262] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:59.768] <TB1>     INFO: Expecting 2560 events.
[16:47:00.726] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:00.727] <TB1>     INFO: Test took 1465ms.
[16:47:00.729] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:01.235] <TB1>     INFO: Expecting 2560 events.
[16:47:02.193] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:02.194] <TB1>     INFO: Test took 1465ms.
[16:47:02.196] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:02.702] <TB1>     INFO: Expecting 2560 events.
[16:47:03.659] <TB1>     INFO: 2560 events read in total (242ms).
[16:47:03.660] <TB1>     INFO: Test took 1464ms.
[16:47:03.663] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:04.168] <TB1>     INFO: Expecting 2560 events.
[16:47:05.126] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:05.126] <TB1>     INFO: Test took 1463ms.
[16:47:05.128] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:05.635] <TB1>     INFO: Expecting 2560 events.
[16:47:06.591] <TB1>     INFO: 2560 events read in total (242ms).
[16:47:06.592] <TB1>     INFO: Test took 1464ms.
[16:47:06.593] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:07.100] <TB1>     INFO: Expecting 2560 events.
[16:47:08.056] <TB1>     INFO: 2560 events read in total (241ms).
[16:47:08.057] <TB1>     INFO: Test took 1464ms.
[16:47:08.060] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:08.565] <TB1>     INFO: Expecting 2560 events.
[16:47:09.523] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:09.523] <TB1>     INFO: Test took 1463ms.
[16:47:09.525] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:10.032] <TB1>     INFO: Expecting 2560 events.
[16:47:10.989] <TB1>     INFO: 2560 events read in total (242ms).
[16:47:10.990] <TB1>     INFO: Test took 1465ms.
[16:47:10.992] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:11.498] <TB1>     INFO: Expecting 2560 events.
[16:47:12.455] <TB1>     INFO: 2560 events read in total (242ms).
[16:47:12.456] <TB1>     INFO: Test took 1464ms.
[16:47:12.460] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:12.965] <TB1>     INFO: Expecting 2560 events.
[16:47:13.922] <TB1>     INFO: 2560 events read in total (242ms).
[16:47:13.923] <TB1>     INFO: Test took 1463ms.
[16:47:13.925] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:14.431] <TB1>     INFO: Expecting 2560 events.
[16:47:15.390] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:15.391] <TB1>     INFO: Test took 1466ms.
[16:47:15.393] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:15.899] <TB1>     INFO: Expecting 2560 events.
[16:47:16.857] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:16.858] <TB1>     INFO: Test took 1465ms.
[16:47:16.860] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:17.368] <TB1>     INFO: Expecting 2560 events.
[16:47:18.327] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:18.327] <TB1>     INFO: Test took 1468ms.
[16:47:18.329] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:18.835] <TB1>     INFO: Expecting 2560 events.
[16:47:19.794] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:19.795] <TB1>     INFO: Test took 1466ms.
[16:47:19.798] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:20.304] <TB1>     INFO: Expecting 2560 events.
[16:47:21.263] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:21.263] <TB1>     INFO: Test took 1465ms.
[16:47:21.265] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:21.772] <TB1>     INFO: Expecting 2560 events.
[16:47:22.730] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:22.730] <TB1>     INFO: Test took 1465ms.
[16:47:22.733] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:23.239] <TB1>     INFO: Expecting 2560 events.
[16:47:24.199] <TB1>     INFO: 2560 events read in total (245ms).
[16:47:24.199] <TB1>     INFO: Test took 1467ms.
[16:47:24.201] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:24.707] <TB1>     INFO: Expecting 2560 events.
[16:47:25.666] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:25.666] <TB1>     INFO: Test took 1465ms.
[16:47:25.669] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:26.175] <TB1>     INFO: Expecting 2560 events.
[16:47:27.134] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:27.135] <TB1>     INFO: Test took 1466ms.
[16:47:27.137] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:27.643] <TB1>     INFO: Expecting 2560 events.
[16:47:28.604] <TB1>     INFO: 2560 events read in total (246ms).
[16:47:28.604] <TB1>     INFO: Test took 1467ms.
[16:47:28.606] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:29.112] <TB1>     INFO: Expecting 2560 events.
[16:47:30.071] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:30.071] <TB1>     INFO: Test took 1465ms.
[16:47:30.073] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:30.579] <TB1>     INFO: Expecting 2560 events.
[16:47:31.538] <TB1>     INFO: 2560 events read in total (244ms).
[16:47:31.538] <TB1>     INFO: Test took 1465ms.
[16:47:31.540] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:32.046] <TB1>     INFO: Expecting 2560 events.
[16:47:33.007] <TB1>     INFO: 2560 events read in total (246ms).
[16:47:33.007] <TB1>     INFO: Test took 1467ms.
[16:47:33.009] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:33.517] <TB1>     INFO: Expecting 2560 events.
[16:47:34.474] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:34.474] <TB1>     INFO: Test took 1465ms.
[16:47:34.476] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:34.983] <TB1>     INFO: Expecting 2560 events.
[16:47:35.941] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:35.941] <TB1>     INFO: Test took 1465ms.
[16:47:35.943] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:36.450] <TB1>     INFO: Expecting 2560 events.
[16:47:37.407] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:37.408] <TB1>     INFO: Test took 1465ms.
[16:47:37.410] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:37.916] <TB1>     INFO: Expecting 2560 events.
[16:47:38.874] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:38.875] <TB1>     INFO: Test took 1465ms.
[16:47:38.877] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:39.383] <TB1>     INFO: Expecting 2560 events.
[16:47:40.341] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:40.342] <TB1>     INFO: Test took 1466ms.
[16:47:40.344] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:40.852] <TB1>     INFO: Expecting 2560 events.
[16:47:41.808] <TB1>     INFO: 2560 events read in total (242ms).
[16:47:41.809] <TB1>     INFO: Test took 1465ms.
[16:47:41.811] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:47:42.316] <TB1>     INFO: Expecting 2560 events.
[16:47:43.274] <TB1>     INFO: 2560 events read in total (243ms).
[16:47:43.274] <TB1>     INFO: Test took 1463ms.
[16:47:44.296] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:47:44.297] <TB1>     INFO: PH scale (per ROC):    82  80  81  91  71  80  82  80  77  76  79  78  78  74  80  75
[16:47:44.297] <TB1>     INFO: PH offset (per ROC):  159 160 160 166 182 175 160 176 176 176 173 175 175 167 159 158
[16:47:44.473] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:47:44.476] <TB1>     INFO: ######################################################################
[16:47:44.477] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:47:44.477] <TB1>     INFO: ######################################################################
[16:47:44.477] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:47:44.490] <TB1>     INFO: scanning low vcal = 10
[16:47:44.833] <TB1>     INFO: Expecting 41600 events.
[16:47:48.553] <TB1>     INFO: 41600 events read in total (3005ms).
[16:47:48.554] <TB1>     INFO: Test took 4064ms.
[16:47:48.556] <TB1>     INFO: scanning low vcal = 20
[16:47:49.062] <TB1>     INFO: Expecting 41600 events.
[16:47:52.784] <TB1>     INFO: 41600 events read in total (3007ms).
[16:47:52.785] <TB1>     INFO: Test took 4229ms.
[16:47:52.786] <TB1>     INFO: scanning low vcal = 30
[16:47:53.292] <TB1>     INFO: Expecting 41600 events.
[16:47:57.028] <TB1>     INFO: 41600 events read in total (3021ms).
[16:47:57.029] <TB1>     INFO: Test took 4243ms.
[16:47:57.031] <TB1>     INFO: scanning low vcal = 40
[16:47:57.535] <TB1>     INFO: Expecting 41600 events.
[16:48:01.768] <TB1>     INFO: 41600 events read in total (3518ms).
[16:48:01.769] <TB1>     INFO: Test took 4738ms.
[16:48:01.772] <TB1>     INFO: scanning low vcal = 50
[16:48:02.195] <TB1>     INFO: Expecting 41600 events.
[16:48:06.440] <TB1>     INFO: 41600 events read in total (3530ms).
[16:48:06.440] <TB1>     INFO: Test took 4668ms.
[16:48:06.443] <TB1>     INFO: scanning low vcal = 60
[16:48:06.868] <TB1>     INFO: Expecting 41600 events.
[16:48:11.105] <TB1>     INFO: 41600 events read in total (3522ms).
[16:48:11.106] <TB1>     INFO: Test took 4663ms.
[16:48:11.109] <TB1>     INFO: scanning low vcal = 70
[16:48:11.529] <TB1>     INFO: Expecting 41600 events.
[16:48:15.788] <TB1>     INFO: 41600 events read in total (3543ms).
[16:48:15.788] <TB1>     INFO: Test took 4678ms.
[16:48:15.791] <TB1>     INFO: scanning low vcal = 80
[16:48:16.214] <TB1>     INFO: Expecting 41600 events.
[16:48:20.463] <TB1>     INFO: 41600 events read in total (3534ms).
[16:48:20.464] <TB1>     INFO: Test took 4672ms.
[16:48:20.467] <TB1>     INFO: scanning low vcal = 90
[16:48:20.891] <TB1>     INFO: Expecting 41600 events.
[16:48:25.130] <TB1>     INFO: 41600 events read in total (3524ms).
[16:48:25.131] <TB1>     INFO: Test took 4664ms.
[16:48:25.135] <TB1>     INFO: scanning low vcal = 100
[16:48:25.557] <TB1>     INFO: Expecting 41600 events.
[16:48:29.907] <TB1>     INFO: 41600 events read in total (3635ms).
[16:48:29.908] <TB1>     INFO: Test took 4773ms.
[16:48:29.911] <TB1>     INFO: scanning low vcal = 110
[16:48:30.334] <TB1>     INFO: Expecting 41600 events.
[16:48:34.571] <TB1>     INFO: 41600 events read in total (3522ms).
[16:48:34.572] <TB1>     INFO: Test took 4661ms.
[16:48:34.582] <TB1>     INFO: scanning low vcal = 120
[16:48:35.002] <TB1>     INFO: Expecting 41600 events.
[16:48:39.238] <TB1>     INFO: 41600 events read in total (3521ms).
[16:48:39.239] <TB1>     INFO: Test took 4657ms.
[16:48:39.242] <TB1>     INFO: scanning low vcal = 130
[16:48:39.668] <TB1>     INFO: Expecting 41600 events.
[16:48:43.895] <TB1>     INFO: 41600 events read in total (3512ms).
[16:48:43.896] <TB1>     INFO: Test took 4654ms.
[16:48:43.899] <TB1>     INFO: scanning low vcal = 140
[16:48:44.322] <TB1>     INFO: Expecting 41600 events.
[16:48:48.567] <TB1>     INFO: 41600 events read in total (3530ms).
[16:48:48.568] <TB1>     INFO: Test took 4669ms.
[16:48:48.571] <TB1>     INFO: scanning low vcal = 150
[16:48:48.993] <TB1>     INFO: Expecting 41600 events.
[16:48:53.264] <TB1>     INFO: 41600 events read in total (3556ms).
[16:48:53.266] <TB1>     INFO: Test took 4695ms.
[16:48:53.268] <TB1>     INFO: scanning low vcal = 160
[16:48:53.687] <TB1>     INFO: Expecting 41600 events.
[16:48:57.946] <TB1>     INFO: 41600 events read in total (3544ms).
[16:48:57.948] <TB1>     INFO: Test took 4680ms.
[16:48:57.951] <TB1>     INFO: scanning low vcal = 170
[16:48:58.371] <TB1>     INFO: Expecting 41600 events.
[16:49:02.622] <TB1>     INFO: 41600 events read in total (3536ms).
[16:49:02.622] <TB1>     INFO: Test took 4671ms.
[16:49:02.627] <TB1>     INFO: scanning low vcal = 180
[16:49:03.045] <TB1>     INFO: Expecting 41600 events.
[16:49:07.299] <TB1>     INFO: 41600 events read in total (3539ms).
[16:49:07.300] <TB1>     INFO: Test took 4673ms.
[16:49:07.303] <TB1>     INFO: scanning low vcal = 190
[16:49:07.726] <TB1>     INFO: Expecting 41600 events.
[16:49:11.983] <TB1>     INFO: 41600 events read in total (3543ms).
[16:49:11.983] <TB1>     INFO: Test took 4680ms.
[16:49:11.986] <TB1>     INFO: scanning low vcal = 200
[16:49:12.408] <TB1>     INFO: Expecting 41600 events.
[16:49:16.665] <TB1>     INFO: 41600 events read in total (3542ms).
[16:49:16.665] <TB1>     INFO: Test took 4679ms.
[16:49:16.668] <TB1>     INFO: scanning low vcal = 210
[16:49:17.093] <TB1>     INFO: Expecting 41600 events.
[16:49:21.367] <TB1>     INFO: 41600 events read in total (3559ms).
[16:49:21.367] <TB1>     INFO: Test took 4699ms.
[16:49:21.371] <TB1>     INFO: scanning low vcal = 220
[16:49:21.794] <TB1>     INFO: Expecting 41600 events.
[16:49:26.080] <TB1>     INFO: 41600 events read in total (3571ms).
[16:49:26.081] <TB1>     INFO: Test took 4710ms.
[16:49:26.085] <TB1>     INFO: scanning low vcal = 230
[16:49:26.503] <TB1>     INFO: Expecting 41600 events.
[16:49:30.778] <TB1>     INFO: 41600 events read in total (3560ms).
[16:49:30.779] <TB1>     INFO: Test took 4694ms.
[16:49:30.781] <TB1>     INFO: scanning low vcal = 240
[16:49:31.205] <TB1>     INFO: Expecting 41600 events.
[16:49:35.450] <TB1>     INFO: 41600 events read in total (3530ms).
[16:49:35.450] <TB1>     INFO: Test took 4668ms.
[16:49:35.453] <TB1>     INFO: scanning low vcal = 250
[16:49:35.876] <TB1>     INFO: Expecting 41600 events.
[16:49:40.116] <TB1>     INFO: 41600 events read in total (3525ms).
[16:49:40.116] <TB1>     INFO: Test took 4664ms.
[16:49:40.122] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:49:40.543] <TB1>     INFO: Expecting 41600 events.
[16:49:44.787] <TB1>     INFO: 41600 events read in total (3530ms).
[16:49:44.787] <TB1>     INFO: Test took 4665ms.
[16:49:44.792] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:49:45.213] <TB1>     INFO: Expecting 41600 events.
[16:49:49.445] <TB1>     INFO: 41600 events read in total (3517ms).
[16:49:49.446] <TB1>     INFO: Test took 4654ms.
[16:49:49.450] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:49:49.871] <TB1>     INFO: Expecting 41600 events.
[16:49:54.136] <TB1>     INFO: 41600 events read in total (3550ms).
[16:49:54.137] <TB1>     INFO: Test took 4687ms.
[16:49:54.140] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:49:54.564] <TB1>     INFO: Expecting 41600 events.
[16:49:58.818] <TB1>     INFO: 41600 events read in total (3538ms).
[16:49:58.819] <TB1>     INFO: Test took 4679ms.
[16:49:58.823] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:49:59.244] <TB1>     INFO: Expecting 41600 events.
[16:50:03.506] <TB1>     INFO: 41600 events read in total (3547ms).
[16:50:03.506] <TB1>     INFO: Test took 4683ms.
[16:50:04.052] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:50:04.056] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:50:04.056] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:50:04.056] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:50:04.057] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:50:04.057] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:50:04.057] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:50:04.057] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:50:04.057] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:50:04.058] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:50:04.058] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:50:04.058] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:50:04.058] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:50:04.058] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:50:04.058] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:50:04.059] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:50:04.059] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:50:41.152] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:50:41.152] <TB1>     INFO: non-linearity mean:  0.952 0.953 0.958 0.966 0.957 0.954 0.959 0.971 0.957 0.959 0.956 0.957 0.953 0.951 0.962 0.956
[16:50:41.152] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.005 0.006 0.006 0.006 0.005 0.005 0.006 0.005 0.006 0.006 0.006 0.004 0.005
[16:50:41.152] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:50:41.175] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:50:41.198] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:50:41.221] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:50:41.244] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:50:41.266] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:50:41.289] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:50:41.312] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:50:41.335] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:50:41.358] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:50:41.380] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:50:41.403] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:50:41.426] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:50:41.449] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:50:41.472] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:50:41.494] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-35_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:50:41.517] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:50:41.517] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:50:41.524] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:50:41.524] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:50:41.528] <TB1>     INFO: ######################################################################
[16:50:41.528] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:50:41.528] <TB1>     INFO: ######################################################################
[16:50:41.532] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:50:41.542] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:50:41.542] <TB1>     INFO:     run 1 of 1
[16:50:41.542] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:41.887] <TB1>     INFO: Expecting 3120000 events.
[16:51:32.367] <TB1>     INFO: 1284550 events read in total (49765ms).
[16:52:21.356] <TB1>     INFO: 2566385 events read in total (98754ms).
[16:52:42.732] <TB1>     INFO: 3120000 events read in total (120131ms).
[16:52:42.775] <TB1>     INFO: Test took 121234ms.
[16:52:42.849] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:42.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:44.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:45.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:52:47.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:52:48.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:52:50.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:52:51.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:52:52.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:52:54.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:52:55.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:52:57.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:52:58.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:53:00.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:53:01.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:53:03.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:53:04.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:53:06.117] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397811712
[16:53:06.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:53:06.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.274, RMS = 1.0188
[16:53:06.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:53:06.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:53:06.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2307, RMS = 1.24748
[16:53:06.151] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:53:06.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:53:06.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2698, RMS = 1.43553
[16:53:06.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:53:06.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:53:06.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7975, RMS = 1.68531
[16:53:06.152] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:53:06.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:53:06.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7631, RMS = 1.17471
[16:53:06.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:53:06.153] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:53:06.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2888, RMS = 1.53001
[16:53:06.154] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:53:06.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:53:06.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1495, RMS = 1.87009
[16:53:06.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:53:06.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:53:06.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1964, RMS = 2.17313
[16:53:06.155] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:53:06.156] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:53:06.156] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.1315, RMS = 1.88554
[16:53:06.156] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:53:06.156] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:53:06.156] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5316, RMS = 2.11867
[16:53:06.156] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:53:06.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:53:06.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7807, RMS = 1.07998
[16:53:06.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:53:06.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:53:06.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7962, RMS = 1.21875
[16:53:06.158] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:53:06.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:53:06.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4562, RMS = 1.05626
[16:53:06.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:53:06.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:53:06.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6113, RMS = 1.0969
[16:53:06.159] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:53:06.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:53:06.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6714, RMS = 2.00601
[16:53:06.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:53:06.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:53:06.160] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5539, RMS = 1.68433
[16:53:06.161] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:53:06.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:53:06.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.834, RMS = 1.64672
[16:53:06.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:53:06.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:53:06.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.921, RMS = 1.49442
[16:53:06.162] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:53:06.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:53:06.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.607, RMS = 1.42257
[16:53:06.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:53:06.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:53:06.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.478, RMS = 1.531
[16:53:06.163] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:53:06.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:53:06.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0008, RMS = 1.36622
[16:53:06.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:53:06.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:53:06.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7271, RMS = 1.63164
[16:53:06.164] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:53:06.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:53:06.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0446, RMS = 1.20042
[16:53:06.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:53:06.165] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:53:06.166] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0442, RMS = 1.1081
[16:53:06.166] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:53:06.166] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:53:06.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0942, RMS = 1.58885
[16:53:06.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:53:06.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:53:06.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7225, RMS = 1.67421
[16:53:06.167] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:53:06.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:53:06.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1706, RMS = 1.18113
[16:53:06.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:53:06.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:53:06.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0011, RMS = 1.37268
[16:53:06.168] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:53:06.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:53:06.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4349, RMS = 1.23232
[16:53:06.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:53:06.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:53:06.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.531, RMS = 1.32321
[16:53:06.169] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:53:06.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:53:06.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1684, RMS = 1.45637
[16:53:06.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:53:06.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:53:06.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.156, RMS = 1.49517
[16:53:06.170] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:53:06.173] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[16:53:06.173] <TB1>     INFO: number of dead bumps (per ROC):     2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:53:06.173] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:53:06.269] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:53:06.269] <TB1>     INFO: enter test to run
[16:53:06.269] <TB1>     INFO:   test:  no parameter change
[16:53:06.270] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[16:53:06.270] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[16:53:06.270] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[16:53:06.270] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:53:06.765] <TB1>    QUIET: Connection to board 26 closed.
[16:53:06.770] <TB1>     INFO: pXar: this is the end, my friend
[16:53:06.770] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
