Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Feb  9 00:02:25 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.811        0.000                      0                   68        0.311        0.000                      0                   68        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.811        0.000                      0                   68        0.311        0.000                      0                   68        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.887ns (50.857%)  route 2.790ns (49.143%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.130     8.717    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[20]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.572    12.752    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[20]/C
                         clock pessimism              0.266    13.017                     
                         clock uncertainty           -0.154    12.863                     
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.335    12.528    reconfigurable   shifter/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.528                     
                         arrival time                          -8.717                     
  -------------------------------------------------------------------
                         slack                                  3.811                     

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.887ns (50.857%)  route 2.790ns (49.143%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.130     8.717    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[21]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.572    12.752    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[21]/C
                         clock pessimism              0.266    13.017                     
                         clock uncertainty           -0.154    12.863                     
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.335    12.528    reconfigurable   shifter/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.528                     
                         arrival time                          -8.717                     
  -------------------------------------------------------------------
                         slack                                  3.811                     

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.887ns (50.857%)  route 2.790ns (49.143%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.130     8.717    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[22]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.572    12.752    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[22]/C
                         clock pessimism              0.266    13.017                     
                         clock uncertainty           -0.154    12.863                     
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.335    12.528    reconfigurable   shifter/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.528                     
                         arrival time                          -8.717                     
  -------------------------------------------------------------------
                         slack                                  3.811                     

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.887ns (50.857%)  route 2.790ns (49.143%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.130     8.717    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[23]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.572    12.752    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[23]/C
                         clock pessimism              0.266    13.017                     
                         clock uncertainty           -0.154    12.863                     
    SLICE_X29Y47         FDRE (Setup_fdre_C_R)       -0.335    12.528    reconfigurable   shifter/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.528                     
                         arrival time                          -8.717                     
  -------------------------------------------------------------------
                         slack                                  3.811                     

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.887ns (51.511%)  route 2.718ns (48.489%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.058     8.645    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.571    12.750    boundary       shifter/clk
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[4]/C
                         clock pessimism              0.266    13.016                     
                         clock uncertainty           -0.154    12.862                     
    SLICE_X29Y43         FDRE (Setup_fdre_C_R)       -0.335    12.527    reconfigurable   shifter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.527                     
                         arrival time                          -8.645                     
  -------------------------------------------------------------------
                         slack                                  3.882                     

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.887ns (51.511%)  route 2.718ns (48.489%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.058     8.645    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.571    12.750    boundary       shifter/clk
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[5]/C
                         clock pessimism              0.266    13.016                     
                         clock uncertainty           -0.154    12.862                     
    SLICE_X29Y43         FDRE (Setup_fdre_C_R)       -0.335    12.527    reconfigurable   shifter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.527                     
                         arrival time                          -8.645                     
  -------------------------------------------------------------------
                         slack                                  3.882                     

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.887ns (51.511%)  route 2.718ns (48.489%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.058     8.645    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.571    12.750    boundary       shifter/clk
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[6]/C
                         clock pessimism              0.266    13.016                     
                         clock uncertainty           -0.154    12.862                     
    SLICE_X29Y43         FDRE (Setup_fdre_C_R)       -0.335    12.527    reconfigurable   shifter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.527                     
                         arrival time                          -8.645                     
  -------------------------------------------------------------------
                         slack                                  3.882                     

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.887ns (51.511%)  route 2.718ns (48.489%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.058     8.645    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.571    12.750    boundary       shifter/clk
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[7]/C
                         clock pessimism              0.266    13.016                     
                         clock uncertainty           -0.154    12.862                     
    SLICE_X29Y43         FDRE (Setup_fdre_C_R)       -0.335    12.527    reconfigurable   shifter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.527                     
                         arrival time                          -8.645                     
  -------------------------------------------------------------------
                         slack                                  3.882                     

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.887ns (51.482%)  route 2.721ns (48.518%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.061     8.648    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.570    12.750    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[0]/C
                         clock pessimism              0.291    13.040                     
                         clock uncertainty           -0.154    12.886                     
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.335    12.551    reconfigurable   shifter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.551                     
                         arrival time                          -8.648                     
  -------------------------------------------------------------------
                         slack                                  3.903                     

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 shifter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.887ns (51.482%)  route 2.721ns (48.518%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.746     3.040    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456     3.496 r  reconfigurable shifter/counter_reg[2]/Q
                         net (fo=2, routed)           0.827     4.323    reconfigurable shifter/counter_reg[2]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.447 r  reconfigurable shifter/counter[0]_i_80/O
                         net (fo=1, routed)           0.000     4.447    reconfigurable shifter/counter[0]_i_80_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.997 r  reconfigurable shifter/counter_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.997    reconfigurable shifter/counter_reg[0]_i_68_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  reconfigurable shifter/counter_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.111    reconfigurable shifter/counter_reg[0]_i_59_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.225 r  reconfigurable shifter/counter_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.225    reconfigurable shifter/counter_reg[0]_i_58_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.339 r  reconfigurable shifter/counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.339    reconfigurable shifter/counter_reg[0]_i_38_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.453 r  reconfigurable shifter/counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     5.453    reconfigurable shifter/counter_reg[0]_i_37_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.567 r  reconfigurable shifter/counter_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.567    reconfigurable shifter/counter_reg[0]_i_27_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.901 r  reconfigurable shifter/counter_reg[0]_i_26/O[1]
                         net (fo=1, routed)           0.833     6.734    reconfigurable shifter/p_0_in[26]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.303     7.037 r  reconfigurable shifter/counter[0]_i_10/O
                         net (fo=1, routed)           0.000     7.037    reconfigurable shifter/counter[0]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.587 r  reconfigurable shifter/counter_reg[0]_i_1/CO[3]
                         net (fo=36, routed)          1.061     8.648    reconfigurable shifter/counter_reg[0]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.570    12.750    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[1]/C
                         clock pessimism              0.291    13.040                     
                         clock uncertainty           -0.154    12.886                     
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.335    12.551    reconfigurable   shifter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.551                     
                         arrival time                          -8.648                     
  -------------------------------------------------------------------
                         slack                                  3.903                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 shifter/led_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/led_n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.230ns (55.064%)  route 0.188ns (44.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.591     0.927    boundary       shifter/clk
    SLICE_X28Y48         FDRE                                         r  reconfigurable shifter/led_n_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  reconfigurable shifter/led_n_reg[1]/Q
                         net (fo=4, routed)           0.188     1.242    reconfigurable shifter/led_n[1]
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.102     1.344 r  reconfigurable shifter/led_n[1]_i_1/O
                         net (fo=1, routed)           0.000     1.344    reconfigurable shifter/led_n[1]_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  reconfigurable shifter/led_n_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.859     1.225    boundary       shifter/clk
    SLICE_X28Y48         FDRE                                         r  reconfigurable shifter/led_n_reg[1]/C
                         clock pessimism             -0.298     0.927                     
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.107     1.034    reconfigurable   shifter/led_n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034                     
                         arrival time                           1.344                     
  -------------------------------------------------------------------
                         slack                                  0.311                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.591     0.927    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  reconfigurable shifter/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.238    reconfigurable shifter/counter_reg[23]
    SLICE_X29Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.283 r  reconfigurable shifter/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.283    reconfigurable shifter/counter[20]_i_2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.346 r  reconfigurable shifter/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.346    reconfigurable shifter/counter_reg[20]_i_1_n_4
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.859     1.225    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[23]/C
                         clock pessimism             -0.298     0.927                     
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.105     1.032    reconfigurable   shifter/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.032                     
                         arrival time                           1.346                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.591     0.927    boundary       shifter/clk
    SLICE_X29Y48         FDRE                                         r  reconfigurable shifter/counter_reg[27]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  reconfigurable shifter/counter_reg[27]/Q
                         net (fo=2, routed)           0.170     1.238    reconfigurable shifter/counter_reg[27]
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.283 r  reconfigurable shifter/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.283    reconfigurable shifter/counter[24]_i_2_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.346 r  reconfigurable shifter/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.346    reconfigurable shifter/counter_reg[24]_i_1_n_4
    SLICE_X29Y48         FDRE                                         r  reconfigurable shifter/counter_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.859     1.225    boundary       shifter/clk
    SLICE_X29Y48         FDRE                                         r  reconfigurable shifter/counter_reg[27]/C
                         clock pessimism             -0.298     0.927                     
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.105     1.032    reconfigurable   shifter/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.032                     
                         arrival time                           1.346                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.591     0.927    boundary       shifter/clk
    SLICE_X29Y49         FDRE                                         r  reconfigurable shifter/counter_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  reconfigurable shifter/counter_reg[31]/Q
                         net (fo=2, routed)           0.170     1.238    reconfigurable shifter/counter_reg[31]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.283 r  reconfigurable shifter/counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.283    reconfigurable shifter/counter[28]_i_2_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.346 r  reconfigurable shifter/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.346    reconfigurable shifter/counter_reg[28]_i_1_n_4
    SLICE_X29Y49         FDRE                                         r  reconfigurable shifter/counter_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.859     1.225    boundary       shifter/clk
    SLICE_X29Y49         FDRE                                         r  reconfigurable shifter/counter_reg[31]/C
                         clock pessimism             -0.298     0.927                     
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.105     1.032    reconfigurable   shifter/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.032                     
                         arrival time                           1.346                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.590     0.926    boundary       shifter/clk
    SLICE_X29Y44         FDRE                                         r  reconfigurable shifter/counter_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  reconfigurable shifter/counter_reg[11]/Q
                         net (fo=2, routed)           0.170     1.237    reconfigurable shifter/counter_reg[11]
    SLICE_X29Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.282 r  reconfigurable shifter/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.282    reconfigurable shifter/counter[8]_i_2_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.345 r  reconfigurable shifter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.345    reconfigurable shifter/counter_reg[8]_i_1_n_4
    SLICE_X29Y44         FDRE                                         r  reconfigurable shifter/counter_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.858     1.224    boundary       shifter/clk
    SLICE_X29Y44         FDRE                                         r  reconfigurable shifter/counter_reg[11]/C
                         clock pessimism             -0.298     0.926                     
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.105     1.031    reconfigurable   shifter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.031                     
                         arrival time                           1.345                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.590     0.926    boundary       shifter/clk
    SLICE_X29Y45         FDRE                                         r  reconfigurable shifter/counter_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  reconfigurable shifter/counter_reg[15]/Q
                         net (fo=2, routed)           0.170     1.237    reconfigurable shifter/counter_reg[15]
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.282 r  reconfigurable shifter/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.282    reconfigurable shifter/counter[12]_i_2_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.345 r  reconfigurable shifter/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.345    reconfigurable shifter/counter_reg[12]_i_1_n_4
    SLICE_X29Y45         FDRE                                         r  reconfigurable shifter/counter_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.858     1.224    boundary       shifter/clk
    SLICE_X29Y45         FDRE                                         r  reconfigurable shifter/counter_reg[15]/C
                         clock pessimism             -0.298     0.926                     
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.105     1.031    reconfigurable   shifter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.031                     
                         arrival time                           1.345                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.590     0.926    boundary       shifter/clk
    SLICE_X29Y46         FDRE                                         r  reconfigurable shifter/counter_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  reconfigurable shifter/counter_reg[19]/Q
                         net (fo=2, routed)           0.170     1.237    reconfigurable shifter/counter_reg[19]
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.282 r  reconfigurable shifter/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.282    reconfigurable shifter/counter[16]_i_2_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.345 r  reconfigurable shifter/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.345    reconfigurable shifter/counter_reg[16]_i_1_n_4
    SLICE_X29Y46         FDRE                                         r  reconfigurable shifter/counter_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.858     1.224    boundary       shifter/clk
    SLICE_X29Y46         FDRE                                         r  reconfigurable shifter/counter_reg[19]/C
                         clock pessimism             -0.298     0.926                     
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.105     1.031    reconfigurable   shifter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.031                     
                         arrival time                           1.345                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.589     0.925    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  reconfigurable shifter/counter_reg[3]/Q
                         net (fo=2, routed)           0.170     1.236    reconfigurable shifter/counter_reg[3]
    SLICE_X29Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.281 r  reconfigurable shifter/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.281    reconfigurable shifter/counter[0]_i_12_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.344 r  reconfigurable shifter/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.344    reconfigurable shifter/counter_reg[0]_i_2_n_4
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.857     1.223    boundary       shifter/clk
    SLICE_X29Y42         FDRE                                         r  reconfigurable shifter/counter_reg[3]/C
                         clock pessimism             -0.298     0.925                     
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.105     1.030    reconfigurable   shifter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.030                     
                         arrival time                           1.344                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 shifter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.590     0.926    boundary       shifter/clk
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  reconfigurable shifter/counter_reg[7]/Q
                         net (fo=2, routed)           0.170     1.237    reconfigurable shifter/counter_reg[7]
    SLICE_X29Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.282 r  reconfigurable shifter/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.282    reconfigurable shifter/counter[4]_i_2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.345 r  reconfigurable shifter/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.345    reconfigurable shifter/counter_reg[4]_i_1_n_4
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.858     1.224    boundary       shifter/clk
    SLICE_X29Y43         FDRE                                         r  reconfigurable shifter/counter_reg[7]/C
                         clock pessimism             -0.298     0.926                     
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.105     1.031    reconfigurable   shifter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.031                     
                         arrival time                           1.345                     
  -------------------------------------------------------------------
                         slack                                  0.314                     

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 shifter/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.591     0.927    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  reconfigurable shifter/counter_reg[20]/Q
                         net (fo=2, routed)           0.168     1.236    reconfigurable shifter/counter_reg[20]
    SLICE_X29Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.281 r  reconfigurable shifter/counter[20]_i_5/O
                         net (fo=1, routed)           0.000     1.281    reconfigurable shifter/counter[20]_i_5_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.351 r  reconfigurable shifter/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.351    reconfigurable shifter/counter_reg[20]_i_1_n_7
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         BD/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.859     1.225    boundary       shifter/clk
    SLICE_X29Y47         FDRE                                         r  reconfigurable shifter/counter_reg[20]/C
                         clock pessimism             -0.298     0.927                     
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.105     1.032    reconfigurable   shifter/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.032                     
                         arrival time                           1.351                     
  -------------------------------------------------------------------
                         slack                                  0.319                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BD/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y44    shifter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y44    shifter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45    shifter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45    shifter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45    shifter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45    shifter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46    shifter/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47    shifter/counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48    shifter/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    shifter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    shifter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    shifter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    shifter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    shifter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44    shifter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45    shifter/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    shifter/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42    shifter/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42    shifter/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43    shifter/counter_reg[4]/C



