// Seed: 2974888446
module module_0 (
    output tri id_0,
    output wand id_1,
    input tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    output supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri id_9,
    input wire id_10,
    input wor id_11,
    output tri id_12
);
  assign id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri0  id_3,
    output logic id_4
);
  always @(posedge !id_3 or id_3) begin : LABEL_0
    $clog2(81);
    ;
    if (-1) id_0 <= 1;
    else id_4 <= id_3;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
