  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_mat_prod1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg400-1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed May  7 09:57:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/hls_data.json outdir=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip srcdir=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip/misc
INFO: Copied 5 verilog file(s) to C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip/hdl/verilog
INFO: Copied 5 vhdl file(s) to C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 624.676 ; gain = 185.012
INFO: Import ports from HDL: C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip/hdl/vhdl/axil_mat_prod1.vhd (axil_mat_prod1)
INFO: Add axi4lite interface s_axi_BUS1
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip/component.xml
INFO: Created IP archive C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip/xilinx_com_hls_axil_mat_prod1_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed May  7 09:58:11 2025...
INFO: [HLS 200-802] Generated output file axil_mat_prod1/axil_mat_prod1.zip
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 55.302 seconds; peak allocated memory: 683.016 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 2s
