
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.315387    3.488492    1.999076    5.999076 ^ rst_n (in)
                                                         rst_n (net)
                      3.488492    0.000000    5.999076 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036344    1.092294    0.651958    6.651034 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.092294    0.000000    6.651034 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029206    0.306617    0.848167    7.499201 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.306617    0.000000    7.499201 v _1341_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002439    0.433788    0.302691    7.801893 ^ _1341_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0163_ (net)
                      0.433788    0.000000    7.801893 ^ _1529_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.801893   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127483   19.622517   library setup time
                                             19.622517   data required time
---------------------------------------------------------------------------------------------
                                             19.622517   data required time
                                             -7.801893   data arrival time
---------------------------------------------------------------------------------------------
                                             11.820624   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.315387    3.488492    1.999076    5.999076 ^ rst_n (in)
                                                         rst_n (net)
                      3.488492    0.000000    5.999076 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036344    1.092294    0.651958    6.651034 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.092294    0.000000    6.651034 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029206    0.306617    0.848167    7.499201 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.306617    0.000000    7.499201 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002439    0.433788    0.302691    7.801893 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0164_ (net)
                      0.433788    0.000000    7.801893 ^ _1530_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.801893   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127483   19.622517   library setup time
                                             19.622517   data required time
---------------------------------------------------------------------------------------------
                                             19.622517   data required time
                                             -7.801893   data arrival time
---------------------------------------------------------------------------------------------
                                             11.820624   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.315387    3.488492    1.999076    5.999076 ^ rst_n (in)
                                                         rst_n (net)
                      3.488492    0.000000    5.999076 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036344    1.092294    0.651958    6.651034 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.092294    0.000000    6.651034 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029206    0.306617    0.848167    7.499201 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.306617    0.000000    7.499201 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.169414    0.162725    7.661926 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0162_ (net)
                      0.169414    0.000000    7.661926 ^ _1528_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.661926   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.117845   19.632156   library setup time
                                             19.632156   data required time
---------------------------------------------------------------------------------------------
                                             19.632156   data required time
                                             -7.661926   data arrival time
---------------------------------------------------------------------------------------------
                                             11.970229   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.315387    3.488492    1.999076    5.999076 ^ rst_n (in)
                                                         rst_n (net)
                      3.488492    0.000000    5.999076 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036344    1.092294    0.651958    6.651034 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.092294    0.000000    6.651034 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029206    0.306617    0.848167    7.499201 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.306617    0.000000    7.499201 v _1347_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.169414    0.162725    7.661926 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0165_ (net)
                      0.169414    0.000000    7.661926 ^ _1531_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.661926   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.117845   19.632156   library setup time
                                             19.632156   data required time
---------------------------------------------------------------------------------------------
                                             19.632156   data required time
                                             -7.661926   data arrival time
---------------------------------------------------------------------------------------------
                                             11.970229   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.315387    3.488492    1.999076    5.999076 ^ rst_n (in)
                                                         rst_n (net)
                      3.488492    0.000000    5.999076 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036344    1.092294    0.651958    6.651034 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.092294    0.000000    6.651034 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029206    0.306617    0.848167    7.499201 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.306617    0.000000    7.499201 v _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.169414    0.162725    7.661926 ^ _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0166_ (net)
                      0.169414    0.000000    7.661926 ^ _1532_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.661926   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.117845   19.632156   library setup time
                                             19.632156   data required time
---------------------------------------------------------------------------------------------
                                             19.632156   data required time
                                             -7.661926   data arrival time
---------------------------------------------------------------------------------------------
                                             11.970229   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.315387    3.488492    1.999076    5.999076 ^ rst_n (in)
                                                         rst_n (net)
                      3.488492    0.000000    5.999076 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036344    1.092294    0.651958    6.651034 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.092294    0.000000    6.651034 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029206    0.306617    0.848167    7.499201 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.306617    0.000000    7.499201 v _1335_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.168209    0.149448    7.648650 ^ _1335_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0161_ (net)
                      0.168209    0.000000    7.648650 ^ _1527_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.648650   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.117730   19.632271   library setup time
                                             19.632271   data required time
---------------------------------------------------------------------------------------------
                                             19.632271   data required time
                                             -7.648650   data arrival time
---------------------------------------------------------------------------------------------
                                             11.983622   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 v input external delay
    54    0.315387    2.108544    1.268748    5.268748 v rst_n (in)
                                                         rst_n (net)
                      2.108544    0.000000    5.268748 v _1356_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004026    0.734035    0.687324    5.956072 ^ _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0208_ (net)
                      0.734035    0.000000    5.956072 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.858656    0.162413    6.118485 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0172_ (net)
                      0.858656    0.000000    6.118485 v _1538_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.118485   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1538_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.394814   19.355188   library setup time
                                             19.355188   data required time
---------------------------------------------------------------------------------------------
                                             19.355188   data required time
                                             -6.118485   data arrival time
---------------------------------------------------------------------------------------------
                                             13.236703   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018029    0.231534    0.118406    4.118406 ^ ena (in)
                                                         ena (net)
                      0.231534    0.000000    4.118406 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035635    0.397221    0.294085    4.412491 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.397221    0.000000    4.412491 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.071482    0.230306    4.642797 v _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0167_ (net)
                      0.071482    0.000000    4.642797 v _1533_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.642797   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.113210   19.636793   library setup time
                                             19.636793   data required time
---------------------------------------------------------------------------------------------
                                             19.636793   data required time
                                             -4.642797   data arrival time
---------------------------------------------------------------------------------------------
                                             14.993996   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018029    0.231534    0.118406    4.118406 ^ ena (in)
                                                         ena (net)
                      0.231534    0.000000    4.118406 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035635    0.397221    0.294085    4.412491 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.397221    0.000000    4.412491 v _1352_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.071482    0.230306    4.642797 v _1352_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0168_ (net)
                      0.071482    0.000000    4.642797 v _1534_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.642797   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.113210   19.636793   library setup time
                                             19.636793   data required time
---------------------------------------------------------------------------------------------
                                             19.636793   data required time
                                             -4.642797   data arrival time
---------------------------------------------------------------------------------------------
                                             14.993996   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018029    0.231534    0.118406    4.118406 ^ ena (in)
                                                         ena (net)
                      0.231534    0.000000    4.118406 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035635    0.397221    0.294085    4.412491 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.397221    0.000000    4.412491 v _1353_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.071482    0.230306    4.642797 v _1353_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0169_ (net)
                      0.071482    0.000000    4.642797 v _1535_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.642797   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.113210   19.636793   library setup time
                                             19.636793   data required time
---------------------------------------------------------------------------------------------
                                             19.636793   data required time
                                             -4.642797   data arrival time
---------------------------------------------------------------------------------------------
                                             14.993996   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018029    0.231534    0.118406    4.118406 ^ ena (in)
                                                         ena (net)
                      0.231534    0.000000    4.118406 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035635    0.397221    0.294085    4.412491 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.397221    0.000000    4.412491 v _1354_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.071482    0.230306    4.642797 v _1354_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.071482    0.000000    4.642797 v _1536_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.642797   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.113210   19.636793   library setup time
                                             19.636793   data required time
---------------------------------------------------------------------------------------------
                                             19.636793   data required time
                                             -4.642797   data arrival time
---------------------------------------------------------------------------------------------
                                             14.993996   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018029    0.231534    0.118406    4.118406 ^ ena (in)
                                                         ena (net)
                      0.231534    0.000000    4.118406 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035635    0.397221    0.294085    4.412491 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.397221    0.000000    4.412491 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.071482    0.230306    4.642797 v _1355_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0171_ (net)
                      0.071482    0.000000    4.642797 v _1537_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.642797   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.113210   19.636793   library setup time
                                             19.636793   data required time
---------------------------------------------------------------------------------------------
                                             19.636793   data required time
                                             -4.642797   data arrival time
---------------------------------------------------------------------------------------------
                                             14.993996   slack (MET)



