Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Divider.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Divider"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : Divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\SrForDivider.v" into library work
Parsing module <SrForDivider>.
Analyzing Verilog file "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\CuForDivider.v" into library work
Parsing module <CuForDivider>.
Analyzing Verilog file "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\Add_SubForDivider.v" into library work
Parsing module <Add_SubForDivider>.
Analyzing Verilog file "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\Divider.v" into library work
Parsing module <Divider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Divider>.

Elaborating module <SrForDivider>.
WARNING:HDLCompiler:413 - "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\SrForDivider.v" Line 43: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\SrForDivider.v" Line 47: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <CuForDivider>.
WARNING:HDLCompiler:413 - "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\CuForDivider.v" Line 47: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\CuForDivider.v" Line 52: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\CuForDivider.v" Line 70: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <Add_SubForDivider>.
WARNING:HDLCompiler:413 - "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\Add_SubForDivider.v" Line 42: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\Add_SubForDivider.v" Line 46: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Divider>.
    Related source file is "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\Divider.v".
    Summary:
	no macro.
Unit <Divider> synthesized.

Synthesizing Unit <SrForDivider>.
    Related source file is "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\SrForDivider.v".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <shiftedD>.
    Found 16-bit register for signal <quotient>.
    Found 2-bit register for signal <first>.
    Found 2-bit adder for signal <first[1]_GND_2_o_add_4_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SrForDivider> synthesized.

Synthesizing Unit <CuForDivider>.
    Related source file is "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\CuForDivider.v".
WARNING:Xst:647 - Input <rsubd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <r>.
    Found 1-bit register for signal <srOraddsub>.
    Found 2-bit register for signal <operation>.
    Found 6-bit register for signal <iteration>.
    Found 1-bit register for signal <validity>.
    Found 2-bit register for signal <first>.
    Found 2-bit adder for signal <first[1]_GND_3_o_add_5_OUT> created at line 52.
    Found 6-bit adder for signal <iteration[5]_GND_3_o_add_8_OUT> created at line 70.
    Found 6-bit comparator greater for signal <iteration[5]_GND_3_o_LessThan_2_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CuForDivider> synthesized.

Synthesizing Unit <Add_SubForDivider>.
    Related source file is "D:\Lessons\ArchitectureLab\9632644_HW6\Project_9632644\Add_SubForDivider.v".
    Found 32-bit register for signal <rsubd>.
    Found 2-bit register for signal <first>.
    Found 32-bit subtractor for signal <r[31]_d[31]_sub_8_OUT> created at line 52.
    Found 2-bit adder for signal <first[1]_GND_4_o_add_5_OUT> created at line 46.
    Found 6-bit comparator greater for signal <iteration[5]_GND_4_o_LessThan_2_o> created at line 38
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Add_SubForDivider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 3
 32-bit subtractor                                     : 1
 6-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 2
 16-bit register                                       : 1
 2-bit register                                        : 4
 32-bit register                                       : 3
 6-bit register                                        : 1
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
WARNING:Xst:1290 - Hierarchical block <myadd_subfordivider> is unconnected in block <Divider>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <r_16> in Unit <mycufordivider> is equivalent to the following 15 FFs/Latches, which will be removed : <r_17> <r_18> <r_19> <r_20> <r_21> <r_22> <r_23> <r_24> <r_25> <r_26> <r_27> <r_28> <r_29> <r_30> <r_31> 
WARNING:Xst:1710 - FF/Latch <operation_0> (without init value) has a constant value of 1 in block <mycufordivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <operation_1> (without init value) has a constant value of 0 in block <mycufordivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_16> of sequential type is unconnected in block <mycufordivider>.
WARNING:Xst:2404 -  FFs/Latches <r<31:16>> (without init value) have a constant value of 0 in block <CuForDivider>.

Synthesizing (advanced) Unit <Add_SubForDivider>.
The following registers are absorbed into counter <first>: 1 register on signal <first>.
Unit <Add_SubForDivider> synthesized (advanced).

Synthesizing (advanced) Unit <CuForDivider>.
The following registers are absorbed into counter <iteration>: 1 register on signal <iteration>.
The following registers are absorbed into counter <first>: 1 register on signal <first>.
Unit <CuForDivider> synthesized (advanced).

Synthesizing (advanced) Unit <SrForDivider>.
The following registers are absorbed into counter <first>: 1 register on signal <first>.
Unit <SrForDivider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 4
 2-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <operation_0> (without init value) has a constant value of 1 in block <CuForDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <operation_1> (without init value) has a constant value of 0 in block <CuForDivider>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Divider> ...

Optimizing unit <CuForDivider> ...

Optimizing unit <SrForDivider> ...

Optimizing unit <Add_SubForDivider> ...
WARNING:Xst:1426 - The value init of the FF/Latch mysrfordivider/quotient_0 hinder the constant cleaning in the block Divider.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_31> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_30> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_29> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_28> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_27> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_26> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_25> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_24> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_23> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_22> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_21> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_20> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_19> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_18> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_17> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_16> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_15> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_14> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_13> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_12> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_11> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_10> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_9> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_8> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_7> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_6> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_5> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_4> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_3> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_2> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_1> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <mysrfordivider/shiftedD_0> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/first_1> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/first_0> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_31> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_30> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_29> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_28> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_27> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_26> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_25> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_24> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_23> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_22> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_21> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_20> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_19> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_18> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_17> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_16> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_15> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_14> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_13> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_12> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_11> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_10> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_9> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_8> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_7> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_6> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_5> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_4> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_3> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_2> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_1> of sequential type is unconnected in block <Divider>.
WARNING:Xst:2677 - Node <myadd_subfordivider/rsubd_0> of sequential type is unconnected in block <Divider>.
WARNING:Xst:1293 - FF/Latch <mycufordivider/iteration_5> has a constant value of 0 in block <Divider>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Divider, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Divider.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 34
#      INV                         : 3
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 19
#      LUT5                        : 1
#      LUT6                        : 5
# FlipFlops/Latches                : 43
#      FD                          : 1
#      FD_1                        : 17
#      FDE                         : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 16
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              43  out of  126800     0%  
 Number of Slice LUTs:                   34  out of  63400     0%  
    Number used as Logic:                34  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     48
   Number with an unused Flip Flop:       5  out of     48    10%  
   Number with an unused LUT:            14  out of     48    29%  
   Number of fully used LUT-FF pairs:    29  out of     48    60%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  50  out of    210    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.474ns (Maximum Frequency: 404.138MHz)
   Minimum input arrival time before clock: 0.348ns
   Maximum output required time after clock: 0.715ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.474ns (frequency: 404.138MHz)
  Total number of paths / destination ports: 239 / 52
-------------------------------------------------------------------------
Delay:               1.237ns (Levels of Logic = 1)
  Source:            mycufordivider/iteration_0 (FF)
  Destination:       mycufordivider/validity (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: mycufordivider/iteration_0 to mycufordivider/validity
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.361   0.771  mycufordivider/iteration_0 (mycufordivider/iteration_0)
     LUT6:I1->O            1   0.097   0.000  mycufordivider/validity_rstpot (mycufordivider/validity_rstpot)
     FD_1:D                    0.008          mycufordivider/validity
    ----------------------------------------
    Total                      1.237ns (0.466ns logic, 0.771ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.348ns (Levels of Logic = 1)
  Source:            dividend<15> (PAD)
  Destination:       mycufordivider/r_15 (FF)
  Destination Clock: clk rising

  Data Path: dividend<15> to mycufordivider/r_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  dividend_15_IBUF (dividend_15_IBUF)
     FDE:D                     0.008          mycufordivider/r_15
    ----------------------------------------
    Total                      0.348ns (0.009ns logic, 0.339ns route)
                                       (2.6% logic, 97.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              0.715ns (Levels of Logic = 1)
  Source:            mysrfordivider/quotient_14 (FF)
  Destination:       result<30> (PAD)
  Source Clock:      clk falling

  Data Path: mysrfordivider/quotient_14 to result<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.364   0.351  mysrfordivider/quotient_14 (mysrfordivider/quotient_14)
     OBUF:I->O                 0.000          result_30_OBUF (result<30>)
    ----------------------------------------
    Total                      0.715ns (0.364ns logic, 0.351ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.805|         |    1.348|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.25 secs
 
--> 

Total memory usage is 5002112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   85 (   0 filtered)
Number of infos    :    1 (   0 filtered)

