simVerilogNetlistFileList = '((("bitslice_rv32Lib" "datapath") 
	("cds27/netlist" "cds27/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "bitslice") 
	("cds26/netlist" "cds26/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "rd_mux") 
	("cds25/netlist" "cds25/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "mem_mux") 
	("cds24/netlist" "cds24/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "mux6") 
	("cds23/netlist" "cds23/map" "schematic")
    )
    (("bitslice_rv32Lib" "regfile") 
	("cds22/netlist" "cds22/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "reg2w32") 
	("cds21/netlist" "cds21/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "bit2") 
	("cds20/netlist" "cds20/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "pcadder") 
	("cds19/netlist" "cds19/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "pc") 
	("cds18/netlist" "cds18/map" "schematic")
    )
    (("stdcell_rv32Lib" "reg1w1") 
	("cds17/netlist" "cds17/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "dlatch") 
	("cds16/netlist" "cds16/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "bit1") 
	("cds15/netlist" "cds15/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "rs2_inverter") 
	("cds14/netlist" "cds14/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "cmp") 
	("cds13/netlist" "cds13/map" "schematic")
    )
    (("bitslice_rv32Lib" "shift") 
	("cds12/netlist" "cds12/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "buf") 
	("cds11/netlist" "cds11/map" "schematic")
    ) 
    (("bitslice_rv32Lib" "alu") 
	("cds10/netlist" "cds10/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "xnor2") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "nor2") 
	("cds8/netlist" "cds8/map" "schematic")
    )
    (("stdcell_rv32Lib" "nand2") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "muxinv4") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "mux4") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "fa") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "muxinv2") 
	("cds3/netlist" "cds3/map" "schematic")
    )
    (("stdcell_rv32Lib" "mux2") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "trans") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("stdcell_rv32Lib" "inv") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("bitslice_rv32Lib" "stdcell_rv32Lib")
simVerilogNetlistFileCellList = '(
    ("stdcell_rv32Lib" 
	("inv" "trans" "mux2" "muxinv2" "fa"
	    "mux4" "muxinv4" "nand2" "nor2" "xnor2"
	    "buf" "bit1" "dlatch" "reg1w1" "bit2"
	    "reg2w32" "mux6"
	)
    ) 
    ("bitslice_rv32Lib" 
	("alu" "shift" "cmp" "rs2_inverter" "pc"
	    "pcadder" "regfile" "mem_mux" "rd_mux" "bitslice"
	    "datapath"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
