
LogicAnalyzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  0800ad00  0800ad00  0001ad00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aeb4  0800aeb4  000201cc  2**0
                  CONTENTS
  4 .ARM          00000000  0800aeb4  0800aeb4  000201cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aeb4  0800aeb4  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aeb4  0800aeb4  0001aeb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aeb8  0800aeb8  0001aeb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  0800aebc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201cc  2**0
                  CONTENTS
 10 .bss          00001bec  200001cc  200001cc  000201cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001db8  20001db8  000201cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 14 .debug_info   000137ef  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003526  00000000  00000000  00033a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010b0  00000000  00000000  00036f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ca6  00000000  00000000  00038008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000230f0  00000000  00000000  00038cae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016aaf  00000000  00000000  0005bd9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ca115  00000000  00000000  0007284d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000049c4  00000000  00000000  0013c964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00141328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001cc 	.word	0x200001cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ace8 	.word	0x0800ace8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d0 	.word	0x200001d0
 80001dc:	0800ace8 	.word	0x0800ace8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

	int n = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	607b      	str	r3, [r7, #4]
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029a:	f000 fc1b 	bl	8000ad4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029e:	f000 f85b 	bl	8000358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a2:	f000 f9cf 	bl	8000644 <MX_GPIO_Init>
  MX_DMA_Init();
 80002a6:	f000 f987 	bl	80005b8 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 80002aa:	f009 fb41 	bl	8009930 <MX_USB_DEVICE_Init>
  //MX_TIM16_Init();
  //MX_TIM1_Init();
  MX_TIM1_Init(0, 79);  // Initial setup for 1 MHz sampling rate
 80002ae:	214f      	movs	r1, #79	; 0x4f
 80002b0:	2000      	movs	r0, #0
 80002b2:	f000 f8b5 	bl	8000420 <MX_TIM1_Init>
  Start_TIM1_DMA();
 80002b6:	f000 fa1f 	bl	80006f8 <Start_TIM1_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(n == 1024){
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80002c0:	d101      	bne.n	80002c6 <main+0x36>
		  n = 0;
 80002c2:	2300      	movs	r3, #0
 80002c4:	607b      	str	r3, [r7, #4]
	  }


	  if(trigger == 1 ){
 80002c6:	4b1e      	ldr	r3, [pc, #120]	; (8000340 <main+0xb0>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d105      	bne.n	80002da <main+0x4a>
		  val = n;
 80002ce:	4a1d      	ldr	r2, [pc, #116]	; (8000344 <main+0xb4>)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	6013      	str	r3, [r2, #0]

		  status = 1;
 80002d4:	4b1c      	ldr	r3, [pc, #112]	; (8000348 <main+0xb8>)
 80002d6:	2201      	movs	r2, #1
 80002d8:	601a      	str	r2, [r3, #0]

	  }

    /* USER CODE END WHILE */
	  if(trigger == 0 && status == 1){
 80002da:	4b19      	ldr	r3, [pc, #100]	; (8000340 <main+0xb0>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d127      	bne.n	8000332 <main+0xa2>
 80002e2:	4b19      	ldr	r3, [pc, #100]	; (8000348 <main+0xb8>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b01      	cmp	r3, #1
 80002e8:	d123      	bne.n	8000332 <main+0xa2>
	  sprintf(msg, "%hu\r\n", buffer[val]);
 80002ea:	4b16      	ldr	r3, [pc, #88]	; (8000344 <main+0xb4>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a17      	ldr	r2, [pc, #92]	; (800034c <main+0xbc>)
 80002f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002f4:	461a      	mov	r2, r3
 80002f6:	4916      	ldr	r1, [pc, #88]	; (8000350 <main+0xc0>)
 80002f8:	4816      	ldr	r0, [pc, #88]	; (8000354 <main+0xc4>)
 80002fa:	f00a f851 	bl	800a3a0 <siprintf>
	  CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 80002fe:	4815      	ldr	r0, [pc, #84]	; (8000354 <main+0xc4>)
 8000300:	f7ff ff6e 	bl	80001e0 <strlen>
 8000304:	4603      	mov	r3, r0
 8000306:	b29b      	uxth	r3, r3
 8000308:	4619      	mov	r1, r3
 800030a:	4812      	ldr	r0, [pc, #72]	; (8000354 <main+0xc4>)
 800030c:	f009 fbd0 	bl	8009ab0 <CDC_Transmit_FS>
	  HAL_Delay(100);
 8000310:	2064      	movs	r0, #100	; 0x64
 8000312:	f000 fc45 	bl	8000ba0 <HAL_Delay>
	  val++;
 8000316:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <main+0xb4>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	3301      	adds	r3, #1
 800031c:	4a09      	ldr	r2, [pc, #36]	; (8000344 <main+0xb4>)
 800031e:	6013      	str	r3, [r2, #0]

	  if(val == 1024){
 8000320:	4b08      	ldr	r3, [pc, #32]	; (8000344 <main+0xb4>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000328:	d109      	bne.n	800033e <main+0xae>
		  val = n;
 800032a:	4a06      	ldr	r2, [pc, #24]	; (8000344 <main+0xb4>)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	6013      	str	r3, [r2, #0]
	  if(val == 1024){
 8000330:	e005      	b.n	800033e <main+0xae>
	  }
	  }
	  else{
	  HAL_Delay(1);
 8000332:	2001      	movs	r0, #1
 8000334:	f000 fc34 	bl	8000ba0 <HAL_Delay>
	  n++;
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	3301      	adds	r3, #1
 800033c:	607b      	str	r3, [r7, #4]
	  if(n == 1024){
 800033e:	e7bc      	b.n	80002ba <main+0x2a>
 8000340:	200009e8 	.word	0x200009e8
 8000344:	200009fc 	.word	0x200009fc
 8000348:	20000a00 	.word	0x20000a00
 800034c:	200001e8 	.word	0x200001e8
 8000350:	0800ad00 	.word	0x0800ad00
 8000354:	200009ec 	.word	0x200009ec

08000358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b0a6      	sub	sp, #152	; 0x98
 800035c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000362:	2228      	movs	r2, #40	; 0x28
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f00a f83a 	bl	800a3e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800036c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000370:	2200      	movs	r2, #0
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	605a      	str	r2, [r3, #4]
 8000376:	609a      	str	r2, [r3, #8]
 8000378:	60da      	str	r2, [r3, #12]
 800037a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2258      	movs	r2, #88	; 0x58
 8000380:	2100      	movs	r1, #0
 8000382:	4618      	mov	r0, r3
 8000384:	f00a f82c 	bl	800a3e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000388:	2301      	movs	r3, #1
 800038a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800038c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000390:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000392:	2301      	movs	r3, #1
 8000394:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000396:	2302      	movs	r3, #2
 8000398:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800039c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003a4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80003b6:	4618      	mov	r0, r3
 80003b8:	f002 fd94 	bl	8002ee4 <HAL_RCC_OscConfig>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003c2:	f000 fa35 	bl	8000830 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c6:	230f      	movs	r3, #15
 80003c8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ca:	2302      	movs	r3, #2
 80003cc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ce:	2300      	movs	r3, #0
 80003d0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003d6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003d8:	2300      	movs	r3, #0
 80003da:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80003e0:	2102      	movs	r1, #2
 80003e2:	4618      	mov	r0, r3
 80003e4:	f003 fdd2 	bl	8003f8c <HAL_RCC_ClockConfig>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d001      	beq.n	80003f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003ee:	f000 fa1f 	bl	8000830 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_TIM1
 80003f2:	4b0a      	ldr	r3, [pc, #40]	; (800041c <SystemClock_Config+0xc4>)
 80003f4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM16;
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80003f6:	2300      	movs	r3, #0
 80003f8:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80003fa:	2300      	movs	r3, #0
 80003fc:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80003fe:	2300      	movs	r3, #0
 8000400:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	4618      	mov	r0, r3
 8000406:	f003 ffa7 	bl	8004358 <HAL_RCCEx_PeriphCLKConfig>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000410:	f000 fa0e 	bl	8000830 <Error_Handler>
  }
}
 8000414:	bf00      	nop
 8000416:	3798      	adds	r7, #152	; 0x98
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	00821000 	.word	0x00821000

08000420 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(uint32_t prescaler, uint32_t period)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b09c      	sub	sp, #112	; 0x70
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800042a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000438:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
 8000442:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000444:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
 800044c:	605a      	str	r2, [r3, #4]
 800044e:	609a      	str	r2, [r3, #8]
 8000450:	60da      	str	r2, [r3, #12]
 8000452:	611a      	str	r2, [r3, #16]
 8000454:	615a      	str	r2, [r3, #20]
 8000456:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000458:	f107 030c 	add.w	r3, r7, #12
 800045c:	222c      	movs	r2, #44	; 0x2c
 800045e:	2100      	movs	r1, #0
 8000460:	4618      	mov	r0, r3
 8000462:	f009 ffbd 	bl	800a3e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000466:	4b48      	ldr	r3, [pc, #288]	; (8000588 <MX_TIM1_Init+0x168>)
 8000468:	4a48      	ldr	r2, [pc, #288]	; (800058c <MX_TIM1_Init+0x16c>)
 800046a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = prescaler;
 800046c:	4a46      	ldr	r2, [pc, #280]	; (8000588 <MX_TIM1_Init+0x168>)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000472:	4b45      	ldr	r3, [pc, #276]	; (8000588 <MX_TIM1_Init+0x168>)
 8000474:	2200      	movs	r2, #0
 8000476:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = period;
 8000478:	4a43      	ldr	r2, [pc, #268]	; (8000588 <MX_TIM1_Init+0x168>)
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	60d3      	str	r3, [r2, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800047e:	4b42      	ldr	r3, [pc, #264]	; (8000588 <MX_TIM1_Init+0x168>)
 8000480:	2200      	movs	r2, #0
 8000482:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000484:	4b40      	ldr	r3, [pc, #256]	; (8000588 <MX_TIM1_Init+0x168>)
 8000486:	2200      	movs	r2, #0
 8000488:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800048a:	4b3f      	ldr	r3, [pc, #252]	; (8000588 <MX_TIM1_Init+0x168>)
 800048c:	2200      	movs	r2, #0
 800048e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000490:	483d      	ldr	r0, [pc, #244]	; (8000588 <MX_TIM1_Init+0x168>)
 8000492:	f004 f97f 	bl	8004794 <HAL_TIM_Base_Init>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 800049c:	f000 f9c8 	bl	8000830 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004a4:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004a6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80004aa:	4619      	mov	r1, r3
 80004ac:	4836      	ldr	r0, [pc, #216]	; (8000588 <MX_TIM1_Init+0x168>)
 80004ae:	f004 fcf3 	bl	8004e98 <HAL_TIM_ConfigClockSource>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80004b8:	f000 f9ba 	bl	8000830 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80004bc:	4832      	ldr	r0, [pc, #200]	; (8000588 <MX_TIM1_Init+0x168>)
 80004be:	f004 fa57 	bl	8004970 <HAL_TIM_PWM_Init>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80004c8:	f000 f9b2 	bl	8000830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004cc:	2300      	movs	r3, #0
 80004ce:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80004d0:	2300      	movs	r3, #0
 80004d2:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d4:	2300      	movs	r3, #0
 80004d6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80004dc:	4619      	mov	r1, r3
 80004de:	482a      	ldr	r0, [pc, #168]	; (8000588 <MX_TIM1_Init+0x168>)
 80004e0:	f005 fa0a 	bl	80058f8 <HAL_TIMEx_MasterConfigSynchronization>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80004ea:	f000 f9a1 	bl	8000830 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004ee:	2360      	movs	r3, #96	; 0x60
 80004f0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004f6:	2300      	movs	r3, #0
 80004f8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004fa:	2300      	movs	r3, #0
 80004fc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000502:	2300      	movs	r3, #0
 8000504:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000506:	2300      	movs	r3, #0
 8000508:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800050a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800050e:	2200      	movs	r2, #0
 8000510:	4619      	mov	r1, r3
 8000512:	481d      	ldr	r0, [pc, #116]	; (8000588 <MX_TIM1_Init+0x168>)
 8000514:	f004 fbac 	bl	8004c70 <HAL_TIM_PWM_ConfigChannel>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 800051e:	f000 f987 	bl	8000830 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000526:	2300      	movs	r3, #0
 8000528:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800052a:	2300      	movs	r3, #0
 800052c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.DeadTime = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000532:	2300      	movs	r3, #0
 8000534:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000536:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800053a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800053c:	2300      	movs	r3, #0
 800053e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000540:	2300      	movs	r3, #0
 8000542:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000544:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000548:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2Filter = 0;
 800054a:	2300      	movs	r3, #0
 800054c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800054e:	2300      	movs	r3, #0
 8000550:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000552:	f107 030c 	add.w	r3, r7, #12
 8000556:	4619      	mov	r1, r3
 8000558:	480b      	ldr	r0, [pc, #44]	; (8000588 <MX_TIM1_Init+0x168>)
 800055a:	f005 fa59 	bl	8005a10 <HAL_TIMEx_ConfigBreakDeadTime>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8000564:	f000 f964 	bl	8000830 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

  HAL_TIM_Base_Init(&htim1);
 8000568:	4807      	ldr	r0, [pc, #28]	; (8000588 <MX_TIM1_Init+0x168>)
 800056a:	f004 f913 	bl	8004794 <HAL_TIM_Base_Init>

  // Configure DMA request on update event
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 800056e:	4b06      	ldr	r3, [pc, #24]	; (8000588 <MX_TIM1_Init+0x168>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	68da      	ldr	r2, [r3, #12]
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <MX_TIM1_Init+0x168>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800057c:	60da      	str	r2, [r3, #12]


}
 800057e:	bf00      	nop
 8000580:	3770      	adds	r7, #112	; 0x70
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000a04 	.word	0x20000a04
 800058c:	40012c00 	.word	0x40012c00

08000590 <HAL_TIM_PeriodElapsedCallback>:
//  /* USER CODE END TIM16_Init 2 */
//
//}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
    if (htim == &htim1) {
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d104      	bne.n	80005aa <HAL_TIM_PeriodElapsedCallback+0x1a>
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);  // Toggle GPIO pin (assuming PA5 is used)
 80005a0:	2120      	movs	r1, #32
 80005a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a6:	f000 ffbf 	bl	8001528 <HAL_GPIO_TogglePin>
    }
}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	20000a04 	.word	0x20000a04

080005b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	4b1d      	ldr	r3, [pc, #116]	; (8000634 <MX_DMA_Init+0x7c>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	4a1c      	ldr	r2, [pc, #112]	; (8000634 <MX_DMA_Init+0x7c>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	6153      	str	r3, [r2, #20]
 80005ca:	4b1a      	ldr	r3, [pc, #104]	; (8000634 <MX_DMA_Init+0x7c>)
 80005cc:	695b      	ldr	r3, [r3, #20]
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

  	  hdma_tim1_up.Instance = DMA1_Channel5;
 80005d6:	4b18      	ldr	r3, [pc, #96]	; (8000638 <MX_DMA_Init+0x80>)
 80005d8:	4a18      	ldr	r2, [pc, #96]	; (800063c <MX_DMA_Init+0x84>)
 80005da:	601a      	str	r2, [r3, #0]
      hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005dc:	4b16      	ldr	r3, [pc, #88]	; (8000638 <MX_DMA_Init+0x80>)
 80005de:	2200      	movs	r2, #0
 80005e0:	605a      	str	r2, [r3, #4]
      hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80005e2:	4b15      	ldr	r3, [pc, #84]	; (8000638 <MX_DMA_Init+0x80>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
      hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80005e8:	4b13      	ldr	r3, [pc, #76]	; (8000638 <MX_DMA_Init+0x80>)
 80005ea:	2280      	movs	r2, #128	; 0x80
 80005ec:	60da      	str	r2, [r3, #12]
      hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005ee:	4b12      	ldr	r3, [pc, #72]	; (8000638 <MX_DMA_Init+0x80>)
 80005f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005f4:	611a      	str	r2, [r3, #16]
      hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005f6:	4b10      	ldr	r3, [pc, #64]	; (8000638 <MX_DMA_Init+0x80>)
 80005f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80005fc:	615a      	str	r2, [r3, #20]
      hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 80005fe:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <MX_DMA_Init+0x80>)
 8000600:	2220      	movs	r2, #32
 8000602:	619a      	str	r2, [r3, #24]
      hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 8000604:	4b0c      	ldr	r3, [pc, #48]	; (8000638 <MX_DMA_Init+0x80>)
 8000606:	2200      	movs	r2, #0
 8000608:	61da      	str	r2, [r3, #28]

      HAL_DMA_Init(&hdma_tim1_up);
 800060a:	480b      	ldr	r0, [pc, #44]	; (8000638 <MX_DMA_Init+0x80>)
 800060c:	f000 fbfd 	bl	8000e0a <HAL_DMA_Init>

      __HAL_LINKDMA(&htim1, hdma[TIM_DMA_ID_UPDATE], hdma_tim1_up);
 8000610:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <MX_DMA_Init+0x88>)
 8000612:	4a09      	ldr	r2, [pc, #36]	; (8000638 <MX_DMA_Init+0x80>)
 8000614:	621a      	str	r2, [r3, #32]
 8000616:	4b08      	ldr	r3, [pc, #32]	; (8000638 <MX_DMA_Init+0x80>)
 8000618:	4a09      	ldr	r2, [pc, #36]	; (8000640 <MX_DMA_Init+0x88>)
 800061a:	625a      	str	r2, [r3, #36]	; 0x24

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800061c:	2200      	movs	r2, #0
 800061e:	2100      	movs	r1, #0
 8000620:	200f      	movs	r0, #15
 8000622:	f000 fbbc 	bl	8000d9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000626:	200f      	movs	r0, #15
 8000628:	f000 fbd5 	bl	8000dd6 <HAL_NVIC_EnableIRQ>

}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40021000 	.word	0x40021000
 8000638:	20000a50 	.word	0x20000a50
 800063c:	40020058 	.word	0x40020058
 8000640:	20000a04 	.word	0x20000a04

08000644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064a:	f107 030c 	add.w	r3, r7, #12
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	605a      	str	r2, [r3, #4]
 8000654:	609a      	str	r2, [r3, #8]
 8000656:	60da      	str	r2, [r3, #12]
 8000658:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800065a:	4b25      	ldr	r3, [pc, #148]	; (80006f0 <MX_GPIO_Init+0xac>)
 800065c:	695b      	ldr	r3, [r3, #20]
 800065e:	4a24      	ldr	r2, [pc, #144]	; (80006f0 <MX_GPIO_Init+0xac>)
 8000660:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000664:	6153      	str	r3, [r2, #20]
 8000666:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <MX_GPIO_Init+0xac>)
 8000668:	695b      	ldr	r3, [r3, #20]
 800066a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000672:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <MX_GPIO_Init+0xac>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	4a1e      	ldr	r2, [pc, #120]	; (80006f0 <MX_GPIO_Init+0xac>)
 8000678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800067c:	6153      	str	r3, [r2, #20]
 800067e:	4b1c      	ldr	r3, [pc, #112]	; (80006f0 <MX_GPIO_Init+0xac>)
 8000680:	695b      	ldr	r3, [r3, #20]
 8000682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068a:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <MX_GPIO_Init+0xac>)
 800068c:	695b      	ldr	r3, [r3, #20]
 800068e:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <MX_GPIO_Init+0xac>)
 8000690:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000694:	6153      	str	r3, [r2, #20]
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <MX_GPIO_Init+0xac>)
 8000698:	695b      	ldr	r3, [r3, #20]
 800069a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800069e:	603b      	str	r3, [r7, #0]
 80006a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2120      	movs	r1, #32
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006aa:	f000 ff25 	bl	80014f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80006ae:	2320      	movs	r3, #32
 80006b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b2:	2301      	movs	r3, #1
 80006b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	2300      	movs	r3, #0
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ba:	2300      	movs	r3, #0
 80006bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006be:	f107 030c 	add.w	r3, r7, #12
 80006c2:	4619      	mov	r1, r3
 80006c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c8:	f000 fd8c 	bl	80011e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80006cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006d0:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006d6:	2302      	movs	r3, #2
 80006d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4619      	mov	r1, r3
 80006e0:	4804      	ldr	r0, [pc, #16]	; (80006f4 <MX_GPIO_Init+0xb0>)
 80006e2:	f000 fd7f 	bl	80011e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006e6:	bf00      	nop
 80006e8:	3720      	adds	r7, #32
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40021000 	.word	0x40021000
 80006f4:	48000400 	.word	0x48000400

080006f8 <Start_TIM1_DMA>:

/* USER CODE BEGIN 4 */

void Start_TIM1_DMA(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start_IT(&htim1);
 80006fc:	4805      	ldr	r0, [pc, #20]	; (8000714 <Start_TIM1_DMA+0x1c>)
 80006fe:	f004 f8c7 	bl	8004890 <HAL_TIM_Base_Start_IT>
    HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&GPIOB->IDR, (uint32_t)buffer, BUFFER_SIZE);
 8000702:	4a05      	ldr	r2, [pc, #20]	; (8000718 <Start_TIM1_DMA+0x20>)
 8000704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000708:	4904      	ldr	r1, [pc, #16]	; (800071c <Start_TIM1_DMA+0x24>)
 800070a:	4805      	ldr	r0, [pc, #20]	; (8000720 <Start_TIM1_DMA+0x28>)
 800070c:	f000 fbc4 	bl	8000e98 <HAL_DMA_Start_IT>
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000a04 	.word	0x20000a04
 8000718:	200001e8 	.word	0x200001e8
 800071c:	48000410 	.word	0x48000410
 8000720:	20000a50 	.word	0x20000a50

08000724 <Stop_TIM1_DMA>:

void Stop_TIM1_DMA(void) {
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop(&htim1);
 8000728:	4803      	ldr	r0, [pc, #12]	; (8000738 <Stop_TIM1_DMA+0x14>)
 800072a:	f004 f88a 	bl	8004842 <HAL_TIM_Base_Stop>
    HAL_DMA_Abort(&hdma_tim1_up);
 800072e:	4803      	ldr	r0, [pc, #12]	; (800073c <Stop_TIM1_DMA+0x18>)
 8000730:	f000 fc11 	bl	8000f56 <HAL_DMA_Abort>
}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000a04 	.word	0x20000a04
 800073c:	20000a50 	.word	0x20000a50

08000740 <Change_Sampling_Rate>:

void Change_Sampling_Rate(uint32_t new_rate) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
    uint32_t prescaler = 0;  // Prescaler value set to 0 for high frequencies
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
    uint32_t period = (80000000 / (prescaler + 1) / new_rate) - 1;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	3301      	adds	r3, #1
 8000750:	4a09      	ldr	r2, [pc, #36]	; (8000778 <Change_Sampling_Rate+0x38>)
 8000752:	fbb2 f2f3 	udiv	r2, r2, r3
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	fbb2 f3f3 	udiv	r3, r2, r3
 800075c:	3b01      	subs	r3, #1
 800075e:	60bb      	str	r3, [r7, #8]

    Stop_TIM1_DMA();
 8000760:	f7ff ffe0 	bl	8000724 <Stop_TIM1_DMA>
    MX_TIM1_Init(prescaler, period);
 8000764:	68b9      	ldr	r1, [r7, #8]
 8000766:	68f8      	ldr	r0, [r7, #12]
 8000768:	f7ff fe5a 	bl	8000420 <MX_TIM1_Init>
    Start_TIM1_DMA();
 800076c:	f7ff ffc4 	bl	80006f8 <Start_TIM1_DMA>
}
 8000770:	bf00      	nop
 8000772:	3710      	adds	r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	04c4b400 	.word	0x04c4b400

0800077c <Process_USB_Command>:

void Process_USB_Command(char *cmd) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
    uint32_t new_rate = atoi(cmd);  // Convert command string to integer
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f009 fd7b 	bl	800a280 <atoi>
 800078a:	4603      	mov	r3, r0
 800078c:	60fb      	str	r3, [r7, #12]
    if (new_rate == 1) {
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d106      	bne.n	80007a2 <Process_USB_Command+0x26>
    	check = 1;
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <Process_USB_Command+0x98>)
 8000796:	2201      	movs	r2, #1
 8000798:	601a      	str	r2, [r3, #0]
    	Change_Sampling_Rate(100000);
 800079a:	481f      	ldr	r0, [pc, #124]	; (8000818 <Process_USB_Command+0x9c>)
 800079c:	f7ff ffd0 	bl	8000740 <Change_Sampling_Rate>
    }

    else {
        // Handle invalid rate input (optional)
    }
}
 80007a0:	e034      	b.n	800080c <Process_USB_Command+0x90>
    else if(new_rate == 2){
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	2b02      	cmp	r3, #2
 80007a6:	d106      	bne.n	80007b6 <Process_USB_Command+0x3a>
    	check = 2;
 80007a8:	4b1a      	ldr	r3, [pc, #104]	; (8000814 <Process_USB_Command+0x98>)
 80007aa:	2202      	movs	r2, #2
 80007ac:	601a      	str	r2, [r3, #0]
    	Change_Sampling_Rate(200000);
 80007ae:	481b      	ldr	r0, [pc, #108]	; (800081c <Process_USB_Command+0xa0>)
 80007b0:	f7ff ffc6 	bl	8000740 <Change_Sampling_Rate>
}
 80007b4:	e02a      	b.n	800080c <Process_USB_Command+0x90>
    else if(new_rate == 3){
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	2b03      	cmp	r3, #3
 80007ba:	d106      	bne.n	80007ca <Process_USB_Command+0x4e>
    	Change_Sampling_Rate(300000);
 80007bc:	4818      	ldr	r0, [pc, #96]	; (8000820 <Process_USB_Command+0xa4>)
 80007be:	f7ff ffbf 	bl	8000740 <Change_Sampling_Rate>
    	check = 3;
 80007c2:	4b14      	ldr	r3, [pc, #80]	; (8000814 <Process_USB_Command+0x98>)
 80007c4:	2203      	movs	r2, #3
 80007c6:	601a      	str	r2, [r3, #0]
}
 80007c8:	e020      	b.n	800080c <Process_USB_Command+0x90>
    else if(new_rate == 4){
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2b04      	cmp	r3, #4
 80007ce:	d106      	bne.n	80007de <Process_USB_Command+0x62>
    	Change_Sampling_Rate(400000);
 80007d0:	4814      	ldr	r0, [pc, #80]	; (8000824 <Process_USB_Command+0xa8>)
 80007d2:	f7ff ffb5 	bl	8000740 <Change_Sampling_Rate>
    	check = 4;
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <Process_USB_Command+0x98>)
 80007d8:	2204      	movs	r2, #4
 80007da:	601a      	str	r2, [r3, #0]
}
 80007dc:	e016      	b.n	800080c <Process_USB_Command+0x90>
    else if(new_rate == 5){
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	2b05      	cmp	r3, #5
 80007e2:	d106      	bne.n	80007f2 <Process_USB_Command+0x76>
    	Change_Sampling_Rate(500000);
 80007e4:	4810      	ldr	r0, [pc, #64]	; (8000828 <Process_USB_Command+0xac>)
 80007e6:	f7ff ffab 	bl	8000740 <Change_Sampling_Rate>
    	check = 5;
 80007ea:	4b0a      	ldr	r3, [pc, #40]	; (8000814 <Process_USB_Command+0x98>)
 80007ec:	2205      	movs	r2, #5
 80007ee:	601a      	str	r2, [r3, #0]
}
 80007f0:	e00c      	b.n	800080c <Process_USB_Command+0x90>
    else if(new_rate == 6){
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	2b06      	cmp	r3, #6
 80007f6:	d103      	bne.n	8000800 <Process_USB_Command+0x84>
    	trigger = 1;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <Process_USB_Command+0xb0>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	601a      	str	r2, [r3, #0]
}
 80007fe:	e005      	b.n	800080c <Process_USB_Command+0x90>
    else if(new_rate ==7){
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	2b07      	cmp	r3, #7
 8000804:	d102      	bne.n	800080c <Process_USB_Command+0x90>
    	trigger = 0;
 8000806:	4b09      	ldr	r3, [pc, #36]	; (800082c <Process_USB_Command+0xb0>)
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
}
 800080c:	bf00      	nop
 800080e:	3710      	adds	r7, #16
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	200009f8 	.word	0x200009f8
 8000818:	000186a0 	.word	0x000186a0
 800081c:	00030d40 	.word	0x00030d40
 8000820:	000493e0 	.word	0x000493e0
 8000824:	00061a80 	.word	0x00061a80
 8000828:	0007a120 	.word	0x0007a120
 800082c:	200009e8 	.word	0x200009e8

08000830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000834:	b672      	cpsid	i
}
 8000836:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000838:	e7fe      	b.n	8000838 <Error_Handler+0x8>
	...

0800083c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000842:	4b0f      	ldr	r3, [pc, #60]	; (8000880 <HAL_MspInit+0x44>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	4a0e      	ldr	r2, [pc, #56]	; (8000880 <HAL_MspInit+0x44>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6193      	str	r3, [r2, #24]
 800084e:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <HAL_MspInit+0x44>)
 8000850:	699b      	ldr	r3, [r3, #24]
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085a:	4b09      	ldr	r3, [pc, #36]	; (8000880 <HAL_MspInit+0x44>)
 800085c:	69db      	ldr	r3, [r3, #28]
 800085e:	4a08      	ldr	r2, [pc, #32]	; (8000880 <HAL_MspInit+0x44>)
 8000860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000864:	61d3      	str	r3, [r2, #28]
 8000866:	4b06      	ldr	r3, [pc, #24]	; (8000880 <HAL_MspInit+0x44>)
 8000868:	69db      	ldr	r3, [r3, #28]
 800086a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800086e:	603b      	str	r3, [r7, #0]
 8000870:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000872:	2007      	movs	r0, #7
 8000874:	f000 fa88 	bl	8000d88 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000878:	bf00      	nop
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40021000 	.word	0x40021000

08000884 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a2e      	ldr	r2, [pc, #184]	; (800094c <HAL_TIM_Base_MspInit+0xc8>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d13c      	bne.n	8000910 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000896:	4b2e      	ldr	r3, [pc, #184]	; (8000950 <HAL_TIM_Base_MspInit+0xcc>)
 8000898:	699b      	ldr	r3, [r3, #24]
 800089a:	4a2d      	ldr	r2, [pc, #180]	; (8000950 <HAL_TIM_Base_MspInit+0xcc>)
 800089c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008a0:	6193      	str	r3, [r2, #24]
 80008a2:	4b2b      	ldr	r3, [pc, #172]	; (8000950 <HAL_TIM_Base_MspInit+0xcc>)
 80008a4:	699b      	ldr	r3, [r3, #24]
 80008a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel5;
 80008ae:	4b29      	ldr	r3, [pc, #164]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008b0:	4a29      	ldr	r2, [pc, #164]	; (8000958 <HAL_TIM_Base_MspInit+0xd4>)
 80008b2:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008b4:	4b27      	ldr	r3, [pc, #156]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80008ba:	4b26      	ldr	r3, [pc, #152]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80008c0:	4b24      	ldr	r3, [pc, #144]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008c2:	2280      	movs	r2, #128	; 0x80
 80008c4:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80008c6:	4b23      	ldr	r3, [pc, #140]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008cc:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008ce:	4b21      	ldr	r3, [pc, #132]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008d4:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008d8:	2220      	movs	r2, #32
 80008da:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80008e2:	481c      	ldr	r0, [pc, #112]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008e4:	f000 fa91 	bl	8000e0a <HAL_DMA_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 80008ee:	f7ff ff9f 	bl	8000830 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a17      	ldr	r2, [pc, #92]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008f6:	621a      	str	r2, [r3, #32]
 80008f8:	4a16      	ldr	r2, [pc, #88]	; (8000954 <HAL_TIM_Base_MspInit+0xd0>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6253      	str	r3, [r2, #36]	; 0x24

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	2100      	movs	r1, #0
 8000902:	2019      	movs	r0, #25
 8000904:	f000 fa4b 	bl	8000d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000908:	2019      	movs	r0, #25
 800090a:	f000 fa64 	bl	8000dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800090e:	e018      	b.n	8000942 <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM16)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a11      	ldr	r2, [pc, #68]	; (800095c <HAL_TIM_Base_MspInit+0xd8>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d113      	bne.n	8000942 <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800091a:	4b0d      	ldr	r3, [pc, #52]	; (8000950 <HAL_TIM_Base_MspInit+0xcc>)
 800091c:	699b      	ldr	r3, [r3, #24]
 800091e:	4a0c      	ldr	r2, [pc, #48]	; (8000950 <HAL_TIM_Base_MspInit+0xcc>)
 8000920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000924:	6193      	str	r3, [r2, #24]
 8000926:	4b0a      	ldr	r3, [pc, #40]	; (8000950 <HAL_TIM_Base_MspInit+0xcc>)
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000932:	2200      	movs	r2, #0
 8000934:	2100      	movs	r1, #0
 8000936:	2019      	movs	r0, #25
 8000938:	f000 fa31 	bl	8000d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800093c:	2019      	movs	r0, #25
 800093e:	f000 fa4a 	bl	8000dd6 <HAL_NVIC_EnableIRQ>
}
 8000942:	bf00      	nop
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40012c00 	.word	0x40012c00
 8000950:	40021000 	.word	0x40021000
 8000954:	20000a50 	.word	0x20000a50
 8000958:	40020058 	.word	0x40020058
 800095c:	40014400 	.word	0x40014400

08000960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000964:	e7fe      	b.n	8000964 <NMI_Handler+0x4>

08000966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000966:	b480      	push	{r7}
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096a:	e7fe      	b.n	800096a <HardFault_Handler+0x4>

0800096c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000970:	e7fe      	b.n	8000970 <MemManage_Handler+0x4>

08000972 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000972:	b480      	push	{r7}
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000976:	e7fe      	b.n	8000976 <BusFault_Handler+0x4>

08000978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800097c:	e7fe      	b.n	800097c <UsageFault_Handler+0x4>

0800097e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800097e:	b480      	push	{r7}
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr

0800099a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ac:	f000 f8d8 	bl	8000b60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 80009b8:	4802      	ldr	r0, [pc, #8]	; (80009c4 <DMA1_Channel5_IRQHandler+0x10>)
 80009ba:	f000 fb05 	bl	8000fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000a50 	.word	0x20000a50

080009c8 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80009cc:	4802      	ldr	r0, [pc, #8]	; (80009d8 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80009ce:	f000 febd 	bl	800174c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	20001764 	.word	0x20001764

080009dc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009e0:	4802      	ldr	r0, [pc, #8]	; (80009ec <TIM1_UP_TIM16_IRQHandler+0x10>)
 80009e2:	f004 f826 	bl	8004a32 <HAL_TIM_IRQHandler>
 // HAL_TIM_IRQHandler(&htim16);
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000a04 	.word	0x20000a04

080009f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009f8:	4a14      	ldr	r2, [pc, #80]	; (8000a4c <_sbrk+0x5c>)
 80009fa:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <_sbrk+0x60>)
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <_sbrk+0x64>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d102      	bne.n	8000a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a0c:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <_sbrk+0x64>)
 8000a0e:	4a12      	ldr	r2, [pc, #72]	; (8000a58 <_sbrk+0x68>)
 8000a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a12:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <_sbrk+0x64>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d207      	bcs.n	8000a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a20:	f009 fce6 	bl	800a3f0 <__errno>
 8000a24:	4603      	mov	r3, r0
 8000a26:	220c      	movs	r2, #12
 8000a28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2e:	e009      	b.n	8000a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a30:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <_sbrk+0x64>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a36:	4b07      	ldr	r3, [pc, #28]	; (8000a54 <_sbrk+0x64>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	4a05      	ldr	r2, [pc, #20]	; (8000a54 <_sbrk+0x64>)
 8000a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a42:	68fb      	ldr	r3, [r7, #12]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3718      	adds	r7, #24
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20010000 	.word	0x20010000
 8000a50:	00000400 	.word	0x00000400
 8000a54:	20000a94 	.word	0x20000a94
 8000a58:	20001db8 	.word	0x20001db8

08000a5c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <SystemInit+0x20>)
 8000a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a66:	4a05      	ldr	r2, [pc, #20]	; (8000a7c <SystemInit+0x20>)
 8000a68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ab8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a84:	f7ff ffea 	bl	8000a5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a88:	480c      	ldr	r0, [pc, #48]	; (8000abc <LoopForever+0x6>)
  ldr r1, =_edata
 8000a8a:	490d      	ldr	r1, [pc, #52]	; (8000ac0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ac4 <LoopForever+0xe>)
  movs r3, #0
 8000a8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a90:	e002      	b.n	8000a98 <LoopCopyDataInit>

08000a92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a96:	3304      	adds	r3, #4

08000a98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a9c:	d3f9      	bcc.n	8000a92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ac8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aa0:	4c0a      	ldr	r4, [pc, #40]	; (8000acc <LoopForever+0x16>)
  movs r3, #0
 8000aa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aa4:	e001      	b.n	8000aaa <LoopFillZerobss>

08000aa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aa8:	3204      	adds	r2, #4

08000aaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aac:	d3fb      	bcc.n	8000aa6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aae:	f009 fca5 	bl	800a3fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ab2:	f7ff fbed 	bl	8000290 <main>

08000ab6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ab6:	e7fe      	b.n	8000ab6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ab8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000abc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac0:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8000ac4:	0800aebc 	.word	0x0800aebc
  ldr r2, =_sbss
 8000ac8:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8000acc:	20001db8 	.word	0x20001db8

08000ad0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ad0:	e7fe      	b.n	8000ad0 <ADC1_2_IRQHandler>
	...

08000ad4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <HAL_Init+0x28>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a07      	ldr	r2, [pc, #28]	; (8000afc <HAL_Init+0x28>)
 8000ade:	f043 0310 	orr.w	r3, r3, #16
 8000ae2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ae4:	2003      	movs	r0, #3
 8000ae6:	f000 f94f 	bl	8000d88 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aea:	2000      	movs	r0, #0
 8000aec:	f000 f808 	bl	8000b00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000af0:	f7ff fea4 	bl	800083c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000af4:	2300      	movs	r3, #0
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40022000 	.word	0x40022000

08000b00 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <HAL_InitTick+0x54>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <HAL_InitTick+0x58>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	4619      	mov	r1, r3
 8000b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 f967 	bl	8000df2 <HAL_SYSTICK_Config>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e00e      	b.n	8000b4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2b0f      	cmp	r3, #15
 8000b32:	d80a      	bhi.n	8000b4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b34:	2200      	movs	r2, #0
 8000b36:	6879      	ldr	r1, [r7, #4]
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295
 8000b3c:	f000 f92f 	bl	8000d9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b40:	4a06      	ldr	r2, [pc, #24]	; (8000b5c <HAL_InitTick+0x5c>)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b46:	2300      	movs	r3, #0
 8000b48:	e000      	b.n	8000b4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3708      	adds	r7, #8
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000000 	.word	0x20000000
 8000b58:	20000008 	.word	0x20000008
 8000b5c:	20000004 	.word	0x20000004

08000b60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b64:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <HAL_IncTick+0x20>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <HAL_IncTick+0x24>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4413      	add	r3, r2
 8000b70:	4a04      	ldr	r2, [pc, #16]	; (8000b84 <HAL_IncTick+0x24>)
 8000b72:	6013      	str	r3, [r2, #0]
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	20000008 	.word	0x20000008
 8000b84:	20000a98 	.word	0x20000a98

08000b88 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b8c:	4b03      	ldr	r3, [pc, #12]	; (8000b9c <HAL_GetTick+0x14>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	20000a98 	.word	0x20000a98

08000ba0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ba8:	f7ff ffee 	bl	8000b88 <HAL_GetTick>
 8000bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bb8:	d005      	beq.n	8000bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bba:	4b0a      	ldr	r3, [pc, #40]	; (8000be4 <HAL_Delay+0x44>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000bc6:	bf00      	nop
 8000bc8:	f7ff ffde 	bl	8000b88 <HAL_GetTick>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	68fa      	ldr	r2, [r7, #12]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d8f7      	bhi.n	8000bc8 <HAL_Delay+0x28>
  {
  }
}
 8000bd8:	bf00      	nop
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000008 	.word	0x20000008

08000be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c04:	4013      	ands	r3, r2
 8000c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c1a:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	60d3      	str	r3, [r2, #12]
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c34:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <__NVIC_GetPriorityGrouping+0x18>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	f003 0307 	and.w	r3, r3, #7
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	db0b      	blt.n	8000c76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	f003 021f 	and.w	r2, r3, #31
 8000c64:	4907      	ldr	r1, [pc, #28]	; (8000c84 <__NVIC_EnableIRQ+0x38>)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	095b      	lsrs	r3, r3, #5
 8000c6c:	2001      	movs	r0, #1
 8000c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000e100 	.word	0xe000e100

08000c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	db0a      	blt.n	8000cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	490c      	ldr	r1, [pc, #48]	; (8000cd4 <__NVIC_SetPriority+0x4c>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	0112      	lsls	r2, r2, #4
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	440b      	add	r3, r1
 8000cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb0:	e00a      	b.n	8000cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4908      	ldr	r1, [pc, #32]	; (8000cd8 <__NVIC_SetPriority+0x50>)
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	3b04      	subs	r3, #4
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	761a      	strb	r2, [r3, #24]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000e100 	.word	0xe000e100
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b089      	sub	sp, #36	; 0x24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	f1c3 0307 	rsb	r3, r3, #7
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	bf28      	it	cs
 8000cfa:	2304      	movcs	r3, #4
 8000cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3304      	adds	r3, #4
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	d902      	bls.n	8000d0c <NVIC_EncodePriority+0x30>
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3b03      	subs	r3, #3
 8000d0a:	e000      	b.n	8000d0e <NVIC_EncodePriority+0x32>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	f04f 32ff 	mov.w	r2, #4294967295
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	43d9      	mvns	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	4313      	orrs	r3, r2
         );
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3724      	adds	r7, #36	; 0x24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d54:	d301      	bcc.n	8000d5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d56:	2301      	movs	r3, #1
 8000d58:	e00f      	b.n	8000d7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	; (8000d84 <SysTick_Config+0x40>)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d62:	210f      	movs	r1, #15
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295
 8000d68:	f7ff ff8e 	bl	8000c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d6c:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <SysTick_Config+0x40>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d72:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <SysTick_Config+0x40>)
 8000d74:	2207      	movs	r2, #7
 8000d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	e000e010 	.word	0xe000e010

08000d88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f7ff ff29 	bl	8000be8 <__NVIC_SetPriorityGrouping>
}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b086      	sub	sp, #24
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	4603      	mov	r3, r0
 8000da6:	60b9      	str	r1, [r7, #8]
 8000da8:	607a      	str	r2, [r7, #4]
 8000daa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000db0:	f7ff ff3e 	bl	8000c30 <__NVIC_GetPriorityGrouping>
 8000db4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	68b9      	ldr	r1, [r7, #8]
 8000dba:	6978      	ldr	r0, [r7, #20]
 8000dbc:	f7ff ff8e 	bl	8000cdc <NVIC_EncodePriority>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc6:	4611      	mov	r1, r2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff ff5d 	bl	8000c88 <__NVIC_SetPriority>
}
 8000dce:	bf00      	nop
 8000dd0:	3718      	adds	r7, #24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b082      	sub	sp, #8
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	4603      	mov	r3, r0
 8000dde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff ff31 	bl	8000c4c <__NVIC_EnableIRQ>
}
 8000dea:	bf00      	nop
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b082      	sub	sp, #8
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f7ff ffa2 	bl	8000d44 <SysTick_Config>
 8000e00:	4603      	mov	r3, r0
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b084      	sub	sp, #16
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d101      	bne.n	8000e20 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e037      	b.n	8000e90 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2202      	movs	r2, #2
 8000e24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000e36:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000e3a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000e44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	695b      	ldr	r3, [r3, #20]
 8000e56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e64:	68fa      	ldr	r2, [r7, #12]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f000 f97a 	bl	800116c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2201      	movs	r2, #1
 8000e82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000e8e:	2300      	movs	r3, #0
}  
 8000e90:	4618      	mov	r0, r3
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d101      	bne.n	8000eb8 <HAL_DMA_Start_IT+0x20>
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	e04a      	b.n	8000f4e <HAL_DMA_Start_IT+0xb6>
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d13a      	bne.n	8000f40 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2202      	movs	r2, #2
 8000ece:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f022 0201 	bic.w	r2, r2, #1
 8000ee6:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	68b9      	ldr	r1, [r7, #8]
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f000 f90d 	bl	800110e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d008      	beq.n	8000f0e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f042 020e 	orr.w	r2, r2, #14
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	e00f      	b.n	8000f2e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f042 020a 	orr.w	r2, r2, #10
 8000f1c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f022 0204 	bic.w	r2, r2, #4
 8000f2c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f042 0201 	orr.w	r2, r2, #1
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	e005      	b.n	8000f4c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	2200      	movs	r2, #0
 8000f44:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8000f4c:	7dfb      	ldrb	r3, [r7, #23]
} 
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d008      	beq.n	8000f7a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e020      	b.n	8000fbc <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f022 020e 	bic.w	r2, r2, #14
 8000f88:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f022 0201 	bic.w	r2, r2, #1
 8000f98:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2201      	movs	r2, #1
 8000fae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000fba:	2300      	movs	r3, #0
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe4:	2204      	movs	r2, #4
 8000fe6:	409a      	lsls	r2, r3
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4013      	ands	r3, r2
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d024      	beq.n	800103a <HAL_DMA_IRQHandler+0x72>
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d01f      	beq.n	800103a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0320 	and.w	r3, r3, #32
 8001004:	2b00      	cmp	r3, #0
 8001006:	d107      	bne.n	8001018 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f022 0204 	bic.w	r2, r2, #4
 8001016:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001020:	2104      	movs	r1, #4
 8001022:	fa01 f202 	lsl.w	r2, r1, r2
 8001026:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102c:	2b00      	cmp	r3, #0
 800102e:	d06a      	beq.n	8001106 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001038:	e065      	b.n	8001106 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103e:	2202      	movs	r2, #2
 8001040:	409a      	lsls	r2, r3
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4013      	ands	r3, r2
 8001046:	2b00      	cmp	r3, #0
 8001048:	d02c      	beq.n	80010a4 <HAL_DMA_IRQHandler+0xdc>
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	d027      	beq.n	80010a4 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0320 	and.w	r3, r3, #32
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10b      	bne.n	800107a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f022 020a 	bic.w	r2, r2, #10
 8001070:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2201      	movs	r2, #1
 8001076:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001082:	2102      	movs	r1, #2
 8001084:	fa01 f202 	lsl.w	r2, r1, r2
 8001088:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001096:	2b00      	cmp	r3, #0
 8001098:	d035      	beq.n	8001106 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80010a2:	e030      	b.n	8001106 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	2208      	movs	r2, #8
 80010aa:	409a      	lsls	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4013      	ands	r3, r2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d028      	beq.n	8001106 <HAL_DMA_IRQHandler+0x13e>
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	f003 0308 	and.w	r3, r3, #8
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d023      	beq.n	8001106 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f022 020e 	bic.w	r2, r2, #14
 80010cc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010d6:	2101      	movs	r1, #1
 80010d8:	fa01 f202 	lsl.w	r2, r1, r2
 80010dc:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2201      	movs	r2, #1
 80010e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2201      	movs	r2, #1
 80010e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d004      	beq.n	8001106 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	4798      	blx	r3
    }
  }
}  
 8001104:	e7ff      	b.n	8001106 <HAL_DMA_IRQHandler+0x13e>
 8001106:	bf00      	nop
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800110e:	b480      	push	{r7}
 8001110:	b085      	sub	sp, #20
 8001112:	af00      	add	r7, sp, #0
 8001114:	60f8      	str	r0, [r7, #12]
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001124:	2101      	movs	r1, #1
 8001126:	fa01 f202 	lsl.w	r2, r1, r2
 800112a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	683a      	ldr	r2, [r7, #0]
 8001132:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b10      	cmp	r3, #16
 800113a:	d108      	bne.n	800114e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	68ba      	ldr	r2, [r7, #8]
 800114a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800114c:	e007      	b.n	800115e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	60da      	str	r2, [r3, #12]
}
 800115e:	bf00      	nop
 8001160:	3714      	adds	r7, #20
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
	...

0800116c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	461a      	mov	r2, r3
 800117a:	4b14      	ldr	r3, [pc, #80]	; (80011cc <DMA_CalcBaseAndBitshift+0x60>)
 800117c:	429a      	cmp	r2, r3
 800117e:	d80f      	bhi.n	80011a0 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	461a      	mov	r2, r3
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <DMA_CalcBaseAndBitshift+0x64>)
 8001188:	4413      	add	r3, r2
 800118a:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <DMA_CalcBaseAndBitshift+0x68>)
 800118c:	fba2 2303 	umull	r2, r3, r2, r3
 8001190:	091b      	lsrs	r3, r3, #4
 8001192:	009a      	lsls	r2, r3, #2
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a0f      	ldr	r2, [pc, #60]	; (80011d8 <DMA_CalcBaseAndBitshift+0x6c>)
 800119c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800119e:	e00e      	b.n	80011be <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <DMA_CalcBaseAndBitshift+0x70>)
 80011a8:	4413      	add	r3, r2
 80011aa:	4a0a      	ldr	r2, [pc, #40]	; (80011d4 <DMA_CalcBaseAndBitshift+0x68>)
 80011ac:	fba2 2303 	umull	r2, r3, r2, r3
 80011b0:	091b      	lsrs	r3, r3, #4
 80011b2:	009a      	lsls	r2, r3, #2
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a09      	ldr	r2, [pc, #36]	; (80011e0 <DMA_CalcBaseAndBitshift+0x74>)
 80011bc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	40020407 	.word	0x40020407
 80011d0:	bffdfff8 	.word	0xbffdfff8
 80011d4:	cccccccd 	.word	0xcccccccd
 80011d8:	40020000 	.word	0x40020000
 80011dc:	bffdfbf8 	.word	0xbffdfbf8
 80011e0:	40020400 	.word	0x40020400

080011e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b087      	sub	sp, #28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f2:	e160      	b.n	80014b6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	2101      	movs	r1, #1
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001200:	4013      	ands	r3, r2
 8001202:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	f000 8152 	beq.w	80014b0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 0303 	and.w	r3, r3, #3
 8001214:	2b01      	cmp	r3, #1
 8001216:	d005      	beq.n	8001224 <HAL_GPIO_Init+0x40>
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 0303 	and.w	r3, r3, #3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d130      	bne.n	8001286 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	2203      	movs	r2, #3
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4013      	ands	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	68da      	ldr	r2, [r3, #12]
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	4313      	orrs	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800125a:	2201      	movs	r2, #1
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	4013      	ands	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	091b      	lsrs	r3, r3, #4
 8001270:	f003 0201 	and.w	r2, r3, #1
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	2b03      	cmp	r3, #3
 8001290:	d017      	beq.n	80012c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	2203      	movs	r2, #3
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	693a      	ldr	r2, [r7, #16]
 80012c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f003 0303 	and.w	r3, r3, #3
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d123      	bne.n	8001316 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	08da      	lsrs	r2, r3, #3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3208      	adds	r2, #8
 80012d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	220f      	movs	r2, #15
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	43db      	mvns	r3, r3
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	4013      	ands	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	691a      	ldr	r2, [r3, #16]
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4313      	orrs	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	08da      	lsrs	r2, r3, #3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3208      	adds	r2, #8
 8001310:	6939      	ldr	r1, [r7, #16]
 8001312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	2203      	movs	r2, #3
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	4013      	ands	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f003 0203 	and.w	r2, r3, #3
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	4313      	orrs	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001352:	2b00      	cmp	r3, #0
 8001354:	f000 80ac 	beq.w	80014b0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001358:	4b5e      	ldr	r3, [pc, #376]	; (80014d4 <HAL_GPIO_Init+0x2f0>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	4a5d      	ldr	r2, [pc, #372]	; (80014d4 <HAL_GPIO_Init+0x2f0>)
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	6193      	str	r3, [r2, #24]
 8001364:	4b5b      	ldr	r3, [pc, #364]	; (80014d4 <HAL_GPIO_Init+0x2f0>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001370:	4a59      	ldr	r2, [pc, #356]	; (80014d8 <HAL_GPIO_Init+0x2f4>)
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	089b      	lsrs	r3, r3, #2
 8001376:	3302      	adds	r3, #2
 8001378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	f003 0303 	and.w	r3, r3, #3
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	220f      	movs	r2, #15
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4013      	ands	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800139a:	d025      	beq.n	80013e8 <HAL_GPIO_Init+0x204>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4a4f      	ldr	r2, [pc, #316]	; (80014dc <HAL_GPIO_Init+0x2f8>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d01f      	beq.n	80013e4 <HAL_GPIO_Init+0x200>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4a4e      	ldr	r2, [pc, #312]	; (80014e0 <HAL_GPIO_Init+0x2fc>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d019      	beq.n	80013e0 <HAL_GPIO_Init+0x1fc>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a4d      	ldr	r2, [pc, #308]	; (80014e4 <HAL_GPIO_Init+0x300>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d013      	beq.n	80013dc <HAL_GPIO_Init+0x1f8>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a4c      	ldr	r2, [pc, #304]	; (80014e8 <HAL_GPIO_Init+0x304>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d00d      	beq.n	80013d8 <HAL_GPIO_Init+0x1f4>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4a4b      	ldr	r2, [pc, #300]	; (80014ec <HAL_GPIO_Init+0x308>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d007      	beq.n	80013d4 <HAL_GPIO_Init+0x1f0>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a4a      	ldr	r2, [pc, #296]	; (80014f0 <HAL_GPIO_Init+0x30c>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d101      	bne.n	80013d0 <HAL_GPIO_Init+0x1ec>
 80013cc:	2306      	movs	r3, #6
 80013ce:	e00c      	b.n	80013ea <HAL_GPIO_Init+0x206>
 80013d0:	2307      	movs	r3, #7
 80013d2:	e00a      	b.n	80013ea <HAL_GPIO_Init+0x206>
 80013d4:	2305      	movs	r3, #5
 80013d6:	e008      	b.n	80013ea <HAL_GPIO_Init+0x206>
 80013d8:	2304      	movs	r3, #4
 80013da:	e006      	b.n	80013ea <HAL_GPIO_Init+0x206>
 80013dc:	2303      	movs	r3, #3
 80013de:	e004      	b.n	80013ea <HAL_GPIO_Init+0x206>
 80013e0:	2302      	movs	r3, #2
 80013e2:	e002      	b.n	80013ea <HAL_GPIO_Init+0x206>
 80013e4:	2301      	movs	r3, #1
 80013e6:	e000      	b.n	80013ea <HAL_GPIO_Init+0x206>
 80013e8:	2300      	movs	r3, #0
 80013ea:	697a      	ldr	r2, [r7, #20]
 80013ec:	f002 0203 	and.w	r2, r2, #3
 80013f0:	0092      	lsls	r2, r2, #2
 80013f2:	4093      	lsls	r3, r2
 80013f4:	693a      	ldr	r2, [r7, #16]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013fa:	4937      	ldr	r1, [pc, #220]	; (80014d8 <HAL_GPIO_Init+0x2f4>)
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	089b      	lsrs	r3, r3, #2
 8001400:	3302      	adds	r3, #2
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001408:	4b3a      	ldr	r3, [pc, #232]	; (80014f4 <HAL_GPIO_Init+0x310>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	43db      	mvns	r3, r3
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	4013      	ands	r3, r2
 8001416:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d003      	beq.n	800142c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001424:	693a      	ldr	r2, [r7, #16]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	4313      	orrs	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800142c:	4a31      	ldr	r2, [pc, #196]	; (80014f4 <HAL_GPIO_Init+0x310>)
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001432:	4b30      	ldr	r3, [pc, #192]	; (80014f4 <HAL_GPIO_Init+0x310>)
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	43db      	mvns	r3, r3
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	4013      	ands	r3, r2
 8001440:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	4313      	orrs	r3, r2
 8001454:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001456:	4a27      	ldr	r2, [pc, #156]	; (80014f4 <HAL_GPIO_Init+0x310>)
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800145c:	4b25      	ldr	r3, [pc, #148]	; (80014f4 <HAL_GPIO_Init+0x310>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	43db      	mvns	r3, r3
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4013      	ands	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d003      	beq.n	8001480 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	4313      	orrs	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001480:	4a1c      	ldr	r2, [pc, #112]	; (80014f4 <HAL_GPIO_Init+0x310>)
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001486:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <HAL_GPIO_Init+0x310>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	43db      	mvns	r3, r3
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	4013      	ands	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014aa:	4a12      	ldr	r2, [pc, #72]	; (80014f4 <HAL_GPIO_Init+0x310>)
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	3301      	adds	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	fa22 f303 	lsr.w	r3, r2, r3
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	f47f ae97 	bne.w	80011f4 <HAL_GPIO_Init+0x10>
  }
}
 80014c6:	bf00      	nop
 80014c8:	bf00      	nop
 80014ca:	371c      	adds	r7, #28
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40010000 	.word	0x40010000
 80014dc:	48000400 	.word	0x48000400
 80014e0:	48000800 	.word	0x48000800
 80014e4:	48000c00 	.word	0x48000c00
 80014e8:	48001000 	.word	0x48001000
 80014ec:	48001400 	.word	0x48001400
 80014f0:	48001800 	.word	0x48001800
 80014f4:	40010400 	.word	0x40010400

080014f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
 8001504:	4613      	mov	r3, r2
 8001506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001508:	787b      	ldrb	r3, [r7, #1]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800150e:	887a      	ldrh	r2, [r7, #2]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001514:	e002      	b.n	800151c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001516:	887a      	ldrh	r2, [r7, #2]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	695b      	ldr	r3, [r3, #20]
 8001538:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800153a:	887a      	ldrh	r2, [r7, #2]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	4013      	ands	r3, r2
 8001540:	041a      	lsls	r2, r3, #16
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	43d9      	mvns	r1, r3
 8001546:	887b      	ldrh	r3, [r7, #2]
 8001548:	400b      	ands	r3, r1
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	619a      	str	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800155c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155e:	b08b      	sub	sp, #44	; 0x2c
 8001560:	af06      	add	r7, sp, #24
 8001562:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e0c4      	b.n	80016f8 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d106      	bne.n	8001588 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f008 fbca 	bl	8009d1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2203      	movs	r2, #3
 800158c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f004 faf6 	bl	8005b86 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800159a:	2300      	movs	r3, #0
 800159c:	73fb      	strb	r3, [r7, #15]
 800159e:	e040      	b.n	8001622 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	1c5a      	adds	r2, r3, #1
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	00db      	lsls	r3, r3, #3
 80015ae:	440b      	add	r3, r1
 80015b0:	3301      	adds	r3, #1
 80015b2:	2201      	movs	r2, #1
 80015b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	6879      	ldr	r1, [r7, #4]
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	4613      	mov	r3, r2
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	4413      	add	r3, r2
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	440b      	add	r3, r1
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	1c5a      	adds	r2, r3, #1
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	440b      	add	r3, r1
 80015da:	3303      	adds	r3, #3
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80015e0:	7bfa      	ldrb	r2, [r7, #15]
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	00db      	lsls	r3, r3, #3
 80015ec:	440b      	add	r3, r1
 80015ee:	3338      	adds	r3, #56	; 0x38
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80015f4:	7bfa      	ldrb	r2, [r7, #15]
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	00db      	lsls	r3, r3, #3
 8001600:	440b      	add	r3, r1
 8001602:	333c      	adds	r3, #60	; 0x3c
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001608:	7bfa      	ldrb	r2, [r7, #15]
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	4613      	mov	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4413      	add	r3, r2
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	440b      	add	r3, r1
 8001616:	3340      	adds	r3, #64	; 0x40
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	3301      	adds	r3, #1
 8001620:	73fb      	strb	r3, [r7, #15]
 8001622:	7bfa      	ldrb	r2, [r7, #15]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	429a      	cmp	r2, r3
 800162a:	d3b9      	bcc.n	80015a0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800162c:	2300      	movs	r3, #0
 800162e:	73fb      	strb	r3, [r7, #15]
 8001630:	e044      	b.n	80016bc <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001632:	7bfa      	ldrb	r2, [r7, #15]
 8001634:	6879      	ldr	r1, [r7, #4]
 8001636:	4613      	mov	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	440b      	add	r3, r1
 8001640:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001648:	7bfa      	ldrb	r2, [r7, #15]
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	4613      	mov	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4413      	add	r3, r2
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	440b      	add	r3, r1
 8001656:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800165a:	7bfa      	ldrb	r2, [r7, #15]
 800165c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800165e:	7bfa      	ldrb	r2, [r7, #15]
 8001660:	6879      	ldr	r1, [r7, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	440b      	add	r3, r1
 800166c:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001674:	7bfa      	ldrb	r2, [r7, #15]
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	4613      	mov	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	4413      	add	r3, r2
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	440b      	add	r3, r1
 8001682:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800168a:	7bfa      	ldrb	r2, [r7, #15]
 800168c:	6879      	ldr	r1, [r7, #4]
 800168e:	4613      	mov	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4413      	add	r3, r2
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	440b      	add	r3, r1
 8001698:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80016a0:	7bfa      	ldrb	r2, [r7, #15]
 80016a2:	6879      	ldr	r1, [r7, #4]
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	440b      	add	r3, r1
 80016ae:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
 80016b8:	3301      	adds	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
 80016bc:	7bfa      	ldrb	r2, [r7, #15]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d3b5      	bcc.n	8001632 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	687e      	ldr	r6, [r7, #4]
 80016ce:	466d      	mov	r5, sp
 80016d0:	f106 0410 	add.w	r4, r6, #16
 80016d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d8:	6823      	ldr	r3, [r4, #0]
 80016da:	602b      	str	r3, [r5, #0]
 80016dc:	1d33      	adds	r3, r6, #4
 80016de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e0:	6838      	ldr	r0, [r7, #0]
 80016e2:	f004 fa6b 	bl	8005bbc <USB_DevInit>

  hpcd->USB_Address = 0U;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001700 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800170e:	2b01      	cmp	r3, #1
 8001710:	d101      	bne.n	8001716 <HAL_PCD_Start+0x16>
 8001712:	2302      	movs	r3, #2
 8001714:	e016      	b.n	8001744 <HAL_PCD_Start+0x44>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f004 fa18 	bl	8005b58 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001728:	2101      	movs	r1, #1
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f008 fd70 	bl	800a210 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f006 fcd8 	bl	80080ea <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f006 fcd1 	bl	8008100 <USB_ReadInterrupts>
 800175e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 fab2 	bl	8001cd4 <PCD_EP_ISR_Handler>

    return;
 8001770:	e0bd      	b.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001778:	2b00      	cmp	r3, #0
 800177a:	d013      	beq.n	80017a4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001784:	b29a      	uxth	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800178e:	b292      	uxth	r2, r2
 8001790:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f008 fb3c 	bl	8009e12 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800179a:	2100      	movs	r1, #0
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f000 f8a9 	bl	80018f4 <HAL_PCD_SetAddress>

    return;
 80017a2:	e0a4      	b.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d00c      	beq.n	80017c8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80017c0:	b292      	uxth	r2, r2
 80017c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80017c6:	e092      	b.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00c      	beq.n	80017ec <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017da:	b29a      	uxth	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80017e4:	b292      	uxth	r2, r2
 80017e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80017ea:	e080      	b.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d027      	beq.n	8001846 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80017fe:	b29a      	uxth	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f022 0204 	bic.w	r2, r2, #4
 8001808:	b292      	uxth	r2, r2
 800180a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001816:	b29a      	uxth	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f022 0208 	bic.w	r2, r2, #8
 8001820:	b292      	uxth	r2, r2
 8001822:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f008 fb2c 	bl	8009e84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001834:	b29a      	uxth	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800183e:	b292      	uxth	r2, r2
 8001840:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8001844:	e053      	b.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800184c:	2b00      	cmp	r3, #0
 800184e:	d027      	beq.n	80018a0 <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001858:	b29a      	uxth	r2, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f042 0208 	orr.w	r2, r2, #8
 8001862:	b292      	uxth	r2, r2
 8001864:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001870:	b29a      	uxth	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800187a:	b292      	uxth	r2, r2
 800187c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001888:	b29a      	uxth	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f042 0204 	orr.w	r2, r2, #4
 8001892:	b292      	uxth	r2, r2
 8001894:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f008 fad9 	bl	8009e50 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800189e:	e026      	b.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00f      	beq.n	80018ca <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80018bc:	b292      	uxth	r2, r2
 80018be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f008 fa97 	bl	8009df6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80018c8:	e011      	b.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00c      	beq.n	80018ee <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018dc:	b29a      	uxth	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80018e6:	b292      	uxth	r2, r2
 80018e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80018ec:	bf00      	nop
  }
}
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001906:	2b01      	cmp	r3, #1
 8001908:	d101      	bne.n	800190e <HAL_PCD_SetAddress+0x1a>
 800190a:	2302      	movs	r3, #2
 800190c:	e013      	b.n	8001936 <HAL_PCD_SetAddress+0x42>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2201      	movs	r2, #1
 8001912:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	78fa      	ldrb	r2, [r7, #3]
 800191a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	78fa      	ldrb	r2, [r7, #3]
 8001924:	4611      	mov	r1, r2
 8001926:	4618      	mov	r0, r3
 8001928:	f006 fbcb 	bl	80080c2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b084      	sub	sp, #16
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
 8001946:	4608      	mov	r0, r1
 8001948:	4611      	mov	r1, r2
 800194a:	461a      	mov	r2, r3
 800194c:	4603      	mov	r3, r0
 800194e:	70fb      	strb	r3, [r7, #3]
 8001950:	460b      	mov	r3, r1
 8001952:	803b      	strh	r3, [r7, #0]
 8001954:	4613      	mov	r3, r2
 8001956:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001958:	2300      	movs	r3, #0
 800195a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800195c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001960:	2b00      	cmp	r3, #0
 8001962:	da0e      	bge.n	8001982 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001964:	78fb      	ldrb	r3, [r7, #3]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	1c5a      	adds	r2, r3, #1
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	4413      	add	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2201      	movs	r2, #1
 800197e:	705a      	strb	r2, [r3, #1]
 8001980:	e00e      	b.n	80019a0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001982:	78fb      	ldrb	r3, [r7, #3]
 8001984:	f003 0207 	and.w	r2, r3, #7
 8001988:	4613      	mov	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	4413      	add	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80019a0:	78fb      	ldrb	r3, [r7, #3]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80019ac:	883a      	ldrh	r2, [r7, #0]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	78ba      	ldrb	r2, [r7, #2]
 80019b6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80019b8:	78bb      	ldrb	r3, [r7, #2]
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d102      	bne.n	80019c4 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2200      	movs	r2, #0
 80019c2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d101      	bne.n	80019d2 <HAL_PCD_EP_Open+0x94>
 80019ce:	2302      	movs	r3, #2
 80019d0:	e00e      	b.n	80019f0 <HAL_PCD_EP_Open+0xb2>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2201      	movs	r2, #1
 80019d6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68f9      	ldr	r1, [r7, #12]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f004 f90d 	bl	8005c00 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80019ee:	7afb      	ldrb	r3, [r7, #11]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001a04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	da0e      	bge.n	8001a2a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	1c5a      	adds	r2, r3, #1
 8001a14:	4613      	mov	r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	4413      	add	r3, r2
 8001a20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2201      	movs	r2, #1
 8001a26:	705a      	strb	r2, [r3, #1]
 8001a28:	e00e      	b.n	8001a48 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a2a:	78fb      	ldrb	r3, [r7, #3]
 8001a2c:	f003 0207 	and.w	r2, r3, #7
 8001a30:	4613      	mov	r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	4413      	add	r3, r2
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	4413      	add	r3, r2
 8001a40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2200      	movs	r2, #0
 8001a46:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a48:	78fb      	ldrb	r3, [r7, #3]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d101      	bne.n	8001a62 <HAL_PCD_EP_Close+0x6a>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e00e      	b.n	8001a80 <HAL_PCD_EP_Close+0x88>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2201      	movs	r2, #1
 8001a66:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68f9      	ldr	r1, [r7, #12]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f004 fc89 	bl	8006388 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3710      	adds	r7, #16
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	607a      	str	r2, [r7, #4]
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	460b      	mov	r3, r1
 8001a96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a98:	7afb      	ldrb	r3, [r7, #11]
 8001a9a:	f003 0207 	and.w	r2, r3, #7
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4413      	add	r3, r2
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4413      	add	r3, r2
 8001aae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ac8:	7afb      	ldrb	r3, [r7, #11]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	b2da      	uxtb	r2, r3
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6979      	ldr	r1, [r7, #20]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f004 fe41 	bl	8006762 <USB_EPStartXfer>

  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	460b      	mov	r3, r1
 8001af4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001af6:	78fb      	ldrb	r3, [r7, #3]
 8001af8:	f003 0207 	and.w	r2, r3, #7
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	440b      	add	r3, r1
 8001b08:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001b0c:	681b      	ldr	r3, [r3, #0]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b086      	sub	sp, #24
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	460b      	mov	r3, r1
 8001b28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b2a:	7afb      	ldrb	r3, [r7, #11]
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	1c5a      	adds	r2, r3, #1
 8001b32:	4613      	mov	r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	2201      	movs	r2, #1
 8001b64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b66:	7afb      	ldrb	r3, [r7, #11]
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	6979      	ldr	r1, [r7, #20]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f004 fdf2 	bl	8006762 <USB_EPStartXfer>

  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3718      	adds	r7, #24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	460b      	mov	r3, r1
 8001b92:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001b94:	78fb      	ldrb	r3, [r7, #3]
 8001b96:	f003 0207 	and.w	r2, r3, #7
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d901      	bls.n	8001ba6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e03e      	b.n	8001c24 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ba6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	da0e      	bge.n	8001bcc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bae:	78fb      	ldrb	r3, [r7, #3]
 8001bb0:	f003 0307 	and.w	r3, r3, #7
 8001bb4:	1c5a      	adds	r2, r3, #1
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	705a      	strb	r2, [r3, #1]
 8001bca:	e00c      	b.n	8001be6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001bcc:	78fa      	ldrb	r2, [r7, #3]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2200      	movs	r2, #0
 8001be4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2201      	movs	r2, #1
 8001bea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d101      	bne.n	8001c06 <HAL_PCD_EP_SetStall+0x7e>
 8001c02:	2302      	movs	r3, #2
 8001c04:	e00e      	b.n	8001c24 <HAL_PCD_EP_SetStall+0x9c>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68f9      	ldr	r1, [r7, #12]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f006 f955 	bl	8007ec4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3710      	adds	r7, #16
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001c38:	78fb      	ldrb	r3, [r7, #3]
 8001c3a:	f003 020f 	and.w	r2, r3, #15
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d901      	bls.n	8001c4a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e040      	b.n	8001ccc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001c4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	da0e      	bge.n	8001c70 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c52:	78fb      	ldrb	r3, [r7, #3]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	1c5a      	adds	r2, r3, #1
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	705a      	strb	r2, [r3, #1]
 8001c6e:	e00e      	b.n	8001c8e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c70:	78fb      	ldrb	r3, [r7, #3]
 8001c72:	f003 0207 	and.w	r2, r3, #7
 8001c76:	4613      	mov	r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	4413      	add	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c94:	78fb      	ldrb	r3, [r7, #3]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d101      	bne.n	8001cae <HAL_PCD_EP_ClrStall+0x82>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e00e      	b.n	8001ccc <HAL_PCD_EP_ClrStall+0xa0>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68f9      	ldr	r1, [r7, #12]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f006 f952 	bl	8007f66 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3710      	adds	r7, #16
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b096      	sub	sp, #88	; 0x58
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001cdc:	e3b1      	b.n	8002442 <PCD_EP_ISR_Handler+0x76e>
  {
    wIstr = hpcd->Instance->ISTR;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ce6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001cea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	f003 030f 	and.w	r3, r3, #15
 8001cf4:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8001cf8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f040 8173 	bne.w	8001fe8 <PCD_EP_ISR_Handler+0x314>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001d02:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001d06:	f003 0310 	and.w	r3, r3, #16
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d150      	bne.n	8001db0 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	881b      	ldrh	r3, [r3, #0]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d1e:	81fb      	strh	r3, [r7, #14]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	89fb      	ldrh	r3, [r7, #14]
 8001d26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001d2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	3328      	adds	r3, #40	; 0x28
 8001d36:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	461a      	mov	r2, r3
 8001d44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	00db      	lsls	r3, r3, #3
 8001d4a:	4413      	add	r3, r2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	4413      	add	r3, r2
 8001d52:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001d56:	881b      	ldrh	r3, [r3, #0]
 8001d58:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d5e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001d60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d62:	695a      	ldr	r2, [r3, #20]
 8001d64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	441a      	add	r2, r3
 8001d6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d6c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001d6e:	2100      	movs	r1, #0
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f008 f826 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 835f 	beq.w	8002442 <PCD_EP_ISR_Handler+0x76e>
 8001d84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f040 835a 	bne.w	8002442 <PCD_EP_ISR_Handler+0x76e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	b292      	uxth	r2, r2
 8001da2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001dae:	e348      	b.n	8002442 <PCD_EP_ISR_Handler+0x76e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001db6:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001dc2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001dc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d032      	beq.n	8001e34 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	461a      	mov	r2, r3
 8001dda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	4413      	add	r3, r2
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	4413      	add	r3, r2
 8001de8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001df2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001df4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6818      	ldr	r0, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8001e00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e02:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001e04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e06:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	f006 f9cb 	bl	80081a4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	823b      	strh	r3, [r7, #16]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	8a3a      	ldrh	r2, [r7, #16]
 8001e24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e28:	b292      	uxth	r2, r2
 8001e2a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f007 ff9b 	bl	8009d68 <HAL_PCD_SetupStageCallback>
 8001e32:	e306      	b.n	8002442 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001e34:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	f280 8302 	bge.w	8002442 <PCD_EP_ISR_Handler+0x76e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	83fb      	strh	r3, [r7, #30]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	8bfa      	ldrh	r2, [r7, #30]
 8001e54:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e58:	b292      	uxth	r2, r2
 8001e5a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	461a      	mov	r2, r3
 8001e68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	4413      	add	r3, r2
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	4413      	add	r3, r2
 8001e76:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001e7a:	881b      	ldrh	r3, [r3, #0]
 8001e7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e82:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001e84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d019      	beq.n	8001ec0 <PCD_EP_ISR_Handler+0x1ec>
 8001e8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e8e:	695b      	ldr	r3, [r3, #20]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d015      	beq.n	8001ec0 <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6818      	ldr	r0, [r3, #0]
 8001e98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e9a:	6959      	ldr	r1, [r3, #20]
 8001e9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e9e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001ea0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ea2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	f006 f97d 	bl	80081a4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001eaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001eac:	695a      	ldr	r2, [r3, #20]
 8001eae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	441a      	add	r2, r3
 8001eb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001eb6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001eb8:	2100      	movs	r1, #0
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f007 ff66 	bl	8009d8c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	881b      	ldrh	r3, [r3, #0]
 8001ec6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001eca:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001ece:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f040 82b5 	bne.w	8002442 <PCD_EP_ISR_Handler+0x76e>
 8001ed8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001edc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001ee0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001ee4:	f000 82ad 	beq.w	8002442 <PCD_EP_ISR_Handler+0x76e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	461a      	mov	r2, r3
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	4413      	add	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	801a      	strh	r2, [r3, #0]
 8001f18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	2b3e      	cmp	r3, #62	; 0x3e
 8001f1e:	d91d      	bls.n	8001f5c <PCD_EP_ISR_Handler+0x288>
 8001f20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	095b      	lsrs	r3, r3, #5
 8001f26:	647b      	str	r3, [r7, #68]	; 0x44
 8001f28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	f003 031f 	and.w	r3, r3, #31
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d102      	bne.n	8001f3a <PCD_EP_ISR_Handler+0x266>
 8001f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f36:	3b01      	subs	r3, #1
 8001f38:	647b      	str	r3, [r7, #68]	; 0x44
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	029b      	lsls	r3, r3, #10
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	801a      	strh	r2, [r3, #0]
 8001f5a:	e026      	b.n	8001faa <PCD_EP_ISR_Handler+0x2d6>
 8001f5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10a      	bne.n	8001f7a <PCD_EP_ISR_Handler+0x2a6>
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	801a      	strh	r2, [r3, #0]
 8001f78:	e017      	b.n	8001faa <PCD_EP_ISR_Handler+0x2d6>
 8001f7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	085b      	lsrs	r3, r3, #1
 8001f80:	647b      	str	r3, [r7, #68]	; 0x44
 8001f82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d002      	beq.n	8001f94 <PCD_EP_ISR_Handler+0x2c0>
 8001f8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f90:	3301      	adds	r3, #1
 8001f92:	647b      	str	r3, [r7, #68]	; 0x44
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	029b      	lsls	r3, r3, #10
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	881b      	ldrh	r3, [r3, #0]
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fba:	827b      	strh	r3, [r7, #18]
 8001fbc:	8a7b      	ldrh	r3, [r7, #18]
 8001fbe:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8001fc2:	827b      	strh	r3, [r7, #18]
 8001fc4:	8a7b      	ldrh	r3, [r7, #18]
 8001fc6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001fca:	827b      	strh	r3, [r7, #18]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	8a7b      	ldrh	r3, [r7, #18]
 8001fd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001fd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001fda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	8013      	strh	r3, [r2, #0]
 8001fe6:	e22c      	b.n	8002442 <PCD_EP_ISR_Handler+0x76e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	461a      	mov	r2, r3
 8001fee:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4413      	add	r3, r2
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001ffc:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8002000:	2b00      	cmp	r3, #0
 8002002:	f280 80f6 	bge.w	80021f2 <PCD_EP_ISR_Handler+0x51e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	461a      	mov	r2, r3
 800200c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	b29a      	uxth	r2, r3
 8002018:	f640 738f 	movw	r3, #3983	; 0xf8f
 800201c:	4013      	ands	r3, r2
 800201e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	461a      	mov	r2, r3
 8002028:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002034:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002038:	b292      	uxth	r2, r2
 800203a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800203c:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8002040:	4613      	mov	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	4413      	add	r3, r2
 8002050:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002052:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002054:	7b1b      	ldrb	r3, [r3, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d123      	bne.n	80020a2 <PCD_EP_ISR_Handler+0x3ce>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002062:	b29b      	uxth	r3, r3
 8002064:	461a      	mov	r2, r3
 8002066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4413      	add	r3, r2
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	4413      	add	r3, r2
 8002074:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002078:	881b      	ldrh	r3, [r3, #0]
 800207a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800207e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8002082:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002086:	2b00      	cmp	r3, #0
 8002088:	f000 808e 	beq.w	80021a8 <PCD_EP_ISR_Handler+0x4d4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6818      	ldr	r0, [r3, #0]
 8002090:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002092:	6959      	ldr	r1, [r3, #20]
 8002094:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002096:	88da      	ldrh	r2, [r3, #6]
 8002098:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800209c:	f006 f882 	bl	80081a4 <USB_ReadPMA>
 80020a0:	e082      	b.n	80021a8 <PCD_EP_ISR_Handler+0x4d4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80020a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020a4:	78db      	ldrb	r3, [r3, #3]
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d10a      	bne.n	80020c0 <PCD_EP_ISR_Handler+0x3ec>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80020aa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80020ae:	461a      	mov	r2, r3
 80020b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f9d3 	bl	800245e <HAL_PCD_EP_DB_Receive>
 80020b8:	4603      	mov	r3, r0
 80020ba:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80020be:	e073      	b.n	80021a8 <PCD_EP_ISR_Handler+0x4d4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	461a      	mov	r2, r3
 80020c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020da:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	441a      	add	r2, r3
 80020ec:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80020f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80020f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80020f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020fc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002100:	b29b      	uxth	r3, r3
 8002102:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	b29b      	uxth	r3, r3
 8002116:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d022      	beq.n	8002164 <PCD_EP_ISR_Handler+0x490>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002126:	b29b      	uxth	r3, r3
 8002128:	461a      	mov	r2, r3
 800212a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	4413      	add	r3, r2
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6812      	ldr	r2, [r2, #0]
 8002136:	4413      	add	r3, r2
 8002138:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002142:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8002146:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800214a:	2b00      	cmp	r3, #0
 800214c:	d02c      	beq.n	80021a8 <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6818      	ldr	r0, [r3, #0]
 8002152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002154:	6959      	ldr	r1, [r3, #20]
 8002156:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002158:	891a      	ldrh	r2, [r3, #8]
 800215a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800215e:	f006 f821 	bl	80081a4 <USB_ReadPMA>
 8002162:	e021      	b.n	80021a8 <PCD_EP_ISR_Handler+0x4d4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800216c:	b29b      	uxth	r3, r3
 800216e:	461a      	mov	r2, r3
 8002170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4413      	add	r3, r2
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	6812      	ldr	r2, [r2, #0]
 800217c:	4413      	add	r3, r2
 800217e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002188:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800218c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002190:	2b00      	cmp	r3, #0
 8002192:	d009      	beq.n	80021a8 <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6818      	ldr	r0, [r3, #0]
 8002198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800219a:	6959      	ldr	r1, [r3, #20]
 800219c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800219e:	895a      	ldrh	r2, [r3, #10]
 80021a0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80021a4:	f005 fffe 	bl	80081a4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80021a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021aa:	69da      	ldr	r2, [r3, #28]
 80021ac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80021b0:	441a      	add	r2, r3
 80021b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021b4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80021b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021b8:	695a      	ldr	r2, [r3, #20]
 80021ba:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80021be:	441a      	add	r2, r3
 80021c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021c2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80021c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <PCD_EP_ISR_Handler+0x504>
 80021cc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80021d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d206      	bcs.n	80021e6 <PCD_EP_ISR_Handler+0x512>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80021d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4619      	mov	r1, r3
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f007 fdd4 	bl	8009d8c <HAL_PCD_DataOutStageCallback>
 80021e4:	e005      	b.n	80021f2 <PCD_EP_ISR_Handler+0x51e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80021ec:	4618      	mov	r0, r3
 80021ee:	f004 fab8 	bl	8006762 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80021f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80021f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 8121 	beq.w	8002442 <PCD_EP_ISR_Handler+0x76e>
      {
        ep = &hpcd->IN_ep[epindex];
 8002200:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	4413      	add	r3, r2
 8002212:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	461a      	mov	r2, r3
 800221a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	b29b      	uxth	r3, r3
 8002226:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800222a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800222e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	441a      	add	r2, r3
 8002240:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8002244:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002248:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800224c:	b29b      	uxth	r3, r3
 800224e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002250:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002252:	78db      	ldrb	r3, [r3, #3]
 8002254:	2b01      	cmp	r3, #1
 8002256:	f040 80a2 	bne.w	800239e <PCD_EP_ISR_Handler+0x6ca>
        {
          ep->xfer_len = 0U;
 800225a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002260:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002262:	7b1b      	ldrb	r3, [r3, #12]
 8002264:	2b00      	cmp	r3, #0
 8002266:	f000 8093 	beq.w	8002390 <PCD_EP_ISR_Handler+0x6bc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800226a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800226e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002272:	2b00      	cmp	r3, #0
 8002274:	d046      	beq.n	8002304 <PCD_EP_ISR_Handler+0x630>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002276:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002278:	785b      	ldrb	r3, [r3, #1]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d126      	bne.n	80022cc <PCD_EP_ISR_Handler+0x5f8>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	627b      	str	r3, [r7, #36]	; 0x24
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800228c:	b29b      	uxth	r3, r3
 800228e:	461a      	mov	r2, r3
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	4413      	add	r3, r2
 8002294:	627b      	str	r3, [r7, #36]	; 0x24
 8002296:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	00da      	lsls	r2, r3, #3
 800229c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229e:	4413      	add	r3, r2
 80022a0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80022a4:	623b      	str	r3, [r7, #32]
 80022a6:	6a3b      	ldr	r3, [r7, #32]
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	6a3b      	ldr	r3, [r7, #32]
 80022b4:	801a      	strh	r2, [r3, #0]
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	6a3b      	ldr	r3, [r7, #32]
 80022c8:	801a      	strh	r2, [r3, #0]
 80022ca:	e061      	b.n	8002390 <PCD_EP_ISR_Handler+0x6bc>
 80022cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022ce:	785b      	ldrb	r3, [r3, #1]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d15d      	bne.n	8002390 <PCD_EP_ISR_Handler+0x6bc>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	461a      	mov	r2, r3
 80022e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e8:	4413      	add	r3, r2
 80022ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	00da      	lsls	r2, r3, #3
 80022f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022f4:	4413      	add	r3, r2
 80022f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80022fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80022fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022fe:	2200      	movs	r2, #0
 8002300:	801a      	strh	r2, [r3, #0]
 8002302:	e045      	b.n	8002390 <PCD_EP_ISR_Handler+0x6bc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	63fb      	str	r3, [r7, #60]	; 0x3c
 800230a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800230c:	785b      	ldrb	r3, [r3, #1]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d126      	bne.n	8002360 <PCD_EP_ISR_Handler+0x68c>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	637b      	str	r3, [r7, #52]	; 0x34
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002320:	b29b      	uxth	r3, r3
 8002322:	461a      	mov	r2, r3
 8002324:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002326:	4413      	add	r3, r2
 8002328:	637b      	str	r3, [r7, #52]	; 0x34
 800232a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	00da      	lsls	r2, r3, #3
 8002330:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002332:	4413      	add	r3, r2
 8002334:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002338:	633b      	str	r3, [r7, #48]	; 0x30
 800233a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233c:	881b      	ldrh	r3, [r3, #0]
 800233e:	b29b      	uxth	r3, r3
 8002340:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002344:	b29a      	uxth	r2, r3
 8002346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002348:	801a      	strh	r2, [r3, #0]
 800234a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	b29b      	uxth	r3, r3
 8002350:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002354:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002358:	b29a      	uxth	r2, r3
 800235a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800235c:	801a      	strh	r2, [r3, #0]
 800235e:	e017      	b.n	8002390 <PCD_EP_ISR_Handler+0x6bc>
 8002360:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002362:	785b      	ldrb	r3, [r3, #1]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d113      	bne.n	8002390 <PCD_EP_ISR_Handler+0x6bc>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002370:	b29b      	uxth	r3, r3
 8002372:	461a      	mov	r2, r3
 8002374:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002376:	4413      	add	r3, r2
 8002378:	63fb      	str	r3, [r7, #60]	; 0x3c
 800237a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	00da      	lsls	r2, r3, #3
 8002380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002382:	4413      	add	r3, r2
 8002384:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002388:	63bb      	str	r3, [r7, #56]	; 0x38
 800238a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800238c:	2200      	movs	r2, #0
 800238e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002390:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	4619      	mov	r1, r3
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f007 fd13 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
 800239c:	e051      	b.n	8002442 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800239e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80023a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d144      	bne.n	8002434 <PCD_EP_ISR_Handler+0x760>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	461a      	mov	r2, r3
 80023b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4413      	add	r3, r2
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	4413      	add	r3, r2
 80023c4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80023c8:	881b      	ldrh	r3, [r3, #0]
 80023ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023ce:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80023d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023d4:	699a      	ldr	r2, [r3, #24]
 80023d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80023da:	429a      	cmp	r2, r3
 80023dc:	d907      	bls.n	80023ee <PCD_EP_ISR_Handler+0x71a>
            {
              ep->xfer_len -= TxPctSize;
 80023de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023e0:	699a      	ldr	r2, [r3, #24]
 80023e2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80023e6:	1ad2      	subs	r2, r2, r3
 80023e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023ea:	619a      	str	r2, [r3, #24]
 80023ec:	e002      	b.n	80023f4 <PCD_EP_ISR_Handler+0x720>
            }
            else
            {
              ep->xfer_len = 0U;
 80023ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80023f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d106      	bne.n	800240a <PCD_EP_ISR_Handler+0x736>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	4619      	mov	r1, r3
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f007 fcdd 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
 8002408:	e01b      	b.n	8002442 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800240a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800240c:	695a      	ldr	r2, [r3, #20]
 800240e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002412:	441a      	add	r2, r3
 8002414:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002416:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800241a:	69da      	ldr	r2, [r3, #28]
 800241c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002420:	441a      	add	r2, r3
 8002422:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002424:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800242c:	4618      	mov	r0, r3
 800242e:	f004 f998 	bl	8006762 <USB_EPStartXfer>
 8002432:	e006      	b.n	8002442 <PCD_EP_ISR_Handler+0x76e>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002434:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002438:	461a      	mov	r2, r3
 800243a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f000 f917 	bl	8002670 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800244a:	b29b      	uxth	r3, r3
 800244c:	b21b      	sxth	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	f6ff ac45 	blt.w	8001cde <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3758      	adds	r7, #88	; 0x58
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b088      	sub	sp, #32
 8002462:	af00      	add	r7, sp, #0
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	4613      	mov	r3, r2
 800246a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d07c      	beq.n	8002570 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800247e:	b29b      	uxth	r3, r3
 8002480:	461a      	mov	r2, r3
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	4413      	add	r3, r2
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	4413      	add	r3, r2
 8002490:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002494:	881b      	ldrh	r3, [r3, #0]
 8002496:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800249a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	699a      	ldr	r2, [r3, #24]
 80024a0:	8b7b      	ldrh	r3, [r7, #26]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d306      	bcc.n	80024b4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	699a      	ldr	r2, [r3, #24]
 80024aa:	8b7b      	ldrh	r3, [r7, #26]
 80024ac:	1ad2      	subs	r2, r2, r3
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	619a      	str	r2, [r3, #24]
 80024b2:	e002      	b.n	80024ba <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	2200      	movs	r2, #0
 80024b8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d123      	bne.n	800250a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	4413      	add	r3, r2
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024dc:	833b      	strh	r3, [r7, #24]
 80024de:	8b3b      	ldrh	r3, [r7, #24]
 80024e0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80024e4:	833b      	strh	r3, [r7, #24]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	441a      	add	r2, r3
 80024f4:	8b3b      	ldrh	r3, [r7, #24]
 80024f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80024fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80024fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002502:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002506:	b29b      	uxth	r3, r3
 8002508:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002510:	2b00      	cmp	r3, #0
 8002512:	d01f      	beq.n	8002554 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	461a      	mov	r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	b29b      	uxth	r3, r3
 8002526:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800252a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800252e:	82fb      	strh	r3, [r7, #22]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	441a      	add	r2, r3
 800253e:	8afb      	ldrh	r3, [r7, #22]
 8002540:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002544:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002548:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800254c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002550:	b29b      	uxth	r3, r3
 8002552:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002554:	8b7b      	ldrh	r3, [r7, #26]
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 8085 	beq.w	8002666 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6818      	ldr	r0, [r3, #0]
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	6959      	ldr	r1, [r3, #20]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	891a      	ldrh	r2, [r3, #8]
 8002568:	8b7b      	ldrh	r3, [r7, #26]
 800256a:	f005 fe1b 	bl	80081a4 <USB_ReadPMA>
 800256e:	e07a      	b.n	8002666 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002578:	b29b      	uxth	r3, r3
 800257a:	461a      	mov	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4413      	add	r3, r2
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	4413      	add	r3, r2
 800258a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800258e:	881b      	ldrh	r3, [r3, #0]
 8002590:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002594:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	699a      	ldr	r2, [r3, #24]
 800259a:	8b7b      	ldrh	r3, [r7, #26]
 800259c:	429a      	cmp	r2, r3
 800259e:	d306      	bcc.n	80025ae <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	699a      	ldr	r2, [r3, #24]
 80025a4:	8b7b      	ldrh	r3, [r7, #26]
 80025a6:	1ad2      	subs	r2, r2, r3
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	619a      	str	r2, [r3, #24]
 80025ac:	e002      	b.n	80025b4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d123      	bne.n	8002604 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	461a      	mov	r2, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025d6:	83fb      	strh	r3, [r7, #30]
 80025d8:	8bfb      	ldrh	r3, [r7, #30]
 80025da:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80025de:	83fb      	strh	r3, [r7, #30]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	441a      	add	r2, r3
 80025ee:	8bfb      	ldrh	r3, [r7, #30]
 80025f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80025f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80025f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002600:	b29b      	uxth	r3, r3
 8002602:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002604:	88fb      	ldrh	r3, [r7, #6]
 8002606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260a:	2b00      	cmp	r3, #0
 800260c:	d11f      	bne.n	800264e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	461a      	mov	r2, r3
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	b29b      	uxth	r3, r3
 8002620:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002628:	83bb      	strh	r3, [r7, #28]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	441a      	add	r2, r3
 8002638:	8bbb      	ldrh	r3, [r7, #28]
 800263a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800263e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002642:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002646:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800264a:	b29b      	uxth	r3, r3
 800264c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800264e:	8b7b      	ldrh	r3, [r7, #26]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6818      	ldr	r0, [r3, #0]
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	6959      	ldr	r1, [r3, #20]
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	895a      	ldrh	r2, [r3, #10]
 8002660:	8b7b      	ldrh	r3, [r7, #26]
 8002662:	f005 fd9f 	bl	80081a4 <USB_ReadPMA>
    }
  }

  return count;
 8002666:	8b7b      	ldrh	r3, [r7, #26]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3720      	adds	r7, #32
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b0a4      	sub	sp, #144	; 0x90
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	4613      	mov	r3, r2
 800267c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800267e:	88fb      	ldrh	r3, [r7, #6]
 8002680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 81db 	beq.w	8002a40 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002692:	b29b      	uxth	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	4413      	add	r3, r2
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	6812      	ldr	r2, [r2, #0]
 80026a2:	4413      	add	r3, r2
 80026a4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026ae:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	699a      	ldr	r2, [r3, #24]
 80026b6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d907      	bls.n	80026ce <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	699a      	ldr	r2, [r3, #24]
 80026c2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80026c6:	1ad2      	subs	r2, r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	619a      	str	r2, [r3, #24]
 80026cc:	e002      	b.n	80026d4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	2200      	movs	r2, #0
 80026d2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f040 80b9 	bne.w	8002850 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	785b      	ldrb	r3, [r3, #1]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d126      	bne.n	8002734 <HAL_PCD_EP_DB_Transmit+0xc4>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	461a      	mov	r2, r3
 80026f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026fa:	4413      	add	r3, r2
 80026fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	00da      	lsls	r2, r3, #3
 8002704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002706:	4413      	add	r3, r2
 8002708:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800270c:	62bb      	str	r3, [r7, #40]	; 0x28
 800270e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002710:	881b      	ldrh	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002718:	b29a      	uxth	r2, r3
 800271a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271c:	801a      	strh	r2, [r3, #0]
 800271e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	b29b      	uxth	r3, r3
 8002724:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002728:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800272c:	b29a      	uxth	r2, r3
 800272e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002730:	801a      	strh	r2, [r3, #0]
 8002732:	e01a      	b.n	800276a <HAL_PCD_EP_DB_Transmit+0xfa>
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	785b      	ldrb	r3, [r3, #1]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d116      	bne.n	800276a <HAL_PCD_EP_DB_Transmit+0xfa>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	637b      	str	r3, [r7, #52]	; 0x34
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800274a:	b29b      	uxth	r3, r3
 800274c:	461a      	mov	r2, r3
 800274e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002750:	4413      	add	r3, r2
 8002752:	637b      	str	r3, [r7, #52]	; 0x34
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	00da      	lsls	r2, r3, #3
 800275a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800275c:	4413      	add	r3, r2
 800275e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002762:	633b      	str	r3, [r7, #48]	; 0x30
 8002764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002766:	2200      	movs	r2, #0
 8002768:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	627b      	str	r3, [r7, #36]	; 0x24
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	785b      	ldrb	r3, [r3, #1]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d126      	bne.n	80027c6 <HAL_PCD_EP_DB_Transmit+0x156>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	61fb      	str	r3, [r7, #28]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002786:	b29b      	uxth	r3, r3
 8002788:	461a      	mov	r2, r3
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	4413      	add	r3, r2
 800278e:	61fb      	str	r3, [r7, #28]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	00da      	lsls	r2, r3, #3
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	4413      	add	r3, r2
 800279a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800279e:	61bb      	str	r3, [r7, #24]
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	881b      	ldrh	r3, [r3, #0]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	801a      	strh	r2, [r3, #0]
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	881b      	ldrh	r3, [r3, #0]
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80027ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80027be:	b29a      	uxth	r2, r3
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	801a      	strh	r2, [r3, #0]
 80027c4:	e017      	b.n	80027f6 <HAL_PCD_EP_DB_Transmit+0x186>
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	785b      	ldrb	r3, [r3, #1]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d113      	bne.n	80027f6 <HAL_PCD_EP_DB_Transmit+0x186>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	461a      	mov	r2, r3
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	4413      	add	r3, r2
 80027de:	627b      	str	r3, [r7, #36]	; 0x24
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	00da      	lsls	r2, r3, #3
 80027e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e8:	4413      	add	r3, r2
 80027ea:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80027ee:	623b      	str	r3, [r7, #32]
 80027f0:	6a3b      	ldr	r3, [r7, #32]
 80027f2:	2200      	movs	r2, #0
 80027f4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	4619      	mov	r1, r3
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f007 fae0 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002802:	88fb      	ldrh	r3, [r7, #6]
 8002804:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 82fa 	beq.w	8002e02 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	461a      	mov	r2, r3
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	4413      	add	r3, r2
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	b29b      	uxth	r3, r3
 8002820:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002824:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002828:	82fb      	strh	r3, [r7, #22]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	461a      	mov	r2, r3
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	441a      	add	r2, r3
 8002838:	8afb      	ldrh	r3, [r7, #22]
 800283a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800283e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002842:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800284a:	b29b      	uxth	r3, r3
 800284c:	8013      	strh	r3, [r2, #0]
 800284e:	e2d8      	b.n	8002e02 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002850:	88fb      	ldrh	r3, [r7, #6]
 8002852:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d021      	beq.n	800289e <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	b29b      	uxth	r3, r3
 800286c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002874:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	441a      	add	r2, r3
 8002886:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800288a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800288e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002892:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800289a:	b29b      	uxth	r3, r3
 800289c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	f040 82ac 	bne.w	8002e02 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80028b2:	441a      	add	r2, r3
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	69da      	ldr	r2, [r3, #28]
 80028bc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80028c0:	441a      	add	r2, r3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	6a1a      	ldr	r2, [r3, #32]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d30b      	bcc.n	80028ea <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	6a1a      	ldr	r2, [r3, #32]
 80028de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80028e2:	1ad2      	subs	r2, r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	621a      	str	r2, [r3, #32]
 80028e8:	e017      	b.n	800291a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d108      	bne.n	8002904 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 80028f2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80028f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002902:	e00a      	b.n	800291a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	2200      	movs	r2, #0
 8002918:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	785b      	ldrb	r3, [r3, #1]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d165      	bne.n	80029ee <HAL_PCD_EP_DB_Transmit+0x37e>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002930:	b29b      	uxth	r3, r3
 8002932:	461a      	mov	r2, r3
 8002934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002936:	4413      	add	r3, r2
 8002938:	63fb      	str	r3, [r7, #60]	; 0x3c
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	00da      	lsls	r2, r3, #3
 8002940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002942:	4413      	add	r3, r2
 8002944:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002948:	63bb      	str	r3, [r7, #56]	; 0x38
 800294a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	b29b      	uxth	r3, r3
 8002950:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002954:	b29a      	uxth	r2, r3
 8002956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002958:	801a      	strh	r2, [r3, #0]
 800295a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800295e:	2b3e      	cmp	r3, #62	; 0x3e
 8002960:	d91d      	bls.n	800299e <HAL_PCD_EP_DB_Transmit+0x32e>
 8002962:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	64bb      	str	r3, [r7, #72]	; 0x48
 800296a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800296e:	f003 031f 	and.w	r3, r3, #31
 8002972:	2b00      	cmp	r3, #0
 8002974:	d102      	bne.n	800297c <HAL_PCD_EP_DB_Transmit+0x30c>
 8002976:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002978:	3b01      	subs	r3, #1
 800297a:	64bb      	str	r3, [r7, #72]	; 0x48
 800297c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	b29a      	uxth	r2, r3
 8002982:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002984:	b29b      	uxth	r3, r3
 8002986:	029b      	lsls	r3, r3, #10
 8002988:	b29b      	uxth	r3, r3
 800298a:	4313      	orrs	r3, r2
 800298c:	b29b      	uxth	r3, r3
 800298e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002992:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002996:	b29a      	uxth	r2, r3
 8002998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800299a:	801a      	strh	r2, [r3, #0]
 800299c:	e044      	b.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800299e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10a      	bne.n	80029bc <HAL_PCD_EP_DB_Transmit+0x34c>
 80029a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a8:	881b      	ldrh	r3, [r3, #0]
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029b8:	801a      	strh	r2, [r3, #0]
 80029ba:	e035      	b.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80029bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029c0:	085b      	lsrs	r3, r3, #1
 80029c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80029c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d002      	beq.n	80029d6 <HAL_PCD_EP_DB_Transmit+0x366>
 80029d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029d2:	3301      	adds	r3, #1
 80029d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80029d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	b29a      	uxth	r2, r3
 80029dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029de:	b29b      	uxth	r3, r3
 80029e0:	029b      	lsls	r3, r3, #10
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	4313      	orrs	r3, r2
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ea:	801a      	strh	r2, [r3, #0]
 80029ec:	e01c      	b.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	785b      	ldrb	r3, [r3, #1]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d118      	bne.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	647b      	str	r3, [r7, #68]	; 0x44
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	461a      	mov	r2, r3
 8002a08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a0a:	4413      	add	r3, r2
 8002a0c:	647b      	str	r3, [r7, #68]	; 0x44
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	00da      	lsls	r2, r3, #3
 8002a14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a16:	4413      	add	r3, r2
 8002a18:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002a1c:	643b      	str	r3, [r7, #64]	; 0x40
 8002a1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a26:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6818      	ldr	r0, [r3, #0]
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	6959      	ldr	r1, [r3, #20]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	891a      	ldrh	r2, [r3, #8]
 8002a34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	f005 fb71 	bl	8008120 <USB_WritePMA>
 8002a3e:	e1e0      	b.n	8002e02 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	4413      	add	r3, r2
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	6812      	ldr	r2, [r2, #0]
 8002a58:	4413      	add	r3, r2
 8002a5a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002a5e:	881b      	ldrh	r3, [r3, #0]
 8002a60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a64:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	699a      	ldr	r2, [r3, #24]
 8002a6c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d307      	bcc.n	8002a84 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	699a      	ldr	r2, [r3, #24]
 8002a78:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002a7c:	1ad2      	subs	r2, r2, r3
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	619a      	str	r2, [r3, #24]
 8002a82:	e002      	b.n	8002a8a <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	2200      	movs	r2, #0
 8002a88:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f040 80c0 	bne.w	8002c14 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	785b      	ldrb	r3, [r3, #1]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d126      	bne.n	8002aea <HAL_PCD_EP_DB_Transmit+0x47a>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	461a      	mov	r2, r3
 8002aae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ab0:	4413      	add	r3, r2
 8002ab2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	00da      	lsls	r2, r3, #3
 8002aba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002abc:	4413      	add	r3, r2
 8002abe:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002ac2:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ac4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ad2:	801a      	strh	r2, [r3, #0]
 8002ad4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ade:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ae6:	801a      	strh	r2, [r3, #0]
 8002ae8:	e01a      	b.n	8002b20 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	785b      	ldrb	r3, [r3, #1]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d116      	bne.n	8002b20 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	667b      	str	r3, [r7, #100]	; 0x64
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	461a      	mov	r2, r3
 8002b04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b06:	4413      	add	r3, r2
 8002b08:	667b      	str	r3, [r7, #100]	; 0x64
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	00da      	lsls	r2, r3, #3
 8002b10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b12:	4413      	add	r3, r2
 8002b14:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002b18:	663b      	str	r3, [r7, #96]	; 0x60
 8002b1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	677b      	str	r3, [r7, #116]	; 0x74
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	785b      	ldrb	r3, [r3, #1]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d12b      	bne.n	8002b86 <HAL_PCD_EP_DB_Transmit+0x516>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	461a      	mov	r2, r3
 8002b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b42:	4413      	add	r3, r2
 8002b44:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	00da      	lsls	r2, r3, #3
 8002b4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b4e:	4413      	add	r3, r2
 8002b50:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002b54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002b58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b6a:	801a      	strh	r2, [r3, #0]
 8002b6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b82:	801a      	strh	r2, [r3, #0]
 8002b84:	e017      	b.n	8002bb6 <HAL_PCD_EP_DB_Transmit+0x546>
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	785b      	ldrb	r3, [r3, #1]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d113      	bne.n	8002bb6 <HAL_PCD_EP_DB_Transmit+0x546>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	461a      	mov	r2, r3
 8002b9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b9c:	4413      	add	r3, r2
 8002b9e:	677b      	str	r3, [r7, #116]	; 0x74
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	00da      	lsls	r2, r3, #3
 8002ba6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ba8:	4413      	add	r3, r2
 8002baa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002bae:	673b      	str	r3, [r7, #112]	; 0x70
 8002bb0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	4619      	mov	r1, r3
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f007 f900 	bl	8009dc2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002bc2:	88fb      	ldrh	r3, [r7, #6]
 8002bc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f040 811a 	bne.w	8002e02 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002be4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002be8:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	441a      	add	r2, r3
 8002bfa:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8002bfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	8013      	strh	r3, [r2, #0]
 8002c12:	e0f6      	b.n	8002e02 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002c14:	88fb      	ldrh	r3, [r7, #6]
 8002c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d121      	bne.n	8002c62 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	881b      	ldrh	r3, [r3, #0]
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c38:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	461a      	mov	r2, r3
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	441a      	add	r2, r3
 8002c4a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	f040 80ca 	bne.w	8002e02 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	695a      	ldr	r2, [r3, #20]
 8002c72:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002c76:	441a      	add	r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	69da      	ldr	r2, [r3, #28]
 8002c80:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002c84:	441a      	add	r2, r3
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	6a1a      	ldr	r2, [r3, #32]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d30b      	bcc.n	8002cae <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	6a1a      	ldr	r2, [r3, #32]
 8002ca2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ca6:	1ad2      	subs	r2, r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	621a      	str	r2, [r3, #32]
 8002cac:	e017      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d108      	bne.n	8002cc8 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8002cb6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002cba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002cc6:	e00a      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	657b      	str	r3, [r7, #84]	; 0x54
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	785b      	ldrb	r3, [r3, #1]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d165      	bne.n	8002db8 <HAL_PCD_EP_DB_Transmit+0x748>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d00:	4413      	add	r3, r2
 8002d02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	00da      	lsls	r2, r3, #3
 8002d0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d0c:	4413      	add	r3, r2
 8002d0e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002d12:	65bb      	str	r3, [r7, #88]	; 0x58
 8002d14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d16:	881b      	ldrh	r3, [r3, #0]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d22:	801a      	strh	r2, [r3, #0]
 8002d24:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d28:	2b3e      	cmp	r3, #62	; 0x3e
 8002d2a:	d91d      	bls.n	8002d68 <HAL_PCD_EP_DB_Transmit+0x6f8>
 8002d2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d30:	095b      	lsrs	r3, r3, #5
 8002d32:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d38:	f003 031f 	and.w	r3, r3, #31
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d102      	bne.n	8002d46 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8002d40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d42:	3b01      	subs	r3, #1
 8002d44:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	029b      	lsls	r3, r3, #10
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	4313      	orrs	r3, r2
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d64:	801a      	strh	r2, [r3, #0]
 8002d66:	e041      	b.n	8002dec <HAL_PCD_EP_DB_Transmit+0x77c>
 8002d68:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10a      	bne.n	8002d86 <HAL_PCD_EP_DB_Transmit+0x716>
 8002d70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d82:	801a      	strh	r2, [r3, #0]
 8002d84:	e032      	b.n	8002dec <HAL_PCD_EP_DB_Transmit+0x77c>
 8002d86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d8a:	085b      	lsrs	r3, r3, #1
 8002d8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <HAL_PCD_EP_DB_Transmit+0x730>
 8002d9a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002da0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002da2:	881b      	ldrh	r3, [r3, #0]
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	029b      	lsls	r3, r3, #10
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	4313      	orrs	r3, r2
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002db4:	801a      	strh	r2, [r3, #0]
 8002db6:	e019      	b.n	8002dec <HAL_PCD_EP_DB_Transmit+0x77c>
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	785b      	ldrb	r3, [r3, #1]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d115      	bne.n	8002dec <HAL_PCD_EP_DB_Transmit+0x77c>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	461a      	mov	r2, r3
 8002dcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dce:	4413      	add	r3, r2
 8002dd0:	657b      	str	r3, [r7, #84]	; 0x54
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	00da      	lsls	r2, r3, #3
 8002dd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dda:	4413      	add	r3, r2
 8002ddc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002de0:	653b      	str	r3, [r7, #80]	; 0x50
 8002de2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dea:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6818      	ldr	r0, [r3, #0]
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	6959      	ldr	r1, [r3, #20]
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	895a      	ldrh	r2, [r3, #10]
 8002df8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	f005 f98f 	bl	8008120 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	461a      	mov	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	881b      	ldrh	r3, [r3, #0]
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e1c:	82bb      	strh	r3, [r7, #20]
 8002e1e:	8abb      	ldrh	r3, [r7, #20]
 8002e20:	f083 0310 	eor.w	r3, r3, #16
 8002e24:	82bb      	strh	r3, [r7, #20]
 8002e26:	8abb      	ldrh	r3, [r7, #20]
 8002e28:	f083 0320 	eor.w	r3, r3, #32
 8002e2c:	82bb      	strh	r3, [r7, #20]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	441a      	add	r2, r3
 8002e3c:	8abb      	ldrh	r3, [r7, #20]
 8002e3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002e42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002e46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3790      	adds	r7, #144	; 0x90
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b087      	sub	sp, #28
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	460b      	mov	r3, r1
 8002e68:	817b      	strh	r3, [r7, #10]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002e6e:	897b      	ldrh	r3, [r7, #10]
 8002e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e7a:	897b      	ldrh	r3, [r7, #10]
 8002e7c:	f003 0307 	and.w	r3, r3, #7
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	4613      	mov	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4413      	add	r3, r2
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	617b      	str	r3, [r7, #20]
 8002e90:	e009      	b.n	8002ea6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e92:	897a      	ldrh	r2, [r7, #10]
 8002e94:	4613      	mov	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002ea6:	893b      	ldrh	r3, [r7, #8]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d107      	bne.n	8002ebc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	80da      	strh	r2, [r3, #6]
 8002eba:	e00b      	b.n	8002ed4 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	0c1b      	lsrs	r3, r3, #16
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	371c      	adds	r7, #28
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ef0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002ef4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ef6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002efa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d102      	bne.n	8002f0a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	f001 b83a 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f0e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 816f 	beq.w	80031fe <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002f20:	4bb5      	ldr	r3, [pc, #724]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 030c 	and.w	r3, r3, #12
 8002f28:	2b04      	cmp	r3, #4
 8002f2a:	d00c      	beq.n	8002f46 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f2c:	4bb2      	ldr	r3, [pc, #712]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 030c 	and.w	r3, r3, #12
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d15c      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x10e>
 8002f38:	4baf      	ldr	r3, [pc, #700]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f44:	d155      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x10e>
 8002f46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f4a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002f52:	fa93 f3a3 	rbit	r3, r3
 8002f56:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f5a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	095b      	lsrs	r3, r3, #5
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	f043 0301 	orr.w	r3, r3, #1
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d102      	bne.n	8002f78 <HAL_RCC_OscConfig+0x94>
 8002f72:	4ba1      	ldr	r3, [pc, #644]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	e015      	b.n	8002fa4 <HAL_RCC_OscConfig+0xc0>
 8002f78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f7c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f80:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002f84:	fa93 f3a3 	rbit	r3, r3
 8002f88:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002f8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f90:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002f94:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002f98:	fa93 f3a3 	rbit	r3, r3
 8002f9c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002fa0:	4b95      	ldr	r3, [pc, #596]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fa8:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002fac:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002fb0:	fa92 f2a2 	rbit	r2, r2
 8002fb4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002fb8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002fbc:	fab2 f282 	clz	r2, r2
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	f042 0220 	orr.w	r2, r2, #32
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	f002 021f 	and.w	r2, r2, #31
 8002fcc:	2101      	movs	r1, #1
 8002fce:	fa01 f202 	lsl.w	r2, r1, r2
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 8111 	beq.w	80031fc <HAL_RCC_OscConfig+0x318>
 8002fda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fde:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f040 8108 	bne.w	80031fc <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	f000 bfc6 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ff2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ff6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003002:	d106      	bne.n	8003012 <HAL_RCC_OscConfig+0x12e>
 8003004:	4b7c      	ldr	r3, [pc, #496]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a7b      	ldr	r2, [pc, #492]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 800300a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800300e:	6013      	str	r3, [r2, #0]
 8003010:	e036      	b.n	8003080 <HAL_RCC_OscConfig+0x19c>
 8003012:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003016:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10c      	bne.n	800303c <HAL_RCC_OscConfig+0x158>
 8003022:	4b75      	ldr	r3, [pc, #468]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a74      	ldr	r2, [pc, #464]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	4b72      	ldr	r3, [pc, #456]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a71      	ldr	r2, [pc, #452]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003034:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	e021      	b.n	8003080 <HAL_RCC_OscConfig+0x19c>
 800303c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003040:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800304c:	d10c      	bne.n	8003068 <HAL_RCC_OscConfig+0x184>
 800304e:	4b6a      	ldr	r3, [pc, #424]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a69      	ldr	r2, [pc, #420]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003054:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	4b67      	ldr	r3, [pc, #412]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a66      	ldr	r2, [pc, #408]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	e00b      	b.n	8003080 <HAL_RCC_OscConfig+0x19c>
 8003068:	4b63      	ldr	r3, [pc, #396]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a62      	ldr	r2, [pc, #392]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 800306e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	4b60      	ldr	r3, [pc, #384]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a5f      	ldr	r2, [pc, #380]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 800307a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800307e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003080:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003084:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d059      	beq.n	8003144 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7fd fd7a 	bl	8000b88 <HAL_GetTick>
 8003094:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003098:	e00a      	b.n	80030b0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800309a:	f7fd fd75 	bl	8000b88 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b64      	cmp	r3, #100	; 0x64
 80030a8:	d902      	bls.n	80030b0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	f000 bf67 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
 80030b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030b4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80030bc:	fa93 f3a3 	rbit	r3, r3
 80030c0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80030c4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c8:	fab3 f383 	clz	r3, r3
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	095b      	lsrs	r3, r3, #5
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	f043 0301 	orr.w	r3, r3, #1
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d102      	bne.n	80030e2 <HAL_RCC_OscConfig+0x1fe>
 80030dc:	4b46      	ldr	r3, [pc, #280]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	e015      	b.n	800310e <HAL_RCC_OscConfig+0x22a>
 80030e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030e6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ea:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80030ee:	fa93 f3a3 	rbit	r3, r3
 80030f2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80030f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030fa:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80030fe:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003102:	fa93 f3a3 	rbit	r3, r3
 8003106:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800310a:	4b3b      	ldr	r3, [pc, #236]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 800310c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003112:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003116:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800311a:	fa92 f2a2 	rbit	r2, r2
 800311e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8003122:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003126:	fab2 f282 	clz	r2, r2
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	f042 0220 	orr.w	r2, r2, #32
 8003130:	b2d2      	uxtb	r2, r2
 8003132:	f002 021f 	and.w	r2, r2, #31
 8003136:	2101      	movs	r1, #1
 8003138:	fa01 f202 	lsl.w	r2, r1, r2
 800313c:	4013      	ands	r3, r2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0ab      	beq.n	800309a <HAL_RCC_OscConfig+0x1b6>
 8003142:	e05c      	b.n	80031fe <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003144:	f7fd fd20 	bl	8000b88 <HAL_GetTick>
 8003148:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314c:	e00a      	b.n	8003164 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800314e:	f7fd fd1b 	bl	8000b88 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b64      	cmp	r3, #100	; 0x64
 800315c:	d902      	bls.n	8003164 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	f000 bf0d 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003164:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003168:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003170:	fa93 f3a3 	rbit	r3, r3
 8003174:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003178:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800317c:	fab3 f383 	clz	r3, r3
 8003180:	b2db      	uxtb	r3, r3
 8003182:	095b      	lsrs	r3, r3, #5
 8003184:	b2db      	uxtb	r3, r3
 8003186:	f043 0301 	orr.w	r3, r3, #1
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b01      	cmp	r3, #1
 800318e:	d102      	bne.n	8003196 <HAL_RCC_OscConfig+0x2b2>
 8003190:	4b19      	ldr	r3, [pc, #100]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	e015      	b.n	80031c2 <HAL_RCC_OscConfig+0x2de>
 8003196:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800319a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80031a2:	fa93 f3a3 	rbit	r3, r3
 80031a6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80031aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031ae:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80031b2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80031b6:	fa93 f3a3 	rbit	r3, r3
 80031ba:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80031be:	4b0e      	ldr	r3, [pc, #56]	; (80031f8 <HAL_RCC_OscConfig+0x314>)
 80031c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031c6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80031ca:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80031ce:	fa92 f2a2 	rbit	r2, r2
 80031d2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80031d6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80031da:	fab2 f282 	clz	r2, r2
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	f042 0220 	orr.w	r2, r2, #32
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	f002 021f 	and.w	r2, r2, #31
 80031ea:	2101      	movs	r1, #1
 80031ec:	fa01 f202 	lsl.w	r2, r1, r2
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1ab      	bne.n	800314e <HAL_RCC_OscConfig+0x26a>
 80031f6:	e002      	b.n	80031fe <HAL_RCC_OscConfig+0x31a>
 80031f8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003202:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 817f 	beq.w	8003512 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003214:	4ba7      	ldr	r3, [pc, #668]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f003 030c 	and.w	r3, r3, #12
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00c      	beq.n	800323a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003220:	4ba4      	ldr	r3, [pc, #656]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 030c 	and.w	r3, r3, #12
 8003228:	2b08      	cmp	r3, #8
 800322a:	d173      	bne.n	8003314 <HAL_RCC_OscConfig+0x430>
 800322c:	4ba1      	ldr	r3, [pc, #644]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003234:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003238:	d16c      	bne.n	8003314 <HAL_RCC_OscConfig+0x430>
 800323a:	2302      	movs	r3, #2
 800323c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003240:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003244:	fa93 f3a3 	rbit	r3, r3
 8003248:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800324c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003250:	fab3 f383 	clz	r3, r3
 8003254:	b2db      	uxtb	r3, r3
 8003256:	095b      	lsrs	r3, r3, #5
 8003258:	b2db      	uxtb	r3, r3
 800325a:	f043 0301 	orr.w	r3, r3, #1
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b01      	cmp	r3, #1
 8003262:	d102      	bne.n	800326a <HAL_RCC_OscConfig+0x386>
 8003264:	4b93      	ldr	r3, [pc, #588]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	e013      	b.n	8003292 <HAL_RCC_OscConfig+0x3ae>
 800326a:	2302      	movs	r3, #2
 800326c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003270:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003274:	fa93 f3a3 	rbit	r3, r3
 8003278:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800327c:	2302      	movs	r3, #2
 800327e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003282:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003286:	fa93 f3a3 	rbit	r3, r3
 800328a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800328e:	4b89      	ldr	r3, [pc, #548]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 8003290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003292:	2202      	movs	r2, #2
 8003294:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003298:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800329c:	fa92 f2a2 	rbit	r2, r2
 80032a0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80032a4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80032a8:	fab2 f282 	clz	r2, r2
 80032ac:	b2d2      	uxtb	r2, r2
 80032ae:	f042 0220 	orr.w	r2, r2, #32
 80032b2:	b2d2      	uxtb	r2, r2
 80032b4:	f002 021f 	and.w	r2, r2, #31
 80032b8:	2101      	movs	r1, #1
 80032ba:	fa01 f202 	lsl.w	r2, r1, r2
 80032be:	4013      	ands	r3, r2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00a      	beq.n	80032da <HAL_RCC_OscConfig+0x3f6>
 80032c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80032c8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d002      	beq.n	80032da <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	f000 be52 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032da:	4b76      	ldr	r3, [pc, #472]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80032e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	21f8      	movs	r1, #248	; 0xf8
 80032f0:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f4:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80032f8:	fa91 f1a1 	rbit	r1, r1
 80032fc:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003300:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003304:	fab1 f181 	clz	r1, r1
 8003308:	b2c9      	uxtb	r1, r1
 800330a:	408b      	lsls	r3, r1
 800330c:	4969      	ldr	r1, [pc, #420]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 800330e:	4313      	orrs	r3, r2
 8003310:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003312:	e0fe      	b.n	8003512 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003314:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003318:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8088 	beq.w	8003436 <HAL_RCC_OscConfig+0x552>
 8003326:	2301      	movs	r3, #1
 8003328:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003330:	fa93 f3a3 	rbit	r3, r3
 8003334:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003338:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800333c:	fab3 f383 	clz	r3, r3
 8003340:	b2db      	uxtb	r3, r3
 8003342:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003346:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	461a      	mov	r2, r3
 800334e:	2301      	movs	r3, #1
 8003350:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003352:	f7fd fc19 	bl	8000b88 <HAL_GetTick>
 8003356:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800335a:	e00a      	b.n	8003372 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800335c:	f7fd fc14 	bl	8000b88 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d902      	bls.n	8003372 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	f000 be06 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003372:	2302      	movs	r3, #2
 8003374:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003378:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800337c:	fa93 f3a3 	rbit	r3, r3
 8003380:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003384:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003388:	fab3 f383 	clz	r3, r3
 800338c:	b2db      	uxtb	r3, r3
 800338e:	095b      	lsrs	r3, r3, #5
 8003390:	b2db      	uxtb	r3, r3
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b01      	cmp	r3, #1
 800339a:	d102      	bne.n	80033a2 <HAL_RCC_OscConfig+0x4be>
 800339c:	4b45      	ldr	r3, [pc, #276]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	e013      	b.n	80033ca <HAL_RCC_OscConfig+0x4e6>
 80033a2:	2302      	movs	r3, #2
 80033a4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80033ac:	fa93 f3a3 	rbit	r3, r3
 80033b0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80033b4:	2302      	movs	r3, #2
 80033b6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80033ba:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80033be:	fa93 f3a3 	rbit	r3, r3
 80033c2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80033c6:	4b3b      	ldr	r3, [pc, #236]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 80033c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ca:	2202      	movs	r2, #2
 80033cc:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80033d0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80033d4:	fa92 f2a2 	rbit	r2, r2
 80033d8:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80033dc:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80033e0:	fab2 f282 	clz	r2, r2
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	f042 0220 	orr.w	r2, r2, #32
 80033ea:	b2d2      	uxtb	r2, r2
 80033ec:	f002 021f 	and.w	r2, r2, #31
 80033f0:	2101      	movs	r1, #1
 80033f2:	fa01 f202 	lsl.w	r2, r1, r2
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d0af      	beq.n	800335c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033fc:	4b2d      	ldr	r3, [pc, #180]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003404:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003408:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	21f8      	movs	r1, #248	; 0xf8
 8003412:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003416:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800341a:	fa91 f1a1 	rbit	r1, r1
 800341e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003422:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003426:	fab1 f181 	clz	r1, r1
 800342a:	b2c9      	uxtb	r1, r1
 800342c:	408b      	lsls	r3, r1
 800342e:	4921      	ldr	r1, [pc, #132]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 8003430:	4313      	orrs	r3, r2
 8003432:	600b      	str	r3, [r1, #0]
 8003434:	e06d      	b.n	8003512 <HAL_RCC_OscConfig+0x62e>
 8003436:	2301      	movs	r3, #1
 8003438:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003440:	fa93 f3a3 	rbit	r3, r3
 8003444:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003448:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800344c:	fab3 f383 	clz	r3, r3
 8003450:	b2db      	uxtb	r3, r3
 8003452:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003456:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	461a      	mov	r2, r3
 800345e:	2300      	movs	r3, #0
 8003460:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003462:	f7fd fb91 	bl	8000b88 <HAL_GetTick>
 8003466:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800346a:	e00a      	b.n	8003482 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800346c:	f7fd fb8c 	bl	8000b88 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d902      	bls.n	8003482 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	f000 bd7e 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003482:	2302      	movs	r3, #2
 8003484:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003488:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800348c:	fa93 f3a3 	rbit	r3, r3
 8003490:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003494:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003498:	fab3 f383 	clz	r3, r3
 800349c:	b2db      	uxtb	r3, r3
 800349e:	095b      	lsrs	r3, r3, #5
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	f043 0301 	orr.w	r3, r3, #1
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d105      	bne.n	80034b8 <HAL_RCC_OscConfig+0x5d4>
 80034ac:	4b01      	ldr	r3, [pc, #4]	; (80034b4 <HAL_RCC_OscConfig+0x5d0>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	e016      	b.n	80034e0 <HAL_RCC_OscConfig+0x5fc>
 80034b2:	bf00      	nop
 80034b4:	40021000 	.word	0x40021000
 80034b8:	2302      	movs	r3, #2
 80034ba:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80034c2:	fa93 f3a3 	rbit	r3, r3
 80034c6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80034ca:	2302      	movs	r3, #2
 80034cc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80034d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80034d4:	fa93 f3a3 	rbit	r3, r3
 80034d8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80034dc:	4bbf      	ldr	r3, [pc, #764]	; (80037dc <HAL_RCC_OscConfig+0x8f8>)
 80034de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e0:	2202      	movs	r2, #2
 80034e2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80034e6:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80034ea:	fa92 f2a2 	rbit	r2, r2
 80034ee:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80034f2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80034f6:	fab2 f282 	clz	r2, r2
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	f042 0220 	orr.w	r2, r2, #32
 8003500:	b2d2      	uxtb	r2, r2
 8003502:	f002 021f 	and.w	r2, r2, #31
 8003506:	2101      	movs	r1, #1
 8003508:	fa01 f202 	lsl.w	r2, r1, r2
 800350c:	4013      	ands	r3, r2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1ac      	bne.n	800346c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003512:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003516:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 8113 	beq.w	800374e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003528:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800352c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d07c      	beq.n	8003632 <HAL_RCC_OscConfig+0x74e>
 8003538:	2301      	movs	r3, #1
 800353a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003542:	fa93 f3a3 	rbit	r3, r3
 8003546:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800354a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800354e:	fab3 f383 	clz	r3, r3
 8003552:	b2db      	uxtb	r3, r3
 8003554:	461a      	mov	r2, r3
 8003556:	4ba2      	ldr	r3, [pc, #648]	; (80037e0 <HAL_RCC_OscConfig+0x8fc>)
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	461a      	mov	r2, r3
 800355e:	2301      	movs	r3, #1
 8003560:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003562:	f7fd fb11 	bl	8000b88 <HAL_GetTick>
 8003566:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800356a:	e00a      	b.n	8003582 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800356c:	f7fd fb0c 	bl	8000b88 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d902      	bls.n	8003582 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	f000 bcfe 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003582:	2302      	movs	r3, #2
 8003584:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800358c:	fa93 f2a3 	rbit	r2, r3
 8003590:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003594:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800359e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80035a2:	2202      	movs	r2, #2
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	fa93 f2a3 	rbit	r2, r3
 80035b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80035bc:	601a      	str	r2, [r3, #0]
 80035be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035c2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80035c6:	2202      	movs	r2, #2
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035ce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	fa93 f2a3 	rbit	r2, r3
 80035d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035dc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80035e0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e2:	4b7e      	ldr	r3, [pc, #504]	; (80037dc <HAL_RCC_OscConfig+0x8f8>)
 80035e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035ea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80035ee:	2102      	movs	r1, #2
 80035f0:	6019      	str	r1, [r3, #0]
 80035f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035f6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	fa93 f1a3 	rbit	r1, r3
 8003600:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003604:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003608:	6019      	str	r1, [r3, #0]
  return result;
 800360a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800360e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	fab3 f383 	clz	r3, r3
 8003618:	b2db      	uxtb	r3, r3
 800361a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800361e:	b2db      	uxtb	r3, r3
 8003620:	f003 031f 	and.w	r3, r3, #31
 8003624:	2101      	movs	r1, #1
 8003626:	fa01 f303 	lsl.w	r3, r1, r3
 800362a:	4013      	ands	r3, r2
 800362c:	2b00      	cmp	r3, #0
 800362e:	d09d      	beq.n	800356c <HAL_RCC_OscConfig+0x688>
 8003630:	e08d      	b.n	800374e <HAL_RCC_OscConfig+0x86a>
 8003632:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003636:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800363a:	2201      	movs	r2, #1
 800363c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003642:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	fa93 f2a3 	rbit	r2, r3
 800364c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003650:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003654:	601a      	str	r2, [r3, #0]
  return result;
 8003656:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800365a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800365e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003660:	fab3 f383 	clz	r3, r3
 8003664:	b2db      	uxtb	r3, r3
 8003666:	461a      	mov	r2, r3
 8003668:	4b5d      	ldr	r3, [pc, #372]	; (80037e0 <HAL_RCC_OscConfig+0x8fc>)
 800366a:	4413      	add	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	461a      	mov	r2, r3
 8003670:	2300      	movs	r3, #0
 8003672:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003674:	f7fd fa88 	bl	8000b88 <HAL_GetTick>
 8003678:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800367c:	e00a      	b.n	8003694 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800367e:	f7fd fa83 	bl	8000b88 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d902      	bls.n	8003694 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	f000 bc75 	b.w	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003694:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003698:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800369c:	2202      	movs	r2, #2
 800369e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036a4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	fa93 f2a3 	rbit	r2, r3
 80036ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036b2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80036c0:	2202      	movs	r2, #2
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	fa93 f2a3 	rbit	r2, r3
 80036d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80036da:	601a      	str	r2, [r3, #0]
 80036dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036e0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80036e4:	2202      	movs	r2, #2
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036ec:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	fa93 f2a3 	rbit	r2, r3
 80036f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036fa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80036fe:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003700:	4b36      	ldr	r3, [pc, #216]	; (80037dc <HAL_RCC_OscConfig+0x8f8>)
 8003702:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003704:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003708:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800370c:	2102      	movs	r1, #2
 800370e:	6019      	str	r1, [r3, #0]
 8003710:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003714:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	fa93 f1a3 	rbit	r1, r3
 800371e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003722:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003726:	6019      	str	r1, [r3, #0]
  return result;
 8003728:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800372c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	fab3 f383 	clz	r3, r3
 8003736:	b2db      	uxtb	r3, r3
 8003738:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800373c:	b2db      	uxtb	r3, r3
 800373e:	f003 031f 	and.w	r3, r3, #31
 8003742:	2101      	movs	r1, #1
 8003744:	fa01 f303 	lsl.w	r3, r1, r3
 8003748:	4013      	ands	r3, r2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d197      	bne.n	800367e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800374e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003752:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0304 	and.w	r3, r3, #4
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 81a5 	beq.w	8003aae <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003764:	2300      	movs	r3, #0
 8003766:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800376a:	4b1c      	ldr	r3, [pc, #112]	; (80037dc <HAL_RCC_OscConfig+0x8f8>)
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d116      	bne.n	80037a4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003776:	4b19      	ldr	r3, [pc, #100]	; (80037dc <HAL_RCC_OscConfig+0x8f8>)
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	4a18      	ldr	r2, [pc, #96]	; (80037dc <HAL_RCC_OscConfig+0x8f8>)
 800377c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003780:	61d3      	str	r3, [r2, #28]
 8003782:	4b16      	ldr	r3, [pc, #88]	; (80037dc <HAL_RCC_OscConfig+0x8f8>)
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800378a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800378e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003798:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800379c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800379e:	2301      	movs	r3, #1
 80037a0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a4:	4b0f      	ldr	r3, [pc, #60]	; (80037e4 <HAL_RCC_OscConfig+0x900>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d121      	bne.n	80037f4 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037b0:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <HAL_RCC_OscConfig+0x900>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a0b      	ldr	r2, [pc, #44]	; (80037e4 <HAL_RCC_OscConfig+0x900>)
 80037b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ba:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037bc:	f7fd f9e4 	bl	8000b88 <HAL_GetTick>
 80037c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c4:	e010      	b.n	80037e8 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c6:	f7fd f9df 	bl	8000b88 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b64      	cmp	r3, #100	; 0x64
 80037d4:	d908      	bls.n	80037e8 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e3d1      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
 80037da:	bf00      	nop
 80037dc:	40021000 	.word	0x40021000
 80037e0:	10908120 	.word	0x10908120
 80037e4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e8:	4b8d      	ldr	r3, [pc, #564]	; (8003a20 <HAL_RCC_OscConfig+0xb3c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d0e8      	beq.n	80037c6 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d106      	bne.n	8003812 <HAL_RCC_OscConfig+0x92e>
 8003804:	4b87      	ldr	r3, [pc, #540]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	4a86      	ldr	r2, [pc, #536]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 800380a:	f043 0301 	orr.w	r3, r3, #1
 800380e:	6213      	str	r3, [r2, #32]
 8003810:	e035      	b.n	800387e <HAL_RCC_OscConfig+0x99a>
 8003812:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003816:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10c      	bne.n	800383c <HAL_RCC_OscConfig+0x958>
 8003822:	4b80      	ldr	r3, [pc, #512]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	4a7f      	ldr	r2, [pc, #508]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003828:	f023 0301 	bic.w	r3, r3, #1
 800382c:	6213      	str	r3, [r2, #32]
 800382e:	4b7d      	ldr	r3, [pc, #500]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	4a7c      	ldr	r2, [pc, #496]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003834:	f023 0304 	bic.w	r3, r3, #4
 8003838:	6213      	str	r3, [r2, #32]
 800383a:	e020      	b.n	800387e <HAL_RCC_OscConfig+0x99a>
 800383c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003840:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	2b05      	cmp	r3, #5
 800384a:	d10c      	bne.n	8003866 <HAL_RCC_OscConfig+0x982>
 800384c:	4b75      	ldr	r3, [pc, #468]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	4a74      	ldr	r2, [pc, #464]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003852:	f043 0304 	orr.w	r3, r3, #4
 8003856:	6213      	str	r3, [r2, #32]
 8003858:	4b72      	ldr	r3, [pc, #456]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	4a71      	ldr	r2, [pc, #452]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 800385e:	f043 0301 	orr.w	r3, r3, #1
 8003862:	6213      	str	r3, [r2, #32]
 8003864:	e00b      	b.n	800387e <HAL_RCC_OscConfig+0x99a>
 8003866:	4b6f      	ldr	r3, [pc, #444]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	4a6e      	ldr	r2, [pc, #440]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 800386c:	f023 0301 	bic.w	r3, r3, #1
 8003870:	6213      	str	r3, [r2, #32]
 8003872:	4b6c      	ldr	r3, [pc, #432]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	4a6b      	ldr	r2, [pc, #428]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003878:	f023 0304 	bic.w	r3, r3, #4
 800387c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800387e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003882:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 8081 	beq.w	8003992 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003890:	f7fd f97a 	bl	8000b88 <HAL_GetTick>
 8003894:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003898:	e00b      	b.n	80038b2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800389a:	f7fd f975 	bl	8000b88 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e365      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
 80038b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038b6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80038ba:	2202      	movs	r2, #2
 80038bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038c2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	fa93 f2a3 	rbit	r2, r3
 80038cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038d0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038da:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80038de:	2202      	movs	r2, #2
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038e6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	fa93 f2a3 	rbit	r2, r3
 80038f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038f4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80038f8:	601a      	str	r2, [r3, #0]
  return result;
 80038fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038fe:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003902:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003904:	fab3 f383 	clz	r3, r3
 8003908:	b2db      	uxtb	r3, r3
 800390a:	095b      	lsrs	r3, r3, #5
 800390c:	b2db      	uxtb	r3, r3
 800390e:	f043 0302 	orr.w	r3, r3, #2
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d102      	bne.n	800391e <HAL_RCC_OscConfig+0xa3a>
 8003918:	4b42      	ldr	r3, [pc, #264]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	e013      	b.n	8003946 <HAL_RCC_OscConfig+0xa62>
 800391e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003922:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003926:	2202      	movs	r2, #2
 8003928:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800392a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800392e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	fa93 f2a3 	rbit	r2, r3
 8003938:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800393c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	4b38      	ldr	r3, [pc, #224]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003946:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800394a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800394e:	2102      	movs	r1, #2
 8003950:	6011      	str	r1, [r2, #0]
 8003952:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003956:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800395a:	6812      	ldr	r2, [r2, #0]
 800395c:	fa92 f1a2 	rbit	r1, r2
 8003960:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003964:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003968:	6011      	str	r1, [r2, #0]
  return result;
 800396a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800396e:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	fab2 f282 	clz	r2, r2
 8003978:	b2d2      	uxtb	r2, r2
 800397a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800397e:	b2d2      	uxtb	r2, r2
 8003980:	f002 021f 	and.w	r2, r2, #31
 8003984:	2101      	movs	r1, #1
 8003986:	fa01 f202 	lsl.w	r2, r1, r2
 800398a:	4013      	ands	r3, r2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d084      	beq.n	800389a <HAL_RCC_OscConfig+0x9b6>
 8003990:	e083      	b.n	8003a9a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003992:	f7fd f8f9 	bl	8000b88 <HAL_GetTick>
 8003996:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399a:	e00b      	b.n	80039b4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800399c:	f7fd f8f4 	bl	8000b88 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e2e4      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
 80039b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039b8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80039bc:	2202      	movs	r2, #2
 80039be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039c4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	fa93 f2a3 	rbit	r2, r3
 80039ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039d2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80039d6:	601a      	str	r2, [r3, #0]
 80039d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039dc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80039e0:	2202      	movs	r2, #2
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039e8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	fa93 f2a3 	rbit	r2, r3
 80039f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039f6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80039fa:	601a      	str	r2, [r3, #0]
  return result;
 80039fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a00:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003a04:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a06:	fab3 f383 	clz	r3, r3
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f043 0302 	orr.w	r3, r3, #2
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d106      	bne.n	8003a28 <HAL_RCC_OscConfig+0xb44>
 8003a1a:	4b02      	ldr	r3, [pc, #8]	; (8003a24 <HAL_RCC_OscConfig+0xb40>)
 8003a1c:	6a1b      	ldr	r3, [r3, #32]
 8003a1e:	e017      	b.n	8003a50 <HAL_RCC_OscConfig+0xb6c>
 8003a20:	40007000 	.word	0x40007000
 8003a24:	40021000 	.word	0x40021000
 8003a28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a2c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003a30:	2202      	movs	r2, #2
 8003a32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a38:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	fa93 f2a3 	rbit	r2, r3
 8003a42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a46:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	4bb3      	ldr	r3, [pc, #716]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a50:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a54:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a58:	2102      	movs	r1, #2
 8003a5a:	6011      	str	r1, [r2, #0]
 8003a5c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a60:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003a64:	6812      	ldr	r2, [r2, #0]
 8003a66:	fa92 f1a2 	rbit	r1, r2
 8003a6a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a6e:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003a72:	6011      	str	r1, [r2, #0]
  return result;
 8003a74:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a78:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003a7c:	6812      	ldr	r2, [r2, #0]
 8003a7e:	fab2 f282 	clz	r2, r2
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	f002 021f 	and.w	r2, r2, #31
 8003a8e:	2101      	movs	r1, #1
 8003a90:	fa01 f202 	lsl.w	r2, r1, r2
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d180      	bne.n	800399c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a9a:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d105      	bne.n	8003aae <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa2:	4b9e      	ldr	r3, [pc, #632]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	4a9d      	ldr	r2, [pc, #628]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003aa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aac:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ab2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 825e 	beq.w	8003f7c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ac0:	4b96      	ldr	r3, [pc, #600]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f003 030c 	and.w	r3, r3, #12
 8003ac8:	2b08      	cmp	r3, #8
 8003aca:	f000 821f 	beq.w	8003f0c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ace:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ad2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	f040 8170 	bne.w	8003dc0 <HAL_RCC_OscConfig+0xedc>
 8003ae0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ae4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003ae8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003aec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003af2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	fa93 f2a3 	rbit	r2, r3
 8003afc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b00:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003b04:	601a      	str	r2, [r3, #0]
  return result;
 8003b06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b0a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003b0e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b10:	fab3 f383 	clz	r3, r3
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003b1a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	461a      	mov	r2, r3
 8003b22:	2300      	movs	r3, #0
 8003b24:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b26:	f7fd f82f 	bl	8000b88 <HAL_GetTick>
 8003b2a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b2e:	e009      	b.n	8003b44 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b30:	f7fd f82a 	bl	8000b88 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e21c      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003b44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b48:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003b4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b56:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	fa93 f2a3 	rbit	r2, r3
 8003b60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b64:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003b68:	601a      	str	r2, [r3, #0]
  return result;
 8003b6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b6e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003b72:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b74:	fab3 f383 	clz	r3, r3
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	095b      	lsrs	r3, r3, #5
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d102      	bne.n	8003b8e <HAL_RCC_OscConfig+0xcaa>
 8003b88:	4b64      	ldr	r3, [pc, #400]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	e027      	b.n	8003bde <HAL_RCC_OscConfig+0xcfa>
 8003b8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b92:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003b96:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ba0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	fa93 f2a3 	rbit	r2, r3
 8003baa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bae:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bb8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003bbc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003bc0:	601a      	str	r2, [r3, #0]
 8003bc2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bc6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	fa93 f2a3 	rbit	r2, r3
 8003bd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bd4:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	4b50      	ldr	r3, [pc, #320]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bde:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003be2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003be6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003bea:	6011      	str	r1, [r2, #0]
 8003bec:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bf0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003bf4:	6812      	ldr	r2, [r2, #0]
 8003bf6:	fa92 f1a2 	rbit	r1, r2
 8003bfa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bfe:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003c02:	6011      	str	r1, [r2, #0]
  return result;
 8003c04:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c08:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003c0c:	6812      	ldr	r2, [r2, #0]
 8003c0e:	fab2 f282 	clz	r2, r2
 8003c12:	b2d2      	uxtb	r2, r2
 8003c14:	f042 0220 	orr.w	r2, r2, #32
 8003c18:	b2d2      	uxtb	r2, r2
 8003c1a:	f002 021f 	and.w	r2, r2, #31
 8003c1e:	2101      	movs	r1, #1
 8003c20:	fa01 f202 	lsl.w	r2, r1, r2
 8003c24:	4013      	ands	r3, r2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d182      	bne.n	8003b30 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c2a:	4b3c      	ldr	r3, [pc, #240]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2e:	f023 020f 	bic.w	r2, r3, #15
 8003c32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c36:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3e:	4937      	ldr	r1, [pc, #220]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003c44:	4b35      	ldr	r3, [pc, #212]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003c4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c50:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6a19      	ldr	r1, [r3, #32]
 8003c58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c5c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	430b      	orrs	r3, r1
 8003c66:	492d      	ldr	r1, [pc, #180]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	604b      	str	r3, [r1, #4]
 8003c6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c70:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003c74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c7e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	fa93 f2a3 	rbit	r2, r3
 8003c88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c8c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003c90:	601a      	str	r2, [r3, #0]
  return result;
 8003c92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c96:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003c9a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c9c:	fab3 f383 	clz	r3, r3
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ca6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	461a      	mov	r2, r3
 8003cae:	2301      	movs	r3, #1
 8003cb0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb2:	f7fc ff69 	bl	8000b88 <HAL_GetTick>
 8003cb6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cba:	e009      	b.n	8003cd0 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cbc:	f7fc ff64 	bl	8000b88 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e156      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003cd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cd4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003cd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ce2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	fa93 f2a3 	rbit	r2, r3
 8003cec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cf0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003cf4:	601a      	str	r2, [r3, #0]
  return result;
 8003cf6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cfa:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003cfe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d00:	fab3 f383 	clz	r3, r3
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	095b      	lsrs	r3, r3, #5
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d105      	bne.n	8003d20 <HAL_RCC_OscConfig+0xe3c>
 8003d14:	4b01      	ldr	r3, [pc, #4]	; (8003d1c <HAL_RCC_OscConfig+0xe38>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	e02a      	b.n	8003d70 <HAL_RCC_OscConfig+0xe8c>
 8003d1a:	bf00      	nop
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d24:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003d28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d32:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	fa93 f2a3 	rbit	r2, r3
 8003d3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d40:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d4a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d58:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	fa93 f2a3 	rbit	r2, r3
 8003d62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d66:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	4b86      	ldr	r3, [pc, #536]	; (8003f88 <HAL_RCC_OscConfig+0x10a4>)
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d70:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d74:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003d78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d7c:	6011      	str	r1, [r2, #0]
 8003d7e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d82:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003d86:	6812      	ldr	r2, [r2, #0]
 8003d88:	fa92 f1a2 	rbit	r1, r2
 8003d8c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d90:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003d94:	6011      	str	r1, [r2, #0]
  return result;
 8003d96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d9a:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003d9e:	6812      	ldr	r2, [r2, #0]
 8003da0:	fab2 f282 	clz	r2, r2
 8003da4:	b2d2      	uxtb	r2, r2
 8003da6:	f042 0220 	orr.w	r2, r2, #32
 8003daa:	b2d2      	uxtb	r2, r2
 8003dac:	f002 021f 	and.w	r2, r2, #31
 8003db0:	2101      	movs	r1, #1
 8003db2:	fa01 f202 	lsl.w	r2, r1, r2
 8003db6:	4013      	ands	r3, r2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f43f af7f 	beq.w	8003cbc <HAL_RCC_OscConfig+0xdd8>
 8003dbe:	e0dd      	b.n	8003f7c <HAL_RCC_OscConfig+0x1098>
 8003dc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dc4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003dc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003dcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dd2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	fa93 f2a3 	rbit	r2, r3
 8003ddc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003de0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003de4:	601a      	str	r2, [r3, #0]
  return result;
 8003de6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dea:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003dee:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df0:	fab3 f383 	clz	r3, r3
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003dfa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	461a      	mov	r2, r3
 8003e02:	2300      	movs	r3, #0
 8003e04:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e06:	f7fc febf 	bl	8000b88 <HAL_GetTick>
 8003e0a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e0e:	e009      	b.n	8003e24 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e10:	f7fc feba 	bl	8000b88 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e0ac      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
 8003e24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e28:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003e2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e36:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	fa93 f2a3 	rbit	r2, r3
 8003e40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e44:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003e48:	601a      	str	r2, [r3, #0]
  return result;
 8003e4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e4e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003e52:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e54:	fab3 f383 	clz	r3, r3
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d102      	bne.n	8003e6e <HAL_RCC_OscConfig+0xf8a>
 8003e68:	4b47      	ldr	r3, [pc, #284]	; (8003f88 <HAL_RCC_OscConfig+0x10a4>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	e027      	b.n	8003ebe <HAL_RCC_OscConfig+0xfda>
 8003e6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e72:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003e76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e80:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	fa93 f2a3 	rbit	r2, r3
 8003e8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e8e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003e92:	601a      	str	r2, [r3, #0]
 8003e94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e98:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003e9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ea6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	fa93 f2a3 	rbit	r2, r3
 8003eb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eb4:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8003eb8:	601a      	str	r2, [r3, #0]
 8003eba:	4b33      	ldr	r3, [pc, #204]	; (8003f88 <HAL_RCC_OscConfig+0x10a4>)
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ec2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003ec6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003eca:	6011      	str	r1, [r2, #0]
 8003ecc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ed0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003ed4:	6812      	ldr	r2, [r2, #0]
 8003ed6:	fa92 f1a2 	rbit	r1, r2
 8003eda:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ede:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003ee2:	6011      	str	r1, [r2, #0]
  return result;
 8003ee4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ee8:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003eec:	6812      	ldr	r2, [r2, #0]
 8003eee:	fab2 f282 	clz	r2, r2
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	f042 0220 	orr.w	r2, r2, #32
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	f002 021f 	and.w	r2, r2, #31
 8003efe:	2101      	movs	r1, #1
 8003f00:	fa01 f202 	lsl.w	r2, r1, r2
 8003f04:	4013      	ands	r3, r2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d182      	bne.n	8003e10 <HAL_RCC_OscConfig+0xf2c>
 8003f0a:	e037      	b.n	8003f7c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f10:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e02e      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f20:	4b19      	ldr	r3, [pc, #100]	; (8003f88 <HAL_RCC_OscConfig+0x10a4>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003f28:	4b17      	ldr	r3, [pc, #92]	; (8003f88 <HAL_RCC_OscConfig+0x10a4>)
 8003f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f30:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003f34:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003f38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f3c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d117      	bne.n	8003f78 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003f48:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003f4c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f54:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d10b      	bne.n	8003f78 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003f60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f64:	f003 020f 	and.w	r2, r3, #15
 8003f68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f6c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d001      	beq.n	8003f7c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e000      	b.n	8003f7e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	40021000 	.word	0x40021000

08003f8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b09e      	sub	sp, #120	; 0x78
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e162      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fa4:	4b90      	ldr	r3, [pc, #576]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d910      	bls.n	8003fd4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb2:	4b8d      	ldr	r3, [pc, #564]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f023 0207 	bic.w	r2, r3, #7
 8003fba:	498b      	ldr	r1, [pc, #556]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc2:	4b89      	ldr	r3, [pc, #548]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0307 	and.w	r3, r3, #7
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d001      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e14a      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d008      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe0:	4b82      	ldr	r3, [pc, #520]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	497f      	ldr	r1, [pc, #508]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 80dc 	beq.w	80041b8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d13c      	bne.n	8004082 <HAL_RCC_ClockConfig+0xf6>
 8004008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800400c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004010:	fa93 f3a3 	rbit	r3, r3
 8004014:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004018:	fab3 f383 	clz	r3, r3
 800401c:	b2db      	uxtb	r3, r3
 800401e:	095b      	lsrs	r3, r3, #5
 8004020:	b2db      	uxtb	r3, r3
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b01      	cmp	r3, #1
 800402a:	d102      	bne.n	8004032 <HAL_RCC_ClockConfig+0xa6>
 800402c:	4b6f      	ldr	r3, [pc, #444]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	e00f      	b.n	8004052 <HAL_RCC_ClockConfig+0xc6>
 8004032:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004036:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004038:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800403a:	fa93 f3a3 	rbit	r3, r3
 800403e:	667b      	str	r3, [r7, #100]	; 0x64
 8004040:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004044:	663b      	str	r3, [r7, #96]	; 0x60
 8004046:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004048:	fa93 f3a3 	rbit	r3, r3
 800404c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800404e:	4b67      	ldr	r3, [pc, #412]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004052:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004056:	65ba      	str	r2, [r7, #88]	; 0x58
 8004058:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800405a:	fa92 f2a2 	rbit	r2, r2
 800405e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004060:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004062:	fab2 f282 	clz	r2, r2
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	f042 0220 	orr.w	r2, r2, #32
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	f002 021f 	and.w	r2, r2, #31
 8004072:	2101      	movs	r1, #1
 8004074:	fa01 f202 	lsl.w	r2, r1, r2
 8004078:	4013      	ands	r3, r2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d17b      	bne.n	8004176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e0f3      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d13c      	bne.n	8004104 <HAL_RCC_ClockConfig+0x178>
 800408a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800408e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004092:	fa93 f3a3 	rbit	r3, r3
 8004096:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	fab3 f383 	clz	r3, r3
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	095b      	lsrs	r3, r3, #5
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d102      	bne.n	80040b4 <HAL_RCC_ClockConfig+0x128>
 80040ae:	4b4f      	ldr	r3, [pc, #316]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	e00f      	b.n	80040d4 <HAL_RCC_ClockConfig+0x148>
 80040b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040b8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	647b      	str	r3, [r7, #68]	; 0x44
 80040c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040c6:	643b      	str	r3, [r7, #64]	; 0x40
 80040c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ca:	fa93 f3a3 	rbit	r3, r3
 80040ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040d0:	4b46      	ldr	r3, [pc, #280]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 80040d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040d8:	63ba      	str	r2, [r7, #56]	; 0x38
 80040da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040dc:	fa92 f2a2 	rbit	r2, r2
 80040e0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80040e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040e4:	fab2 f282 	clz	r2, r2
 80040e8:	b2d2      	uxtb	r2, r2
 80040ea:	f042 0220 	orr.w	r2, r2, #32
 80040ee:	b2d2      	uxtb	r2, r2
 80040f0:	f002 021f 	and.w	r2, r2, #31
 80040f4:	2101      	movs	r1, #1
 80040f6:	fa01 f202 	lsl.w	r2, r1, r2
 80040fa:	4013      	ands	r3, r2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d13a      	bne.n	8004176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e0b2      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
 8004104:	2302      	movs	r3, #2
 8004106:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410a:	fa93 f3a3 	rbit	r3, r3
 800410e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004112:	fab3 f383 	clz	r3, r3
 8004116:	b2db      	uxtb	r3, r3
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	b2db      	uxtb	r3, r3
 800411c:	f043 0301 	orr.w	r3, r3, #1
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b01      	cmp	r3, #1
 8004124:	d102      	bne.n	800412c <HAL_RCC_ClockConfig+0x1a0>
 8004126:	4b31      	ldr	r3, [pc, #196]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	e00d      	b.n	8004148 <HAL_RCC_ClockConfig+0x1bc>
 800412c:	2302      	movs	r3, #2
 800412e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004132:	fa93 f3a3 	rbit	r3, r3
 8004136:	627b      	str	r3, [r7, #36]	; 0x24
 8004138:	2302      	movs	r3, #2
 800413a:	623b      	str	r3, [r7, #32]
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	fa93 f3a3 	rbit	r3, r3
 8004142:	61fb      	str	r3, [r7, #28]
 8004144:	4b29      	ldr	r3, [pc, #164]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004148:	2202      	movs	r2, #2
 800414a:	61ba      	str	r2, [r7, #24]
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	fa92 f2a2 	rbit	r2, r2
 8004152:	617a      	str	r2, [r7, #20]
  return result;
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	fab2 f282 	clz	r2, r2
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	f042 0220 	orr.w	r2, r2, #32
 8004160:	b2d2      	uxtb	r2, r2
 8004162:	f002 021f 	and.w	r2, r2, #31
 8004166:	2101      	movs	r1, #1
 8004168:	fa01 f202 	lsl.w	r2, r1, r2
 800416c:	4013      	ands	r3, r2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e079      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004176:	4b1d      	ldr	r3, [pc, #116]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f023 0203 	bic.w	r2, r3, #3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	491a      	ldr	r1, [pc, #104]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004184:	4313      	orrs	r3, r2
 8004186:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004188:	f7fc fcfe 	bl	8000b88 <HAL_GetTick>
 800418c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418e:	e00a      	b.n	80041a6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004190:	f7fc fcfa 	bl	8000b88 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	f241 3288 	movw	r2, #5000	; 0x1388
 800419e:	4293      	cmp	r3, r2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e061      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041a6:	4b11      	ldr	r3, [pc, #68]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f003 020c 	and.w	r2, r3, #12
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d1eb      	bne.n	8004190 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041b8:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d214      	bcs.n	80041f0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c6:	4b08      	ldr	r3, [pc, #32]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f023 0207 	bic.w	r2, r3, #7
 80041ce:	4906      	ldr	r1, [pc, #24]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041d6:	4b04      	ldr	r3, [pc, #16]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0307 	and.w	r3, r3, #7
 80041de:	683a      	ldr	r2, [r7, #0]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d005      	beq.n	80041f0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e040      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
 80041e8:	40022000 	.word	0x40022000
 80041ec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041fc:	4b1d      	ldr	r3, [pc, #116]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	491a      	ldr	r1, [pc, #104]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 800420a:	4313      	orrs	r3, r2
 800420c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d009      	beq.n	800422e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800421a:	4b16      	ldr	r3, [pc, #88]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4912      	ldr	r1, [pc, #72]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 800422a:	4313      	orrs	r3, r2
 800422c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800422e:	f000 f829 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 8004232:	4601      	mov	r1, r0
 8004234:	4b0f      	ldr	r3, [pc, #60]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800423c:	22f0      	movs	r2, #240	; 0xf0
 800423e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	fa92 f2a2 	rbit	r2, r2
 8004246:	60fa      	str	r2, [r7, #12]
  return result;
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	fab2 f282 	clz	r2, r2
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	40d3      	lsrs	r3, r2
 8004252:	4a09      	ldr	r2, [pc, #36]	; (8004278 <HAL_RCC_ClockConfig+0x2ec>)
 8004254:	5cd3      	ldrb	r3, [r2, r3]
 8004256:	fa21 f303 	lsr.w	r3, r1, r3
 800425a:	4a08      	ldr	r2, [pc, #32]	; (800427c <HAL_RCC_ClockConfig+0x2f0>)
 800425c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800425e:	4b08      	ldr	r3, [pc, #32]	; (8004280 <HAL_RCC_ClockConfig+0x2f4>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fc fc4c 	bl	8000b00 <HAL_InitTick>
  
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3778      	adds	r7, #120	; 0x78
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40021000 	.word	0x40021000
 8004278:	0800ad50 	.word	0x0800ad50
 800427c:	20000000 	.word	0x20000000
 8004280:	20000004 	.word	0x20000004

08004284 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004284:	b480      	push	{r7}
 8004286:	b08b      	sub	sp, #44	; 0x2c
 8004288:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	2300      	movs	r3, #0
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	2300      	movs	r3, #0
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800429a:	2300      	movs	r3, #0
 800429c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800429e:	4b2a      	ldr	r3, [pc, #168]	; (8004348 <HAL_RCC_GetSysClockFreq+0xc4>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d002      	beq.n	80042b4 <HAL_RCC_GetSysClockFreq+0x30>
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d003      	beq.n	80042ba <HAL_RCC_GetSysClockFreq+0x36>
 80042b2:	e03f      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042b4:	4b25      	ldr	r3, [pc, #148]	; (800434c <HAL_RCC_GetSysClockFreq+0xc8>)
 80042b6:	623b      	str	r3, [r7, #32]
      break;
 80042b8:	e03f      	b.n	800433a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80042c0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80042c4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	fa92 f2a2 	rbit	r2, r2
 80042cc:	607a      	str	r2, [r7, #4]
  return result;
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	fab2 f282 	clz	r2, r2
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	40d3      	lsrs	r3, r2
 80042d8:	4a1d      	ldr	r2, [pc, #116]	; (8004350 <HAL_RCC_GetSysClockFreq+0xcc>)
 80042da:	5cd3      	ldrb	r3, [r2, r3]
 80042dc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80042de:	4b1a      	ldr	r3, [pc, #104]	; (8004348 <HAL_RCC_GetSysClockFreq+0xc4>)
 80042e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e2:	f003 030f 	and.w	r3, r3, #15
 80042e6:	220f      	movs	r2, #15
 80042e8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	fa92 f2a2 	rbit	r2, r2
 80042f0:	60fa      	str	r2, [r7, #12]
  return result;
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	fab2 f282 	clz	r2, r2
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	40d3      	lsrs	r3, r2
 80042fc:	4a15      	ldr	r2, [pc, #84]	; (8004354 <HAL_RCC_GetSysClockFreq+0xd0>)
 80042fe:	5cd3      	ldrb	r3, [r2, r3]
 8004300:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d008      	beq.n	800431e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800430c:	4a0f      	ldr	r2, [pc, #60]	; (800434c <HAL_RCC_GetSysClockFreq+0xc8>)
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	fbb2 f2f3 	udiv	r2, r2, r3
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	fb02 f303 	mul.w	r3, r2, r3
 800431a:	627b      	str	r3, [r7, #36]	; 0x24
 800431c:	e007      	b.n	800432e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800431e:	4a0b      	ldr	r2, [pc, #44]	; (800434c <HAL_RCC_GetSysClockFreq+0xc8>)
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	fbb2 f2f3 	udiv	r2, r2, r3
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	fb02 f303 	mul.w	r3, r2, r3
 800432c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	623b      	str	r3, [r7, #32]
      break;
 8004332:	e002      	b.n	800433a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004334:	4b05      	ldr	r3, [pc, #20]	; (800434c <HAL_RCC_GetSysClockFreq+0xc8>)
 8004336:	623b      	str	r3, [r7, #32]
      break;
 8004338:	bf00      	nop
    }
  }
  return sysclockfreq;
 800433a:	6a3b      	ldr	r3, [r7, #32]
}
 800433c:	4618      	mov	r0, r3
 800433e:	372c      	adds	r7, #44	; 0x2c
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	40021000 	.word	0x40021000
 800434c:	007a1200 	.word	0x007a1200
 8004350:	0800ad60 	.word	0x0800ad60
 8004354:	0800ad70 	.word	0x0800ad70

08004358 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b092      	sub	sp, #72	; 0x48
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004368:	2300      	movs	r3, #0
 800436a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004376:	2b00      	cmp	r3, #0
 8004378:	f000 80d4 	beq.w	8004524 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800437c:	4b4e      	ldr	r3, [pc, #312]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10e      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004388:	4b4b      	ldr	r3, [pc, #300]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	4a4a      	ldr	r2, [pc, #296]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800438e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004392:	61d3      	str	r3, [r2, #28]
 8004394:	4b48      	ldr	r3, [pc, #288]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004396:	69db      	ldr	r3, [r3, #28]
 8004398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a6:	4b45      	ldr	r3, [pc, #276]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d118      	bne.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043b2:	4b42      	ldr	r3, [pc, #264]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a41      	ldr	r2, [pc, #260]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043bc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043be:	f7fc fbe3 	bl	8000b88 <HAL_GetTick>
 80043c2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c4:	e008      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043c6:	f7fc fbdf 	bl	8000b88 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b64      	cmp	r3, #100	; 0x64
 80043d2:	d901      	bls.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e1d6      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d8:	4b38      	ldr	r3, [pc, #224]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d0f0      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043e4:	4b34      	ldr	r3, [pc, #208]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 8084 	beq.w	80044fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004400:	429a      	cmp	r2, r3
 8004402:	d07c      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004404:	4b2c      	ldr	r3, [pc, #176]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004406:	6a1b      	ldr	r3, [r3, #32]
 8004408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800440c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800440e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004412:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004416:	fa93 f3a3 	rbit	r3, r3
 800441a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800441c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800441e:	fab3 f383 	clz	r3, r3
 8004422:	b2db      	uxtb	r3, r3
 8004424:	461a      	mov	r2, r3
 8004426:	4b26      	ldr	r3, [pc, #152]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004428:	4413      	add	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	461a      	mov	r2, r3
 800442e:	2301      	movs	r3, #1
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004436:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800443a:	fa93 f3a3 	rbit	r3, r3
 800443e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004442:	fab3 f383 	clz	r3, r3
 8004446:	b2db      	uxtb	r3, r3
 8004448:	461a      	mov	r2, r3
 800444a:	4b1d      	ldr	r3, [pc, #116]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800444c:	4413      	add	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	461a      	mov	r2, r3
 8004452:	2300      	movs	r3, #0
 8004454:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004456:	4a18      	ldr	r2, [pc, #96]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004458:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800445a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800445c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d04b      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004466:	f7fc fb8f 	bl	8000b88 <HAL_GetTick>
 800446a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800446c:	e00a      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800446e:	f7fc fb8b 	bl	8000b88 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	f241 3288 	movw	r2, #5000	; 0x1388
 800447c:	4293      	cmp	r3, r2
 800447e:	d901      	bls.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e180      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004484:	2302      	movs	r3, #2
 8004486:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800448a:	fa93 f3a3 	rbit	r3, r3
 800448e:	627b      	str	r3, [r7, #36]	; 0x24
 8004490:	2302      	movs	r3, #2
 8004492:	623b      	str	r3, [r7, #32]
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	fa93 f3a3 	rbit	r3, r3
 800449a:	61fb      	str	r3, [r7, #28]
  return result;
 800449c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449e:	fab3 f383 	clz	r3, r3
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	095b      	lsrs	r3, r3, #5
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	f043 0302 	orr.w	r3, r3, #2
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d108      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80044b2:	4b01      	ldr	r3, [pc, #4]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	e00d      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80044b8:	40021000 	.word	0x40021000
 80044bc:	40007000 	.word	0x40007000
 80044c0:	10908100 	.word	0x10908100
 80044c4:	2302      	movs	r3, #2
 80044c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c8:	69bb      	ldr	r3, [r7, #24]
 80044ca:	fa93 f3a3 	rbit	r3, r3
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	4b9a      	ldr	r3, [pc, #616]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	2202      	movs	r2, #2
 80044d6:	613a      	str	r2, [r7, #16]
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	fa92 f2a2 	rbit	r2, r2
 80044de:	60fa      	str	r2, [r7, #12]
  return result;
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	fab2 f282 	clz	r2, r2
 80044e6:	b2d2      	uxtb	r2, r2
 80044e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	f002 021f 	and.w	r2, r2, #31
 80044f2:	2101      	movs	r1, #1
 80044f4:	fa01 f202 	lsl.w	r2, r1, r2
 80044f8:	4013      	ands	r3, r2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d0b7      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80044fe:	4b8f      	ldr	r3, [pc, #572]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	498c      	ldr	r1, [pc, #560]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800450c:	4313      	orrs	r3, r2
 800450e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004510:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004514:	2b01      	cmp	r3, #1
 8004516:	d105      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004518:	4b88      	ldr	r3, [pc, #544]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	4a87      	ldr	r2, [pc, #540]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800451e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004522:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0301 	and.w	r3, r3, #1
 800452c:	2b00      	cmp	r3, #0
 800452e:	d008      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004530:	4b82      	ldr	r3, [pc, #520]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004534:	f023 0203 	bic.w	r2, r3, #3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	497f      	ldr	r1, [pc, #508]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800453e:	4313      	orrs	r3, r2
 8004540:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d008      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800454e:	4b7b      	ldr	r3, [pc, #492]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004552:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	4978      	ldr	r1, [pc, #480]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800455c:	4313      	orrs	r3, r2
 800455e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b00      	cmp	r3, #0
 800456a:	d008      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800456c:	4b73      	ldr	r3, [pc, #460]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004570:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	4970      	ldr	r1, [pc, #448]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800457a:	4313      	orrs	r3, r2
 800457c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	2b00      	cmp	r3, #0
 8004588:	d008      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800458a:	4b6c      	ldr	r3, [pc, #432]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800458c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458e:	f023 0210 	bic.w	r2, r3, #16
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	4969      	ldr	r1, [pc, #420]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004598:	4313      	orrs	r3, r2
 800459a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d008      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80045a8:	4b64      	ldr	r3, [pc, #400]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b4:	4961      	ldr	r1, [pc, #388]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d008      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045c6:	4b5d      	ldr	r3, [pc, #372]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ca:	f023 0220 	bic.w	r2, r3, #32
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	495a      	ldr	r1, [pc, #360]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d008      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045e4:	4b55      	ldr	r3, [pc, #340]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f0:	4952      	ldr	r1, [pc, #328]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0308 	and.w	r3, r3, #8
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d008      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004602:	4b4e      	ldr	r3, [pc, #312]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	494b      	ldr	r1, [pc, #300]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004610:	4313      	orrs	r3, r2
 8004612:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0310 	and.w	r3, r3, #16
 800461c:	2b00      	cmp	r3, #0
 800461e:	d008      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004620:	4b46      	ldr	r3, [pc, #280]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004624:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	4943      	ldr	r1, [pc, #268]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800462e:	4313      	orrs	r3, r2
 8004630:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800463a:	2b00      	cmp	r3, #0
 800463c:	d008      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800463e:	4b3f      	ldr	r3, [pc, #252]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464a:	493c      	ldr	r1, [pc, #240]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800464c:	4313      	orrs	r3, r2
 800464e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004658:	2b00      	cmp	r3, #0
 800465a:	d008      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800465c:	4b37      	ldr	r3, [pc, #220]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004668:	4934      	ldr	r1, [pc, #208]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800466a:	4313      	orrs	r3, r2
 800466c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004676:	2b00      	cmp	r3, #0
 8004678:	d008      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800467a:	4b30      	ldr	r3, [pc, #192]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800467c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004686:	492d      	ldr	r1, [pc, #180]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004688:	4313      	orrs	r3, r2
 800468a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d008      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004698:	4b28      	ldr	r3, [pc, #160]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800469a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a4:	4925      	ldr	r1, [pc, #148]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d008      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80046b6:	4b21      	ldr	r3, [pc, #132]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ba:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c2:	491e      	ldr	r1, [pc, #120]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d008      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80046d4:	4b19      	ldr	r3, [pc, #100]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	4916      	ldr	r1, [pc, #88]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d008      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80046f2:	4b12      	ldr	r3, [pc, #72]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046fe:	490f      	ldr	r1, [pc, #60]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004700:	4313      	orrs	r3, r2
 8004702:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d008      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004710:	4b0a      	ldr	r3, [pc, #40]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004714:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471c:	4907      	ldr	r1, [pc, #28]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800471e:	4313      	orrs	r3, r2
 8004720:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00c      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800472e:	4b03      	ldr	r3, [pc, #12]	; (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	e002      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800473a:	bf00      	nop
 800473c:	40021000 	.word	0x40021000
 8004740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004742:	4913      	ldr	r1, [pc, #76]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004744:	4313      	orrs	r3, r2
 8004746:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d008      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004754:	4b0e      	ldr	r3, [pc, #56]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004758:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004760:	490b      	ldr	r1, [pc, #44]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004762:	4313      	orrs	r3, r2
 8004764:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d008      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004772:	4b07      	ldr	r3, [pc, #28]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800477e:	4904      	ldr	r1, [pc, #16]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004780:	4313      	orrs	r3, r2
 8004782:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3748      	adds	r7, #72	; 0x48
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000

08004794 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d101      	bne.n	80047a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e049      	b.n	800483a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d106      	bne.n	80047c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f7fc f862 	bl	8000884 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	3304      	adds	r3, #4
 80047d0:	4619      	mov	r1, r3
 80047d2:	4610      	mov	r0, r2
 80047d4:	f000 fc52 	bl	800507c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6a1a      	ldr	r2, [r3, #32]
 8004850:	f241 1311 	movw	r3, #4369	; 0x1111
 8004854:	4013      	ands	r3, r2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10f      	bne.n	800487a <HAL_TIM_Base_Stop+0x38>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	6a1a      	ldr	r2, [r3, #32]
 8004860:	f240 4344 	movw	r3, #1092	; 0x444
 8004864:	4013      	ands	r3, r2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d107      	bne.n	800487a <HAL_TIM_Base_Stop+0x38>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0201 	bic.w	r2, r2, #1
 8004878:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d001      	beq.n	80048a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e04f      	b.n	8004948 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a23      	ldr	r2, [pc, #140]	; (8004954 <HAL_TIM_Base_Start_IT+0xc4>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d01d      	beq.n	8004906 <HAL_TIM_Base_Start_IT+0x76>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d2:	d018      	beq.n	8004906 <HAL_TIM_Base_Start_IT+0x76>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a1f      	ldr	r2, [pc, #124]	; (8004958 <HAL_TIM_Base_Start_IT+0xc8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d013      	beq.n	8004906 <HAL_TIM_Base_Start_IT+0x76>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a1e      	ldr	r2, [pc, #120]	; (800495c <HAL_TIM_Base_Start_IT+0xcc>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d00e      	beq.n	8004906 <HAL_TIM_Base_Start_IT+0x76>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1c      	ldr	r2, [pc, #112]	; (8004960 <HAL_TIM_Base_Start_IT+0xd0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d009      	beq.n	8004906 <HAL_TIM_Base_Start_IT+0x76>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a1b      	ldr	r2, [pc, #108]	; (8004964 <HAL_TIM_Base_Start_IT+0xd4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d004      	beq.n	8004906 <HAL_TIM_Base_Start_IT+0x76>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a19      	ldr	r2, [pc, #100]	; (8004968 <HAL_TIM_Base_Start_IT+0xd8>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d115      	bne.n	8004932 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	4b17      	ldr	r3, [pc, #92]	; (800496c <HAL_TIM_Base_Start_IT+0xdc>)
 800490e:	4013      	ands	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b06      	cmp	r3, #6
 8004916:	d015      	beq.n	8004944 <HAL_TIM_Base_Start_IT+0xb4>
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800491e:	d011      	beq.n	8004944 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0201 	orr.w	r2, r2, #1
 800492e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004930:	e008      	b.n	8004944 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f042 0201 	orr.w	r2, r2, #1
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	e000      	b.n	8004946 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004944:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004946:	2300      	movs	r3, #0
}
 8004948:	4618      	mov	r0, r3
 800494a:	3714      	adds	r7, #20
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	40012c00 	.word	0x40012c00
 8004958:	40000400 	.word	0x40000400
 800495c:	40000800 	.word	0x40000800
 8004960:	40013400 	.word	0x40013400
 8004964:	40014000 	.word	0x40014000
 8004968:	40015000 	.word	0x40015000
 800496c:	00010007 	.word	0x00010007

08004970 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d101      	bne.n	8004982 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e049      	b.n	8004a16 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d106      	bne.n	800499c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f841 	bl	8004a1e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	3304      	adds	r3, #4
 80049ac:	4619      	mov	r1, r3
 80049ae:	4610      	mov	r0, r2
 80049b0:	f000 fb64 	bl	800507c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b082      	sub	sp, #8
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d122      	bne.n	8004a8e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d11b      	bne.n	8004a8e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f06f 0202 	mvn.w	r2, #2
 8004a5e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	f003 0303 	and.w	r3, r3, #3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 fae2 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004a7a:	e005      	b.n	8004a88 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 fad4 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 fae5 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	f003 0304 	and.w	r3, r3, #4
 8004a98:	2b04      	cmp	r3, #4
 8004a9a:	d122      	bne.n	8004ae2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d11b      	bne.n	8004ae2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f06f 0204 	mvn.w	r2, #4
 8004ab2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 fab8 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004ace:	e005      	b.n	8004adc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 faaa 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fabb 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d122      	bne.n	8004b36 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	f003 0308 	and.w	r3, r3, #8
 8004afa:	2b08      	cmp	r3, #8
 8004afc:	d11b      	bne.n	8004b36 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f06f 0208 	mvn.w	r2, #8
 8004b06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2204      	movs	r2, #4
 8004b0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	f003 0303 	and.w	r3, r3, #3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fa8e 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004b22:	e005      	b.n	8004b30 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fa80 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fa91 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f003 0310 	and.w	r3, r3, #16
 8004b40:	2b10      	cmp	r3, #16
 8004b42:	d122      	bne.n	8004b8a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f003 0310 	and.w	r3, r3, #16
 8004b4e:	2b10      	cmp	r3, #16
 8004b50:	d11b      	bne.n	8004b8a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f06f 0210 	mvn.w	r2, #16
 8004b5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2208      	movs	r2, #8
 8004b60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d003      	beq.n	8004b78 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 fa64 	bl	800503e <HAL_TIM_IC_CaptureCallback>
 8004b76:	e005      	b.n	8004b84 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fa56 	bl	800502a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 fa67 	bl	8005052 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d10e      	bne.n	8004bb6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d107      	bne.n	8004bb6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f06f 0201 	mvn.w	r2, #1
 8004bae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f7fb fced 	bl	8000590 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc0:	2b80      	cmp	r3, #128	; 0x80
 8004bc2:	d10e      	bne.n	8004be2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bce:	2b80      	cmp	r3, #128	; 0x80
 8004bd0:	d107      	bne.n	8004be2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 ffa7 	bl	8005b30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bf0:	d10e      	bne.n	8004c10 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfc:	2b80      	cmp	r3, #128	; 0x80
 8004bfe:	d107      	bne.n	8004c10 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 ff9a 	bl	8005b44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1a:	2b40      	cmp	r3, #64	; 0x40
 8004c1c:	d10e      	bne.n	8004c3c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c28:	2b40      	cmp	r3, #64	; 0x40
 8004c2a:	d107      	bne.n	8004c3c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 fa15 	bl	8005066 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	2b20      	cmp	r3, #32
 8004c48:	d10e      	bne.n	8004c68 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f003 0320 	and.w	r3, r3, #32
 8004c54:	2b20      	cmp	r3, #32
 8004c56:	d107      	bne.n	8004c68 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f06f 0220 	mvn.w	r2, #32
 8004c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 ff5a 	bl	8005b1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c68:	bf00      	nop
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d101      	bne.n	8004c8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	e0ff      	b.n	8004e8e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b14      	cmp	r3, #20
 8004c9a:	f200 80f0 	bhi.w	8004e7e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004c9e:	a201      	add	r2, pc, #4	; (adr r2, 8004ca4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca4:	08004cf9 	.word	0x08004cf9
 8004ca8:	08004e7f 	.word	0x08004e7f
 8004cac:	08004e7f 	.word	0x08004e7f
 8004cb0:	08004e7f 	.word	0x08004e7f
 8004cb4:	08004d39 	.word	0x08004d39
 8004cb8:	08004e7f 	.word	0x08004e7f
 8004cbc:	08004e7f 	.word	0x08004e7f
 8004cc0:	08004e7f 	.word	0x08004e7f
 8004cc4:	08004d7b 	.word	0x08004d7b
 8004cc8:	08004e7f 	.word	0x08004e7f
 8004ccc:	08004e7f 	.word	0x08004e7f
 8004cd0:	08004e7f 	.word	0x08004e7f
 8004cd4:	08004dbb 	.word	0x08004dbb
 8004cd8:	08004e7f 	.word	0x08004e7f
 8004cdc:	08004e7f 	.word	0x08004e7f
 8004ce0:	08004e7f 	.word	0x08004e7f
 8004ce4:	08004dfd 	.word	0x08004dfd
 8004ce8:	08004e7f 	.word	0x08004e7f
 8004cec:	08004e7f 	.word	0x08004e7f
 8004cf0:	08004e7f 	.word	0x08004e7f
 8004cf4:	08004e3d 	.word	0x08004e3d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68b9      	ldr	r1, [r7, #8]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fa5a 	bl	80051b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	699a      	ldr	r2, [r3, #24]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0208 	orr.w	r2, r2, #8
 8004d12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0204 	bic.w	r2, r2, #4
 8004d22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6999      	ldr	r1, [r3, #24]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	691a      	ldr	r2, [r3, #16]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	619a      	str	r2, [r3, #24]
      break;
 8004d36:	e0a5      	b.n	8004e84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68b9      	ldr	r1, [r7, #8]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 fad4 	bl	80052ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699a      	ldr	r2, [r3, #24]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6999      	ldr	r1, [r3, #24]
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	021a      	lsls	r2, r3, #8
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	619a      	str	r2, [r3, #24]
      break;
 8004d78:	e084      	b.n	8004e84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68b9      	ldr	r1, [r7, #8]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 fb47 	bl	8005414 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69da      	ldr	r2, [r3, #28]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f042 0208 	orr.w	r2, r2, #8
 8004d94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	69da      	ldr	r2, [r3, #28]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0204 	bic.w	r2, r2, #4
 8004da4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	69d9      	ldr	r1, [r3, #28]
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	691a      	ldr	r2, [r3, #16]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	61da      	str	r2, [r3, #28]
      break;
 8004db8:	e064      	b.n	8004e84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68b9      	ldr	r1, [r7, #8]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 fbb9 	bl	8005538 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	69da      	ldr	r2, [r3, #28]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69da      	ldr	r2, [r3, #28]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004de4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	69d9      	ldr	r1, [r3, #28]
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	021a      	lsls	r2, r3, #8
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	61da      	str	r2, [r3, #28]
      break;
 8004dfa:	e043      	b.n	8004e84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68b9      	ldr	r1, [r7, #8]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 fc08 	bl	8005618 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f042 0208 	orr.w	r2, r2, #8
 8004e16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0204 	bic.w	r2, r2, #4
 8004e26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	691a      	ldr	r2, [r3, #16]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	430a      	orrs	r2, r1
 8004e38:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004e3a:	e023      	b.n	8004e84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 fc52 	bl	80056ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e56:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e66:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	021a      	lsls	r2, r3, #8
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004e7c:	e002      	b.n	8004e84 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	75fb      	strb	r3, [r7, #23]
      break;
 8004e82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3718      	adds	r7, #24
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop

08004e98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <HAL_TIM_ConfigClockSource+0x1c>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	e0b6      	b.n	8005022 <HAL_TIM_ConfigClockSource+0x18a>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ed2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ed6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ede:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ef0:	d03e      	beq.n	8004f70 <HAL_TIM_ConfigClockSource+0xd8>
 8004ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ef6:	f200 8087 	bhi.w	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004efe:	f000 8086 	beq.w	800500e <HAL_TIM_ConfigClockSource+0x176>
 8004f02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f06:	d87f      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004f08:	2b70      	cmp	r3, #112	; 0x70
 8004f0a:	d01a      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0xaa>
 8004f0c:	2b70      	cmp	r3, #112	; 0x70
 8004f0e:	d87b      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004f10:	2b60      	cmp	r3, #96	; 0x60
 8004f12:	d050      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x11e>
 8004f14:	2b60      	cmp	r3, #96	; 0x60
 8004f16:	d877      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004f18:	2b50      	cmp	r3, #80	; 0x50
 8004f1a:	d03c      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0xfe>
 8004f1c:	2b50      	cmp	r3, #80	; 0x50
 8004f1e:	d873      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004f20:	2b40      	cmp	r3, #64	; 0x40
 8004f22:	d058      	beq.n	8004fd6 <HAL_TIM_ConfigClockSource+0x13e>
 8004f24:	2b40      	cmp	r3, #64	; 0x40
 8004f26:	d86f      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004f28:	2b30      	cmp	r3, #48	; 0x30
 8004f2a:	d064      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15e>
 8004f2c:	2b30      	cmp	r3, #48	; 0x30
 8004f2e:	d86b      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d060      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15e>
 8004f34:	2b20      	cmp	r3, #32
 8004f36:	d867      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d05c      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15e>
 8004f3c:	2b10      	cmp	r3, #16
 8004f3e:	d05a      	beq.n	8004ff6 <HAL_TIM_ConfigClockSource+0x15e>
 8004f40:	e062      	b.n	8005008 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f52:	f000 fcb1 	bl	80058b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	609a      	str	r2, [r3, #8]
      break;
 8004f6e:	e04f      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f80:	f000 fc9a 	bl	80058b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f92:	609a      	str	r2, [r3, #8]
      break;
 8004f94:	e03c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f000 fc0e 	bl	80057c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2150      	movs	r1, #80	; 0x50
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 fc67 	bl	8005882 <TIM_ITRx_SetConfig>
      break;
 8004fb4:	e02c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	f000 fc2d 	bl	8005822 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2160      	movs	r1, #96	; 0x60
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 fc57 	bl	8005882 <TIM_ITRx_SetConfig>
      break;
 8004fd4:	e01c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f000 fbee 	bl	80057c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2140      	movs	r1, #64	; 0x40
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 fc47 	bl	8005882 <TIM_ITRx_SetConfig>
      break;
 8004ff4:	e00c      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4619      	mov	r1, r3
 8005000:	4610      	mov	r0, r2
 8005002:	f000 fc3e 	bl	8005882 <TIM_ITRx_SetConfig>
      break;
 8005006:	e003      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	73fb      	strb	r3, [r7, #15]
      break;
 800500c:	e000      	b.n	8005010 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800500e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005020:	7bfb      	ldrb	r3, [r7, #15]
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
	...

0800507c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a42      	ldr	r2, [pc, #264]	; (8005198 <TIM_Base_SetConfig+0x11c>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d013      	beq.n	80050bc <TIM_Base_SetConfig+0x40>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800509a:	d00f      	beq.n	80050bc <TIM_Base_SetConfig+0x40>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a3f      	ldr	r2, [pc, #252]	; (800519c <TIM_Base_SetConfig+0x120>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d00b      	beq.n	80050bc <TIM_Base_SetConfig+0x40>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a3e      	ldr	r2, [pc, #248]	; (80051a0 <TIM_Base_SetConfig+0x124>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d007      	beq.n	80050bc <TIM_Base_SetConfig+0x40>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a3d      	ldr	r2, [pc, #244]	; (80051a4 <TIM_Base_SetConfig+0x128>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d003      	beq.n	80050bc <TIM_Base_SetConfig+0x40>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a3c      	ldr	r2, [pc, #240]	; (80051a8 <TIM_Base_SetConfig+0x12c>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d108      	bne.n	80050ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a31      	ldr	r2, [pc, #196]	; (8005198 <TIM_Base_SetConfig+0x11c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d01f      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050dc:	d01b      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a2e      	ldr	r2, [pc, #184]	; (800519c <TIM_Base_SetConfig+0x120>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d017      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a2d      	ldr	r2, [pc, #180]	; (80051a0 <TIM_Base_SetConfig+0x124>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d013      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a2c      	ldr	r2, [pc, #176]	; (80051a4 <TIM_Base_SetConfig+0x128>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d00f      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a2c      	ldr	r2, [pc, #176]	; (80051ac <TIM_Base_SetConfig+0x130>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d00b      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a2b      	ldr	r2, [pc, #172]	; (80051b0 <TIM_Base_SetConfig+0x134>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d007      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a2a      	ldr	r2, [pc, #168]	; (80051b4 <TIM_Base_SetConfig+0x138>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d003      	beq.n	8005116 <TIM_Base_SetConfig+0x9a>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a25      	ldr	r2, [pc, #148]	; (80051a8 <TIM_Base_SetConfig+0x12c>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d108      	bne.n	8005128 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800511c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	4313      	orrs	r3, r2
 8005126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	689a      	ldr	r2, [r3, #8]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a12      	ldr	r2, [pc, #72]	; (8005198 <TIM_Base_SetConfig+0x11c>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d013      	beq.n	800517c <TIM_Base_SetConfig+0x100>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a13      	ldr	r2, [pc, #76]	; (80051a4 <TIM_Base_SetConfig+0x128>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d00f      	beq.n	800517c <TIM_Base_SetConfig+0x100>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a13      	ldr	r2, [pc, #76]	; (80051ac <TIM_Base_SetConfig+0x130>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d00b      	beq.n	800517c <TIM_Base_SetConfig+0x100>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a12      	ldr	r2, [pc, #72]	; (80051b0 <TIM_Base_SetConfig+0x134>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d007      	beq.n	800517c <TIM_Base_SetConfig+0x100>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a11      	ldr	r2, [pc, #68]	; (80051b4 <TIM_Base_SetConfig+0x138>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d003      	beq.n	800517c <TIM_Base_SetConfig+0x100>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a0c      	ldr	r2, [pc, #48]	; (80051a8 <TIM_Base_SetConfig+0x12c>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d103      	bne.n	8005184 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	691a      	ldr	r2, [r3, #16]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	615a      	str	r2, [r3, #20]
}
 800518a:	bf00      	nop
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	40012c00 	.word	0x40012c00
 800519c:	40000400 	.word	0x40000400
 80051a0:	40000800 	.word	0x40000800
 80051a4:	40013400 	.word	0x40013400
 80051a8:	40015000 	.word	0x40015000
 80051ac:	40014000 	.word	0x40014000
 80051b0:	40014400 	.word	0x40014400
 80051b4:	40014800 	.word	0x40014800

080051b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	f023 0201 	bic.w	r2, r3, #1
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f023 0303 	bic.w	r3, r3, #3
 80051f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f023 0302 	bic.w	r3, r3, #2
 8005204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	4313      	orrs	r3, r2
 800520e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a30      	ldr	r2, [pc, #192]	; (80052d4 <TIM_OC1_SetConfig+0x11c>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d013      	beq.n	8005240 <TIM_OC1_SetConfig+0x88>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a2f      	ldr	r2, [pc, #188]	; (80052d8 <TIM_OC1_SetConfig+0x120>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d00f      	beq.n	8005240 <TIM_OC1_SetConfig+0x88>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a2e      	ldr	r2, [pc, #184]	; (80052dc <TIM_OC1_SetConfig+0x124>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d00b      	beq.n	8005240 <TIM_OC1_SetConfig+0x88>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a2d      	ldr	r2, [pc, #180]	; (80052e0 <TIM_OC1_SetConfig+0x128>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d007      	beq.n	8005240 <TIM_OC1_SetConfig+0x88>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a2c      	ldr	r2, [pc, #176]	; (80052e4 <TIM_OC1_SetConfig+0x12c>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d003      	beq.n	8005240 <TIM_OC1_SetConfig+0x88>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a2b      	ldr	r2, [pc, #172]	; (80052e8 <TIM_OC1_SetConfig+0x130>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d10c      	bne.n	800525a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	f023 0308 	bic.w	r3, r3, #8
 8005246:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	f023 0304 	bic.w	r3, r3, #4
 8005258:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a1d      	ldr	r2, [pc, #116]	; (80052d4 <TIM_OC1_SetConfig+0x11c>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d013      	beq.n	800528a <TIM_OC1_SetConfig+0xd2>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a1c      	ldr	r2, [pc, #112]	; (80052d8 <TIM_OC1_SetConfig+0x120>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d00f      	beq.n	800528a <TIM_OC1_SetConfig+0xd2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a1b      	ldr	r2, [pc, #108]	; (80052dc <TIM_OC1_SetConfig+0x124>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d00b      	beq.n	800528a <TIM_OC1_SetConfig+0xd2>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a1a      	ldr	r2, [pc, #104]	; (80052e0 <TIM_OC1_SetConfig+0x128>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d007      	beq.n	800528a <TIM_OC1_SetConfig+0xd2>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a19      	ldr	r2, [pc, #100]	; (80052e4 <TIM_OC1_SetConfig+0x12c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d003      	beq.n	800528a <TIM_OC1_SetConfig+0xd2>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a18      	ldr	r2, [pc, #96]	; (80052e8 <TIM_OC1_SetConfig+0x130>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d111      	bne.n	80052ae <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	621a      	str	r2, [r3, #32]
}
 80052c8:	bf00      	nop
 80052ca:	371c      	adds	r7, #28
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr
 80052d4:	40012c00 	.word	0x40012c00
 80052d8:	40013400 	.word	0x40013400
 80052dc:	40014000 	.word	0x40014000
 80052e0:	40014400 	.word	0x40014400
 80052e4:	40014800 	.word	0x40014800
 80052e8:	40015000 	.word	0x40015000

080052ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	f023 0210 	bic.w	r2, r3, #16
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800531a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800531e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005326:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	021b      	lsls	r3, r3, #8
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	4313      	orrs	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f023 0320 	bic.w	r3, r3, #32
 800533a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	011b      	lsls	r3, r3, #4
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	4313      	orrs	r3, r2
 8005346:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a2c      	ldr	r2, [pc, #176]	; (80053fc <TIM_OC2_SetConfig+0x110>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d007      	beq.n	8005360 <TIM_OC2_SetConfig+0x74>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a2b      	ldr	r2, [pc, #172]	; (8005400 <TIM_OC2_SetConfig+0x114>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_OC2_SetConfig+0x74>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a2a      	ldr	r2, [pc, #168]	; (8005404 <TIM_OC2_SetConfig+0x118>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d10d      	bne.n	800537c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	011b      	lsls	r3, r3, #4
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	4313      	orrs	r3, r2
 8005372:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800537a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a1f      	ldr	r2, [pc, #124]	; (80053fc <TIM_OC2_SetConfig+0x110>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d013      	beq.n	80053ac <TIM_OC2_SetConfig+0xc0>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a1e      	ldr	r2, [pc, #120]	; (8005400 <TIM_OC2_SetConfig+0x114>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d00f      	beq.n	80053ac <TIM_OC2_SetConfig+0xc0>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a1e      	ldr	r2, [pc, #120]	; (8005408 <TIM_OC2_SetConfig+0x11c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d00b      	beq.n	80053ac <TIM_OC2_SetConfig+0xc0>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a1d      	ldr	r2, [pc, #116]	; (800540c <TIM_OC2_SetConfig+0x120>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d007      	beq.n	80053ac <TIM_OC2_SetConfig+0xc0>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a1c      	ldr	r2, [pc, #112]	; (8005410 <TIM_OC2_SetConfig+0x124>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d003      	beq.n	80053ac <TIM_OC2_SetConfig+0xc0>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a17      	ldr	r2, [pc, #92]	; (8005404 <TIM_OC2_SetConfig+0x118>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d113      	bne.n	80053d4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053b2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053ba:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	693a      	ldr	r2, [r7, #16]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	621a      	str	r2, [r3, #32]
}
 80053ee:	bf00      	nop
 80053f0:	371c      	adds	r7, #28
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	40012c00 	.word	0x40012c00
 8005400:	40013400 	.word	0x40013400
 8005404:	40015000 	.word	0x40015000
 8005408:	40014000 	.word	0x40014000
 800540c:	40014400 	.word	0x40014400
 8005410:	40014800 	.word	0x40014800

08005414 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f023 0303 	bic.w	r3, r3, #3
 800544e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	4313      	orrs	r3, r2
 8005458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	021b      	lsls	r3, r3, #8
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	4313      	orrs	r3, r2
 800546c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2b      	ldr	r2, [pc, #172]	; (8005520 <TIM_OC3_SetConfig+0x10c>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d007      	beq.n	8005486 <TIM_OC3_SetConfig+0x72>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a2a      	ldr	r2, [pc, #168]	; (8005524 <TIM_OC3_SetConfig+0x110>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d003      	beq.n	8005486 <TIM_OC3_SetConfig+0x72>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a29      	ldr	r2, [pc, #164]	; (8005528 <TIM_OC3_SetConfig+0x114>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d10d      	bne.n	80054a2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800548c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	021b      	lsls	r3, r3, #8
 8005494:	697a      	ldr	r2, [r7, #20]
 8005496:	4313      	orrs	r3, r2
 8005498:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054a0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a1e      	ldr	r2, [pc, #120]	; (8005520 <TIM_OC3_SetConfig+0x10c>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d013      	beq.n	80054d2 <TIM_OC3_SetConfig+0xbe>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a1d      	ldr	r2, [pc, #116]	; (8005524 <TIM_OC3_SetConfig+0x110>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d00f      	beq.n	80054d2 <TIM_OC3_SetConfig+0xbe>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a1d      	ldr	r2, [pc, #116]	; (800552c <TIM_OC3_SetConfig+0x118>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00b      	beq.n	80054d2 <TIM_OC3_SetConfig+0xbe>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a1c      	ldr	r2, [pc, #112]	; (8005530 <TIM_OC3_SetConfig+0x11c>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d007      	beq.n	80054d2 <TIM_OC3_SetConfig+0xbe>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a1b      	ldr	r2, [pc, #108]	; (8005534 <TIM_OC3_SetConfig+0x120>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d003      	beq.n	80054d2 <TIM_OC3_SetConfig+0xbe>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a16      	ldr	r2, [pc, #88]	; (8005528 <TIM_OC3_SetConfig+0x114>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d113      	bne.n	80054fa <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	011b      	lsls	r3, r3, #4
 80054e8:	693a      	ldr	r2, [r7, #16]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	011b      	lsls	r3, r3, #4
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	621a      	str	r2, [r3, #32]
}
 8005514:	bf00      	nop
 8005516:	371c      	adds	r7, #28
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	40012c00 	.word	0x40012c00
 8005524:	40013400 	.word	0x40013400
 8005528:	40015000 	.word	0x40015000
 800552c:	40014000 	.word	0x40014000
 8005530:	40014400 	.word	0x40014400
 8005534:	40014800 	.word	0x40014800

08005538 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005538:	b480      	push	{r7}
 800553a:	b087      	sub	sp, #28
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	69db      	ldr	r3, [r3, #28]
 800555e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800556a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	021b      	lsls	r3, r3, #8
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	4313      	orrs	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005586:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	031b      	lsls	r3, r3, #12
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	4313      	orrs	r3, r2
 8005592:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a1a      	ldr	r2, [pc, #104]	; (8005600 <TIM_OC4_SetConfig+0xc8>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d013      	beq.n	80055c4 <TIM_OC4_SetConfig+0x8c>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a19      	ldr	r2, [pc, #100]	; (8005604 <TIM_OC4_SetConfig+0xcc>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d00f      	beq.n	80055c4 <TIM_OC4_SetConfig+0x8c>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a18      	ldr	r2, [pc, #96]	; (8005608 <TIM_OC4_SetConfig+0xd0>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d00b      	beq.n	80055c4 <TIM_OC4_SetConfig+0x8c>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a17      	ldr	r2, [pc, #92]	; (800560c <TIM_OC4_SetConfig+0xd4>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d007      	beq.n	80055c4 <TIM_OC4_SetConfig+0x8c>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a16      	ldr	r2, [pc, #88]	; (8005610 <TIM_OC4_SetConfig+0xd8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d003      	beq.n	80055c4 <TIM_OC4_SetConfig+0x8c>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a15      	ldr	r2, [pc, #84]	; (8005614 <TIM_OC4_SetConfig+0xdc>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d109      	bne.n	80055d8 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	695b      	ldr	r3, [r3, #20]
 80055d0:	019b      	lsls	r3, r3, #6
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	621a      	str	r2, [r3, #32]
}
 80055f2:	bf00      	nop
 80055f4:	371c      	adds	r7, #28
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	40012c00 	.word	0x40012c00
 8005604:	40013400 	.word	0x40013400
 8005608:	40014000 	.word	0x40014000
 800560c:	40014400 	.word	0x40014400
 8005610:	40014800 	.word	0x40014800
 8005614:	40015000 	.word	0x40015000

08005618 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005618:	b480      	push	{r7}
 800561a:	b087      	sub	sp, #28
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a1b      	ldr	r3, [r3, #32]
 8005626:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800564a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800565c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	041b      	lsls	r3, r3, #16
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	4313      	orrs	r3, r2
 8005668:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a19      	ldr	r2, [pc, #100]	; (80056d4 <TIM_OC5_SetConfig+0xbc>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d013      	beq.n	800569a <TIM_OC5_SetConfig+0x82>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a18      	ldr	r2, [pc, #96]	; (80056d8 <TIM_OC5_SetConfig+0xc0>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d00f      	beq.n	800569a <TIM_OC5_SetConfig+0x82>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a17      	ldr	r2, [pc, #92]	; (80056dc <TIM_OC5_SetConfig+0xc4>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d00b      	beq.n	800569a <TIM_OC5_SetConfig+0x82>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a16      	ldr	r2, [pc, #88]	; (80056e0 <TIM_OC5_SetConfig+0xc8>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d007      	beq.n	800569a <TIM_OC5_SetConfig+0x82>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a15      	ldr	r2, [pc, #84]	; (80056e4 <TIM_OC5_SetConfig+0xcc>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d003      	beq.n	800569a <TIM_OC5_SetConfig+0x82>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a14      	ldr	r2, [pc, #80]	; (80056e8 <TIM_OC5_SetConfig+0xd0>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d109      	bne.n	80056ae <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	021b      	lsls	r3, r3, #8
 80056a8:	697a      	ldr	r2, [r7, #20]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	685a      	ldr	r2, [r3, #4]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	621a      	str	r2, [r3, #32]
}
 80056c8:	bf00      	nop
 80056ca:	371c      	adds	r7, #28
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr
 80056d4:	40012c00 	.word	0x40012c00
 80056d8:	40013400 	.word	0x40013400
 80056dc:	40014000 	.word	0x40014000
 80056e0:	40014400 	.word	0x40014400
 80056e4:	40014800 	.word	0x40014800
 80056e8:	40015000 	.word	0x40015000

080056ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b087      	sub	sp, #28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a1b      	ldr	r3, [r3, #32]
 80056fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800571a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800571e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	021b      	lsls	r3, r3, #8
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	4313      	orrs	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	051b      	lsls	r3, r3, #20
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a1a      	ldr	r2, [pc, #104]	; (80057ac <TIM_OC6_SetConfig+0xc0>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d013      	beq.n	8005770 <TIM_OC6_SetConfig+0x84>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a19      	ldr	r2, [pc, #100]	; (80057b0 <TIM_OC6_SetConfig+0xc4>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d00f      	beq.n	8005770 <TIM_OC6_SetConfig+0x84>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a18      	ldr	r2, [pc, #96]	; (80057b4 <TIM_OC6_SetConfig+0xc8>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d00b      	beq.n	8005770 <TIM_OC6_SetConfig+0x84>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a17      	ldr	r2, [pc, #92]	; (80057b8 <TIM_OC6_SetConfig+0xcc>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d007      	beq.n	8005770 <TIM_OC6_SetConfig+0x84>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a16      	ldr	r2, [pc, #88]	; (80057bc <TIM_OC6_SetConfig+0xd0>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_OC6_SetConfig+0x84>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a15      	ldr	r2, [pc, #84]	; (80057c0 <TIM_OC6_SetConfig+0xd4>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d109      	bne.n	8005784 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005776:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	029b      	lsls	r3, r3, #10
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	621a      	str	r2, [r3, #32]
}
 800579e:	bf00      	nop
 80057a0:	371c      	adds	r7, #28
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40012c00 	.word	0x40012c00
 80057b0:	40013400 	.word	0x40013400
 80057b4:	40014000 	.word	0x40014000
 80057b8:	40014400 	.word	0x40014400
 80057bc:	40014800 	.word	0x40014800
 80057c0:	40015000 	.word	0x40015000

080057c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6a1b      	ldr	r3, [r3, #32]
 80057d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	f023 0201 	bic.w	r2, r3, #1
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f023 030a 	bic.w	r3, r3, #10
 8005800:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	697a      	ldr	r2, [r7, #20]
 8005814:	621a      	str	r2, [r3, #32]
}
 8005816:	bf00      	nop
 8005818:	371c      	adds	r7, #28
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005822:	b480      	push	{r7}
 8005824:	b087      	sub	sp, #28
 8005826:	af00      	add	r7, sp, #0
 8005828:	60f8      	str	r0, [r7, #12]
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	f023 0210 	bic.w	r2, r3, #16
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800584c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	031b      	lsls	r3, r3, #12
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	4313      	orrs	r3, r2
 8005856:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800585e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	011b      	lsls	r3, r3, #4
 8005864:	693a      	ldr	r2, [r7, #16]
 8005866:	4313      	orrs	r3, r2
 8005868:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	621a      	str	r2, [r3, #32]
}
 8005876:	bf00      	nop
 8005878:	371c      	adds	r7, #28
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr

08005882 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005882:	b480      	push	{r7}
 8005884:	b085      	sub	sp, #20
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
 800588a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005898:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	4313      	orrs	r3, r2
 80058a0:	f043 0307 	orr.w	r3, r3, #7
 80058a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	609a      	str	r2, [r3, #8]
}
 80058ac:	bf00      	nop
 80058ae:	3714      	adds	r7, #20
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b087      	sub	sp, #28
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
 80058c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	021a      	lsls	r2, r3, #8
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	431a      	orrs	r2, r3
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	4313      	orrs	r3, r2
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	609a      	str	r2, [r3, #8]
}
 80058ec:	bf00      	nop
 80058ee:	371c      	adds	r7, #28
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005908:	2b01      	cmp	r3, #1
 800590a:	d101      	bne.n	8005910 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800590c:	2302      	movs	r3, #2
 800590e:	e06d      	b.n	80059ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a30      	ldr	r2, [pc, #192]	; (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d009      	beq.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a2f      	ldr	r2, [pc, #188]	; (80059fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d004      	beq.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a2d      	ldr	r2, [pc, #180]	; (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d108      	bne.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005954:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4313      	orrs	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005966:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a1e      	ldr	r2, [pc, #120]	; (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d01d      	beq.n	80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800598c:	d018      	beq.n	80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a1c      	ldr	r2, [pc, #112]	; (8005a04 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d013      	beq.n	80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a1a      	ldr	r2, [pc, #104]	; (8005a08 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d00e      	beq.n	80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a15      	ldr	r2, [pc, #84]	; (80059fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d009      	beq.n	80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a16      	ldr	r2, [pc, #88]	; (8005a0c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d004      	beq.n	80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a11      	ldr	r2, [pc, #68]	; (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d10c      	bne.n	80059da <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059ea:	2300      	movs	r3, #0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3714      	adds	r7, #20
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	40012c00 	.word	0x40012c00
 80059fc:	40013400 	.word	0x40013400
 8005a00:	40015000 	.word	0x40015000
 8005a04:	40000400 	.word	0x40000400
 8005a08:	40000800 	.word	0x40000800
 8005a0c:	40014000 	.word	0x40014000

08005a10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d101      	bne.n	8005a2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a28:	2302      	movs	r3, #2
 8005a2a:	e06a      	b.n	8005b02 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	041b      	lsls	r3, r3, #16
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a19      	ldr	r2, [pc, #100]	; (8005b10 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d009      	beq.n	8005ac4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a17      	ldr	r2, [pc, #92]	; (8005b14 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d004      	beq.n	8005ac4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a16      	ldr	r2, [pc, #88]	; (8005b18 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d115      	bne.n	8005af0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ace:	051b      	lsls	r3, r3, #20
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	69db      	ldr	r3, [r3, #28]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	6a1b      	ldr	r3, [r3, #32]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40012c00 	.word	0x40012c00
 8005b14:	40013400 	.word	0x40013400
 8005b18:	40015000 	.word	0x40015000

08005b1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005b68:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005b6c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3714      	adds	r7, #20
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b085      	sub	sp, #20
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005b8e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005b92:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	43db      	mvns	r3, r3
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005bbc:	b084      	sub	sp, #16
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
 8005bc6:	f107 0014 	add.w	r0, r7, #20
 8005bca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	b004      	add	sp, #16
 8005bfc:	4770      	bx	lr
	...

08005c00 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b09d      	sub	sp, #116	; 0x74
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	781b      	ldrb	r3, [r3, #0]
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	881b      	ldrh	r3, [r3, #0]
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c26:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	78db      	ldrb	r3, [r3, #3]
 8005c2e:	2b03      	cmp	r3, #3
 8005c30:	d81f      	bhi.n	8005c72 <USB_ActivateEndpoint+0x72>
 8005c32:	a201      	add	r2, pc, #4	; (adr r2, 8005c38 <USB_ActivateEndpoint+0x38>)
 8005c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c38:	08005c49 	.word	0x08005c49
 8005c3c:	08005c65 	.word	0x08005c65
 8005c40:	08005c7b 	.word	0x08005c7b
 8005c44:	08005c57 	.word	0x08005c57
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005c48:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005c4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c50:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8005c54:	e012      	b.n	8005c7c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005c56:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005c5a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005c5e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8005c62:	e00b      	b.n	8005c7c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005c64:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005c68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005c6c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8005c70:	e004      	b.n	8005c7c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8005c78:	e000      	b.n	8005c7c <USB_ActivateEndpoint+0x7c>
      break;
 8005c7a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	441a      	add	r2, r3
 8005c86:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005c8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	4413      	add	r3, r2
 8005ca8:	881b      	ldrh	r3, [r3, #0]
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	b21b      	sxth	r3, r3
 8005cae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb6:	b21a      	sxth	r2, r3
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	b21b      	sxth	r3, r3
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	b21b      	sxth	r3, r3
 8005cc2:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	441a      	add	r2, r3
 8005cd0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8005cd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	7b1b      	ldrb	r3, [r3, #12]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f040 8178 	bne.w	8005fe2 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	785b      	ldrb	r3, [r3, #1]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f000 8084 	beq.w	8005e04 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	61bb      	str	r3, [r7, #24]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	461a      	mov	r2, r3
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	61bb      	str	r3, [r7, #24]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	00da      	lsls	r2, r3, #3
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d1e:	617b      	str	r3, [r7, #20]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	88db      	ldrh	r3, [r3, #6]
 8005d24:	085b      	lsrs	r3, r3, #1
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	b29a      	uxth	r2, r3
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4413      	add	r3, r2
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	827b      	strh	r3, [r7, #18]
 8005d3e:	8a7b      	ldrh	r3, [r7, #18]
 8005d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d01b      	beq.n	8005d80 <USB_ActivateEndpoint+0x180>
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	881b      	ldrh	r3, [r3, #0]
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5e:	823b      	strh	r3, [r7, #16]
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	441a      	add	r2, r3
 8005d6a:	8a3b      	ldrh	r3, [r7, #16]
 8005d6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d78:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	78db      	ldrb	r3, [r3, #3]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d020      	beq.n	8005dca <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	881b      	ldrh	r3, [r3, #0]
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d9e:	81bb      	strh	r3, [r7, #12]
 8005da0:	89bb      	ldrh	r3, [r7, #12]
 8005da2:	f083 0320 	eor.w	r3, r3, #32
 8005da6:	81bb      	strh	r3, [r7, #12]
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	441a      	add	r2, r3
 8005db2:	89bb      	ldrh	r3, [r7, #12]
 8005db4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005db8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005dbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	8013      	strh	r3, [r2, #0]
 8005dc8:	e2d5      	b.n	8006376 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4413      	add	r3, r2
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005de0:	81fb      	strh	r3, [r7, #14]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	441a      	add	r2, r3
 8005dec:	89fb      	ldrh	r3, [r7, #14]
 8005dee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005df2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005df6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	8013      	strh	r3, [r2, #0]
 8005e02:	e2b8      	b.n	8006376 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	633b      	str	r3, [r7, #48]	; 0x30
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	461a      	mov	r2, r3
 8005e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e14:	4413      	add	r3, r2
 8005e16:	633b      	str	r3, [r7, #48]	; 0x30
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	00da      	lsls	r2, r3, #3
 8005e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e20:	4413      	add	r3, r2
 8005e22:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005e26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	88db      	ldrh	r3, [r3, #6]
 8005e2c:	085b      	lsrs	r3, r3, #1
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e36:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	461a      	mov	r2, r3
 8005e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e48:	4413      	add	r3, r2
 8005e4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	00da      	lsls	r2, r3, #3
 8005e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e54:	4413      	add	r3, r2
 8005e56:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005e5a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5e:	881b      	ldrh	r3, [r3, #0]
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6a:	801a      	strh	r2, [r3, #0]
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	2b3e      	cmp	r3, #62	; 0x3e
 8005e72:	d91d      	bls.n	8005eb0 <USB_ActivateEndpoint+0x2b0>
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	095b      	lsrs	r3, r3, #5
 8005e7a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f003 031f 	and.w	r3, r3, #31
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <USB_ActivateEndpoint+0x28e>
 8005e88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	029b      	lsls	r3, r3, #10
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ea4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eac:	801a      	strh	r2, [r3, #0]
 8005eae:	e026      	b.n	8005efe <USB_ActivateEndpoint+0x2fe>
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10a      	bne.n	8005ece <USB_ActivateEndpoint+0x2ce>
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eba:	881b      	ldrh	r3, [r3, #0]
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ec2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	801a      	strh	r2, [r3, #0]
 8005ecc:	e017      	b.n	8005efe <USB_ActivateEndpoint+0x2fe>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	085b      	lsrs	r3, r3, #1
 8005ed4:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <USB_ActivateEndpoint+0x2e8>
 8005ee2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eea:	881b      	ldrh	r3, [r3, #0]
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	029b      	lsls	r3, r3, #10
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	4413      	add	r3, r2
 8005f08:	881b      	ldrh	r3, [r3, #0]
 8005f0a:	847b      	strh	r3, [r7, #34]	; 0x22
 8005f0c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005f0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d01b      	beq.n	8005f4e <USB_ActivateEndpoint+0x34e>
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4413      	add	r3, r2
 8005f20:	881b      	ldrh	r3, [r3, #0]
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f2c:	843b      	strh	r3, [r7, #32]
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	441a      	add	r2, r3
 8005f38:	8c3b      	ldrh	r3, [r7, #32]
 8005f3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f42:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005f46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d124      	bne.n	8005fa0 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	881b      	ldrh	r3, [r3, #0]
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f6c:	83bb      	strh	r3, [r7, #28]
 8005f6e:	8bbb      	ldrh	r3, [r7, #28]
 8005f70:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005f74:	83bb      	strh	r3, [r7, #28]
 8005f76:	8bbb      	ldrh	r3, [r7, #28]
 8005f78:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005f7c:	83bb      	strh	r3, [r7, #28]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	441a      	add	r2, r3
 8005f88:	8bbb      	ldrh	r3, [r7, #28]
 8005f8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	8013      	strh	r3, [r2, #0]
 8005f9e:	e1ea      	b.n	8006376 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	4413      	add	r3, r2
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fb6:	83fb      	strh	r3, [r7, #30]
 8005fb8:	8bfb      	ldrh	r3, [r7, #30]
 8005fba:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005fbe:	83fb      	strh	r3, [r7, #30]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	441a      	add	r2, r3
 8005fca:	8bfb      	ldrh	r3, [r7, #30]
 8005fcc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fd0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	8013      	strh	r3, [r2, #0]
 8005fe0:	e1c9      	b.n	8006376 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	78db      	ldrb	r3, [r3, #3]
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d11e      	bne.n	8006028 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	4413      	add	r3, r2
 8005ff4:	881b      	ldrh	r3, [r3, #0]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006000:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	441a      	add	r2, r3
 800600e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8006012:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006016:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800601a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800601e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006022:	b29b      	uxth	r3, r3
 8006024:	8013      	strh	r3, [r2, #0]
 8006026:	e01d      	b.n	8006064 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	4413      	add	r3, r2
 8006032:	881b      	ldrh	r3, [r3, #0]
 8006034:	b29b      	uxth	r3, r3
 8006036:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800603a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800603e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	441a      	add	r2, r3
 800604c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006050:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006054:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006058:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800605c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006060:	b29b      	uxth	r3, r3
 8006062:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800606e:	b29b      	uxth	r3, r3
 8006070:	461a      	mov	r2, r3
 8006072:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006074:	4413      	add	r3, r2
 8006076:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	00da      	lsls	r2, r3, #3
 800607e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006080:	4413      	add	r3, r2
 8006082:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006086:	65bb      	str	r3, [r7, #88]	; 0x58
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	891b      	ldrh	r3, [r3, #8]
 800608c:	085b      	lsrs	r3, r3, #1
 800608e:	b29b      	uxth	r3, r3
 8006090:	005b      	lsls	r3, r3, #1
 8006092:	b29a      	uxth	r2, r3
 8006094:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006096:	801a      	strh	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	657b      	str	r3, [r7, #84]	; 0x54
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	461a      	mov	r2, r3
 80060a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060a8:	4413      	add	r3, r2
 80060aa:	657b      	str	r3, [r7, #84]	; 0x54
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	00da      	lsls	r2, r3, #3
 80060b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060b4:	4413      	add	r3, r2
 80060b6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80060ba:	653b      	str	r3, [r7, #80]	; 0x50
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	895b      	ldrh	r3, [r3, #10]
 80060c0:	085b      	lsrs	r3, r3, #1
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060ca:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	785b      	ldrb	r3, [r3, #1]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f040 8093 	bne.w	80061fc <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	4413      	add	r3, r2
 80060e0:	881b      	ldrh	r3, [r3, #0]
 80060e2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80060e6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80060ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d01b      	beq.n	800612a <USB_ActivateEndpoint+0x52a>
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	4413      	add	r3, r2
 80060fc:	881b      	ldrh	r3, [r3, #0]
 80060fe:	b29b      	uxth	r3, r3
 8006100:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006108:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	441a      	add	r2, r3
 8006114:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006116:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800611a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800611e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006122:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006126:	b29b      	uxth	r3, r3
 8006128:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	4413      	add	r3, r2
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8006138:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800613a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800613e:	2b00      	cmp	r3, #0
 8006140:	d01b      	beq.n	800617a <USB_ActivateEndpoint+0x57a>
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	4413      	add	r3, r2
 800614c:	881b      	ldrh	r3, [r3, #0]
 800614e:	b29b      	uxth	r3, r3
 8006150:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006154:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006158:	877b      	strh	r3, [r7, #58]	; 0x3a
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	441a      	add	r2, r3
 8006164:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006166:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800616a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800616e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006172:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006176:	b29b      	uxth	r3, r3
 8006178:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4413      	add	r3, r2
 8006184:	881b      	ldrh	r3, [r3, #0]
 8006186:	b29b      	uxth	r3, r3
 8006188:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800618c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006190:	873b      	strh	r3, [r7, #56]	; 0x38
 8006192:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006194:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006198:	873b      	strh	r3, [r7, #56]	; 0x38
 800619a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800619c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80061a0:	873b      	strh	r3, [r7, #56]	; 0x38
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	441a      	add	r2, r3
 80061ac:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80061ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061be:	b29b      	uxth	r3, r3
 80061c0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	781b      	ldrb	r3, [r3, #0]
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	4413      	add	r3, r2
 80061cc:	881b      	ldrh	r3, [r3, #0]
 80061ce:	b29b      	uxth	r3, r3
 80061d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061d8:	86fb      	strh	r3, [r7, #54]	; 0x36
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	441a      	add	r2, r3
 80061e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80061e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	8013      	strh	r3, [r2, #0]
 80061fa:	e0bc      	b.n	8006376 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4413      	add	r3, r2
 8006206:	881b      	ldrh	r3, [r3, #0]
 8006208:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800620c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d01d      	beq.n	8006254 <USB_ActivateEndpoint+0x654>
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	881b      	ldrh	r3, [r3, #0]
 8006224:	b29b      	uxth	r3, r3
 8006226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800622a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800622e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	441a      	add	r2, r3
 800623c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006240:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006244:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006248:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800624c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006250:	b29b      	uxth	r3, r3
 8006252:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	781b      	ldrb	r3, [r3, #0]
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	4413      	add	r3, r2
 800625e:	881b      	ldrh	r3, [r3, #0]
 8006260:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006264:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626c:	2b00      	cmp	r3, #0
 800626e:	d01d      	beq.n	80062ac <USB_ActivateEndpoint+0x6ac>
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	4413      	add	r3, r2
 800627a:	881b      	ldrh	r3, [r3, #0]
 800627c:	b29b      	uxth	r3, r3
 800627e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006286:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	441a      	add	r2, r3
 8006294:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006298:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800629c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	78db      	ldrb	r3, [r3, #3]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d024      	beq.n	80062fe <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	781b      	ldrb	r3, [r3, #0]
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4413      	add	r3, r2
 80062be:	881b      	ldrh	r3, [r3, #0]
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062ca:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80062ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80062d2:	f083 0320 	eor.w	r3, r3, #32
 80062d6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80062da:	687a      	ldr	r2, [r7, #4]
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	009b      	lsls	r3, r3, #2
 80062e2:	441a      	add	r2, r3
 80062e4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80062e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	8013      	strh	r3, [r2, #0]
 80062fc:	e01d      	b.n	800633a <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	4413      	add	r3, r2
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	b29b      	uxth	r3, r3
 800630c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006310:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006314:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	441a      	add	r2, r3
 8006322:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006326:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800632a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800632e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006336:	b29b      	uxth	r3, r3
 8006338:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	881b      	ldrh	r3, [r3, #0]
 8006346:	b29b      	uxth	r3, r3
 8006348:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800634c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006350:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	441a      	add	r2, r3
 800635e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006362:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006366:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800636a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800636e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006372:	b29b      	uxth	r3, r3
 8006374:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006376:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800637a:	4618      	mov	r0, r3
 800637c:	3774      	adds	r7, #116	; 0x74
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop

08006388 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006388:	b480      	push	{r7}
 800638a:	b08d      	sub	sp, #52	; 0x34
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	7b1b      	ldrb	r3, [r3, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	f040 808e 	bne.w	80064b8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	785b      	ldrb	r3, [r3, #1]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d044      	beq.n	800642e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4413      	add	r3, r2
 80063ae:	881b      	ldrh	r3, [r3, #0]
 80063b0:	81bb      	strh	r3, [r7, #12]
 80063b2:	89bb      	ldrh	r3, [r7, #12]
 80063b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d01b      	beq.n	80063f4 <USB_DeactivateEndpoint+0x6c>
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	881b      	ldrh	r3, [r3, #0]
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063d2:	817b      	strh	r3, [r7, #10]
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	781b      	ldrb	r3, [r3, #0]
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	441a      	add	r2, r3
 80063de:	897b      	ldrh	r3, [r7, #10]
 80063e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80063e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80063e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063ec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4413      	add	r3, r2
 80063fe:	881b      	ldrh	r3, [r3, #0]
 8006400:	b29b      	uxth	r3, r3
 8006402:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800640a:	813b      	strh	r3, [r7, #8]
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	781b      	ldrb	r3, [r3, #0]
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	441a      	add	r2, r3
 8006416:	893b      	ldrh	r3, [r7, #8]
 8006418:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800641c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006420:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006428:	b29b      	uxth	r3, r3
 800642a:	8013      	strh	r3, [r2, #0]
 800642c:	e192      	b.n	8006754 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	881b      	ldrh	r3, [r3, #0]
 800643a:	827b      	strh	r3, [r7, #18]
 800643c:	8a7b      	ldrh	r3, [r7, #18]
 800643e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d01b      	beq.n	800647e <USB_DeactivateEndpoint+0xf6>
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4413      	add	r3, r2
 8006450:	881b      	ldrh	r3, [r3, #0]
 8006452:	b29b      	uxth	r3, r3
 8006454:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006458:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645c:	823b      	strh	r3, [r7, #16]
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	441a      	add	r2, r3
 8006468:	8a3b      	ldrh	r3, [r7, #16]
 800646a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800646e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006472:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800647a:	b29b      	uxth	r3, r3
 800647c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	4413      	add	r3, r2
 8006488:	881b      	ldrh	r3, [r3, #0]
 800648a:	b29b      	uxth	r3, r3
 800648c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006490:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006494:	81fb      	strh	r3, [r7, #14]
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	441a      	add	r2, r3
 80064a0:	89fb      	ldrh	r3, [r7, #14]
 80064a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	8013      	strh	r3, [r2, #0]
 80064b6:	e14d      	b.n	8006754 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	785b      	ldrb	r3, [r3, #1]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f040 80a5 	bne.w	800660c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	4413      	add	r3, r2
 80064cc:	881b      	ldrh	r3, [r3, #0]
 80064ce:	843b      	strh	r3, [r7, #32]
 80064d0:	8c3b      	ldrh	r3, [r7, #32]
 80064d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d01b      	beq.n	8006512 <USB_DeactivateEndpoint+0x18a>
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	4413      	add	r3, r2
 80064e4:	881b      	ldrh	r3, [r3, #0]
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064f0:	83fb      	strh	r3, [r7, #30]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	441a      	add	r2, r3
 80064fc:	8bfb      	ldrh	r3, [r7, #30]
 80064fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006502:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006506:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800650a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800650e:	b29b      	uxth	r3, r3
 8006510:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	4413      	add	r3, r2
 800651c:	881b      	ldrh	r3, [r3, #0]
 800651e:	83bb      	strh	r3, [r7, #28]
 8006520:	8bbb      	ldrh	r3, [r7, #28]
 8006522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006526:	2b00      	cmp	r3, #0
 8006528:	d01b      	beq.n	8006562 <USB_DeactivateEndpoint+0x1da>
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	4413      	add	r3, r2
 8006534:	881b      	ldrh	r3, [r3, #0]
 8006536:	b29b      	uxth	r3, r3
 8006538:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800653c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006540:	837b      	strh	r3, [r7, #26]
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	441a      	add	r2, r3
 800654c:	8b7b      	ldrh	r3, [r7, #26]
 800654e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006552:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006556:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800655a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800655e:	b29b      	uxth	r3, r3
 8006560:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	4413      	add	r3, r2
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	b29b      	uxth	r3, r3
 8006570:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006578:	833b      	strh	r3, [r7, #24]
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	441a      	add	r2, r3
 8006584:	8b3b      	ldrh	r3, [r7, #24]
 8006586:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800658a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800658e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006592:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006596:	b29b      	uxth	r3, r3
 8006598:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	4413      	add	r3, r2
 80065a4:	881b      	ldrh	r3, [r3, #0]
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80065ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065b0:	82fb      	strh	r3, [r7, #22]
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	441a      	add	r2, r3
 80065bc:	8afb      	ldrh	r3, [r7, #22]
 80065be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	881b      	ldrh	r3, [r3, #0]
 80065de:	b29b      	uxth	r3, r3
 80065e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065e8:	82bb      	strh	r3, [r7, #20]
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	441a      	add	r2, r3
 80065f4:	8abb      	ldrh	r3, [r7, #20]
 80065f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006606:	b29b      	uxth	r3, r3
 8006608:	8013      	strh	r3, [r2, #0]
 800660a:	e0a3      	b.n	8006754 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	4413      	add	r3, r2
 8006616:	881b      	ldrh	r3, [r3, #0]
 8006618:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800661a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800661c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d01b      	beq.n	800665c <USB_DeactivateEndpoint+0x2d4>
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	781b      	ldrb	r3, [r3, #0]
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	4413      	add	r3, r2
 800662e:	881b      	ldrh	r3, [r3, #0]
 8006630:	b29b      	uxth	r3, r3
 8006632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800663a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	441a      	add	r2, r3
 8006646:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006648:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800664c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006650:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006658:	b29b      	uxth	r3, r3
 800665a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4413      	add	r3, r2
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	857b      	strh	r3, [r7, #42]	; 0x2a
 800666a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800666c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006670:	2b00      	cmp	r3, #0
 8006672:	d01b      	beq.n	80066ac <USB_DeactivateEndpoint+0x324>
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	881b      	ldrh	r3, [r3, #0]
 8006680:	b29b      	uxth	r3, r3
 8006682:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800668a:	853b      	strh	r3, [r7, #40]	; 0x28
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	441a      	add	r2, r3
 8006696:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006698:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800669c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	881b      	ldrh	r3, [r3, #0]
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066c2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	441a      	add	r2, r3
 80066ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80066d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4413      	add	r3, r2
 80066ee:	881b      	ldrh	r3, [r3, #0]
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066fa:	84bb      	strh	r3, [r7, #36]	; 0x24
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	441a      	add	r2, r3
 8006706:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006708:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800670c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006710:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006718:	b29b      	uxth	r3, r3
 800671a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	881b      	ldrh	r3, [r3, #0]
 8006728:	b29b      	uxth	r3, r3
 800672a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800672e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006732:	847b      	strh	r3, [r7, #34]	; 0x22
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	441a      	add	r2, r3
 800673e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006740:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006744:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006748:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800674c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006750:	b29b      	uxth	r3, r3
 8006752:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3734      	adds	r7, #52	; 0x34
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr

08006762 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b0c2      	sub	sp, #264	; 0x108
 8006766:	af00      	add	r7, sp, #0
 8006768:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800676c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006770:	6018      	str	r0, [r3, #0]
 8006772:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006776:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800677a:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800677c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006780:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	785b      	ldrb	r3, [r3, #1]
 8006788:	2b01      	cmp	r3, #1
 800678a:	f040 86b7 	bne.w	80074fc <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800678e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006792:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	699a      	ldr	r2, [r3, #24]
 800679a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800679e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d908      	bls.n	80067bc <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80067aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80067ba:	e007      	b.n	80067cc <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80067bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	699b      	ldr	r3, [r3, #24]
 80067c8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80067cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	7b1b      	ldrb	r3, [r3, #12]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d13a      	bne.n	8006852 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80067dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	6959      	ldr	r1, [r3, #20]
 80067e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	88da      	ldrh	r2, [r3, #6]
 80067f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80067fe:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006802:	6800      	ldr	r0, [r0, #0]
 8006804:	f001 fc8c 	bl	8008120 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006808:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800680c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	613b      	str	r3, [r7, #16]
 8006814:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006818:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006822:	b29b      	uxth	r3, r3
 8006824:	461a      	mov	r2, r3
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	4413      	add	r3, r2
 800682a:	613b      	str	r3, [r7, #16]
 800682c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006830:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	00da      	lsls	r2, r3, #3
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	4413      	add	r3, r2
 800683e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006848:	b29a      	uxth	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	801a      	strh	r2, [r3, #0]
 800684e:	f000 be1f 	b.w	8007490 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006852:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006856:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	78db      	ldrb	r3, [r3, #3]
 800685e:	2b02      	cmp	r3, #2
 8006860:	f040 8462 	bne.w	8007128 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006864:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006868:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6a1a      	ldr	r2, [r3, #32]
 8006870:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006874:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	429a      	cmp	r2, r3
 800687e:	f240 83df 	bls.w	8007040 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006882:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006886:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006890:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	4413      	add	r3, r2
 800689c:	881b      	ldrh	r3, [r3, #0]
 800689e:	b29b      	uxth	r3, r3
 80068a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80068ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	441a      	add	r2, r3
 80068c6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80068ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068d2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80068d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068da:	b29b      	uxth	r3, r3
 80068dc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80068de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6a1a      	ldr	r2, [r3, #32]
 80068ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068ee:	1ad2      	subs	r2, r2, r3
 80068f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80068fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006900:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800690a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	4413      	add	r3, r2
 8006916:	881b      	ldrh	r3, [r3, #0]
 8006918:	b29b      	uxth	r3, r3
 800691a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800691e:	2b00      	cmp	r3, #0
 8006920:	f000 81c7 	beq.w	8006cb2 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006924:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006928:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	633b      	str	r3, [r7, #48]	; 0x30
 8006930:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006934:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	785b      	ldrb	r3, [r3, #1]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d177      	bne.n	8006a30 <USB_EPStartXfer+0x2ce>
 8006940:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006944:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	62bb      	str	r3, [r7, #40]	; 0x28
 800694c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006950:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800695a:	b29b      	uxth	r3, r3
 800695c:	461a      	mov	r2, r3
 800695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006960:	4413      	add	r3, r2
 8006962:	62bb      	str	r3, [r7, #40]	; 0x28
 8006964:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006968:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	00da      	lsls	r2, r3, #3
 8006972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006974:	4413      	add	r3, r2
 8006976:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800697a:	627b      	str	r3, [r7, #36]	; 0x24
 800697c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697e:	881b      	ldrh	r3, [r3, #0]
 8006980:	b29b      	uxth	r3, r3
 8006982:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006986:	b29a      	uxth	r2, r3
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	801a      	strh	r2, [r3, #0]
 800698c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006990:	2b3e      	cmp	r3, #62	; 0x3e
 8006992:	d921      	bls.n	80069d8 <USB_EPStartXfer+0x276>
 8006994:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006998:	095b      	lsrs	r3, r3, #5
 800699a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800699e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069a2:	f003 031f 	and.w	r3, r3, #31
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d104      	bne.n	80069b4 <USB_EPStartXfer+0x252>
 80069aa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80069ae:	3b01      	subs	r3, #1
 80069b0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80069b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b6:	881b      	ldrh	r3, [r3, #0]
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80069be:	b29b      	uxth	r3, r3
 80069c0:	029b      	lsls	r3, r3, #10
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	4313      	orrs	r3, r2
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d4:	801a      	strh	r2, [r3, #0]
 80069d6:	e050      	b.n	8006a7a <USB_EPStartXfer+0x318>
 80069d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d10a      	bne.n	80069f6 <USB_EPStartXfer+0x294>
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	881b      	ldrh	r3, [r3, #0]
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f2:	801a      	strh	r2, [r3, #0]
 80069f4:	e041      	b.n	8006a7a <USB_EPStartXfer+0x318>
 80069f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069fa:	085b      	lsrs	r3, r3, #1
 80069fc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006a00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a04:	f003 0301 	and.w	r3, r3, #1
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d004      	beq.n	8006a16 <USB_EPStartXfer+0x2b4>
 8006a0c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006a10:	3301      	adds	r3, #1
 8006a12:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a18:	881b      	ldrh	r3, [r3, #0]
 8006a1a:	b29a      	uxth	r2, r3
 8006a1c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	029b      	lsls	r3, r3, #10
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	4313      	orrs	r3, r2
 8006a28:	b29a      	uxth	r2, r3
 8006a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2c:	801a      	strh	r2, [r3, #0]
 8006a2e:	e024      	b.n	8006a7a <USB_EPStartXfer+0x318>
 8006a30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	785b      	ldrb	r3, [r3, #1]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d11c      	bne.n	8006a7a <USB_EPStartXfer+0x318>
 8006a40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a54:	4413      	add	r3, r2
 8006a56:	633b      	str	r3, [r7, #48]	; 0x30
 8006a58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	00da      	lsls	r2, r3, #3
 8006a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a68:	4413      	add	r3, r2
 8006a6a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a78:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006a7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	895b      	ldrh	r3, [r3, #10]
 8006a86:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6959      	ldr	r1, [r3, #20]
 8006a96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006aa0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006aa4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006aa8:	6800      	ldr	r0, [r0, #0]
 8006aaa:	f001 fb39 	bl	8008120 <USB_WritePMA>
            ep->xfer_buff += len;
 8006aae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ab2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	695a      	ldr	r2, [r3, #20]
 8006aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006abe:	441a      	add	r2, r3
 8006ac0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ac4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006acc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ad0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6a1a      	ldr	r2, [r3, #32]
 8006ad8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006adc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d90f      	bls.n	8006b08 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8006ae8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006aec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	6a1a      	ldr	r2, [r3, #32]
 8006af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006af8:	1ad2      	subs	r2, r2, r3
 8006afa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006afe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	621a      	str	r2, [r3, #32]
 8006b06:	e00e      	b.n	8006b26 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8006b08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6a1b      	ldr	r3, [r3, #32]
 8006b14:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8006b18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2200      	movs	r2, #0
 8006b24:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	785b      	ldrb	r3, [r3, #1]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d177      	bne.n	8006c26 <USB_EPStartXfer+0x4c4>
 8006b36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	61bb      	str	r3, [r7, #24]
 8006b42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	461a      	mov	r2, r3
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	4413      	add	r3, r2
 8006b58:	61bb      	str	r3, [r7, #24]
 8006b5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	00da      	lsls	r2, r3, #3
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	801a      	strh	r2, [r3, #0]
 8006b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b86:	2b3e      	cmp	r3, #62	; 0x3e
 8006b88:	d921      	bls.n	8006bce <USB_EPStartXfer+0x46c>
 8006b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b8e:	095b      	lsrs	r3, r3, #5
 8006b90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006b94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b98:	f003 031f 	and.w	r3, r3, #31
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d104      	bne.n	8006baa <USB_EPStartXfer+0x448>
 8006ba0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	881b      	ldrh	r3, [r3, #0]
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	029b      	lsls	r3, r3, #10
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bc6:	b29a      	uxth	r2, r3
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	801a      	strh	r2, [r3, #0]
 8006bcc:	e056      	b.n	8006c7c <USB_EPStartXfer+0x51a>
 8006bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d10a      	bne.n	8006bec <USB_EPStartXfer+0x48a>
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	881b      	ldrh	r3, [r3, #0]
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006be0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006be4:	b29a      	uxth	r2, r3
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	801a      	strh	r2, [r3, #0]
 8006bea:	e047      	b.n	8006c7c <USB_EPStartXfer+0x51a>
 8006bec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006bf0:	085b      	lsrs	r3, r3, #1
 8006bf2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006bfa:	f003 0301 	and.w	r3, r3, #1
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d004      	beq.n	8006c0c <USB_EPStartXfer+0x4aa>
 8006c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c06:	3301      	adds	r3, #1
 8006c08:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	881b      	ldrh	r3, [r3, #0]
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	029b      	lsls	r3, r3, #10
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	801a      	strh	r2, [r3, #0]
 8006c24:	e02a      	b.n	8006c7c <USB_EPStartXfer+0x51a>
 8006c26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	785b      	ldrb	r3, [r3, #1]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d122      	bne.n	8006c7c <USB_EPStartXfer+0x51a>
 8006c36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	623b      	str	r3, [r7, #32]
 8006c42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	461a      	mov	r2, r3
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	4413      	add	r3, r2
 8006c58:	623b      	str	r3, [r7, #32]
 8006c5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	00da      	lsls	r2, r3, #3
 8006c68:	6a3b      	ldr	r3, [r7, #32]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006c70:	61fb      	str	r3, [r7, #28]
 8006c72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006c7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	891b      	ldrh	r3, [r3, #8]
 8006c88:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006c8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c90:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	6959      	ldr	r1, [r3, #20]
 8006c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006ca2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006ca6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006caa:	6800      	ldr	r0, [r0, #0]
 8006cac:	f001 fa38 	bl	8008120 <USB_WritePMA>
 8006cb0:	e3ee      	b.n	8007490 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006cb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006cb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	785b      	ldrb	r3, [r3, #1]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d177      	bne.n	8006db2 <USB_EPStartXfer+0x650>
 8006cc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006cc6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	64bb      	str	r3, [r7, #72]	; 0x48
 8006cce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006cd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	461a      	mov	r2, r3
 8006ce0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ce2:	4413      	add	r3, r2
 8006ce4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ce6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006cea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	00da      	lsls	r2, r3, #3
 8006cf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006cfc:	647b      	str	r3, [r7, #68]	; 0x44
 8006cfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d00:	881b      	ldrh	r3, [r3, #0]
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d08:	b29a      	uxth	r2, r3
 8006d0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d0c:	801a      	strh	r2, [r3, #0]
 8006d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d12:	2b3e      	cmp	r3, #62	; 0x3e
 8006d14:	d921      	bls.n	8006d5a <USB_EPStartXfer+0x5f8>
 8006d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d1a:	095b      	lsrs	r3, r3, #5
 8006d1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d24:	f003 031f 	and.w	r3, r3, #31
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d104      	bne.n	8006d36 <USB_EPStartXfer+0x5d4>
 8006d2c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006d30:	3b01      	subs	r3, #1
 8006d32:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006d36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d38:	881b      	ldrh	r3, [r3, #0]
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	029b      	lsls	r3, r3, #10
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	4313      	orrs	r3, r2
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d56:	801a      	strh	r2, [r3, #0]
 8006d58:	e056      	b.n	8006e08 <USB_EPStartXfer+0x6a6>
 8006d5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d10a      	bne.n	8006d78 <USB_EPStartXfer+0x616>
 8006d62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d74:	801a      	strh	r2, [r3, #0]
 8006d76:	e047      	b.n	8006e08 <USB_EPStartXfer+0x6a6>
 8006d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d7c:	085b      	lsrs	r3, r3, #1
 8006d7e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d86:	f003 0301 	and.w	r3, r3, #1
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d004      	beq.n	8006d98 <USB_EPStartXfer+0x636>
 8006d8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006d92:	3301      	adds	r3, #1
 8006d94:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006d98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d9a:	881b      	ldrh	r3, [r3, #0]
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	029b      	lsls	r3, r3, #10
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	4313      	orrs	r3, r2
 8006daa:	b29a      	uxth	r2, r3
 8006dac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dae:	801a      	strh	r2, [r3, #0]
 8006db0:	e02a      	b.n	8006e08 <USB_EPStartXfer+0x6a6>
 8006db2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006db6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	785b      	ldrb	r3, [r3, #1]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d122      	bne.n	8006e08 <USB_EPStartXfer+0x6a6>
 8006dc2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006dc6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	653b      	str	r3, [r7, #80]	; 0x50
 8006dce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006dd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	461a      	mov	r2, r3
 8006de0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006de2:	4413      	add	r3, r2
 8006de4:	653b      	str	r3, [r7, #80]	; 0x50
 8006de6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006dea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	00da      	lsls	r2, r3, #3
 8006df4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006df6:	4413      	add	r3, r2
 8006df8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006dfc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e02:	b29a      	uxth	r2, r3
 8006e04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e06:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006e08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	891b      	ldrh	r3, [r3, #8]
 8006e14:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	6959      	ldr	r1, [r3, #20]
 8006e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006e2e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006e32:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006e36:	6800      	ldr	r0, [r0, #0]
 8006e38:	f001 f972 	bl	8008120 <USB_WritePMA>
            ep->xfer_buff += len;
 8006e3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	695a      	ldr	r2, [r3, #20]
 8006e48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e4c:	441a      	add	r2, r3
 8006e4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006e5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6a1a      	ldr	r2, [r3, #32]
 8006e66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d90f      	bls.n	8006e96 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8006e76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	6a1a      	ldr	r2, [r3, #32]
 8006e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e86:	1ad2      	subs	r2, r2, r3
 8006e88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	621a      	str	r2, [r3, #32]
 8006e94:	e00e      	b.n	8006eb4 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8006e96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8006ea6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006eaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006eb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006eb8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	643b      	str	r3, [r7, #64]	; 0x40
 8006ec0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ec4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	785b      	ldrb	r3, [r3, #1]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d177      	bne.n	8006fc0 <USB_EPStartXfer+0x85e>
 8006ed0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ed4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	63bb      	str	r3, [r7, #56]	; 0x38
 8006edc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ee0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	461a      	mov	r2, r3
 8006eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef0:	4413      	add	r3, r2
 8006ef2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ef4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ef8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	00da      	lsls	r2, r3, #3
 8006f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f04:	4413      	add	r3, r2
 8006f06:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006f0a:	637b      	str	r3, [r7, #52]	; 0x34
 8006f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f0e:	881b      	ldrh	r3, [r3, #0]
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f16:	b29a      	uxth	r2, r3
 8006f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f1a:	801a      	strh	r2, [r3, #0]
 8006f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006f20:	2b3e      	cmp	r3, #62	; 0x3e
 8006f22:	d921      	bls.n	8006f68 <USB_EPStartXfer+0x806>
 8006f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006f28:	095b      	lsrs	r3, r3, #5
 8006f2a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006f2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006f32:	f003 031f 	and.w	r3, r3, #31
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d104      	bne.n	8006f44 <USB_EPStartXfer+0x7e2>
 8006f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f46:	881b      	ldrh	r3, [r3, #0]
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	029b      	lsls	r3, r3, #10
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	4313      	orrs	r3, r2
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f60:	b29a      	uxth	r2, r3
 8006f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f64:	801a      	strh	r2, [r3, #0]
 8006f66:	e050      	b.n	800700a <USB_EPStartXfer+0x8a8>
 8006f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d10a      	bne.n	8006f86 <USB_EPStartXfer+0x824>
 8006f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f72:	881b      	ldrh	r3, [r3, #0]
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f82:	801a      	strh	r2, [r3, #0]
 8006f84:	e041      	b.n	800700a <USB_EPStartXfer+0x8a8>
 8006f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006f8a:	085b      	lsrs	r3, r3, #1
 8006f8c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d004      	beq.n	8006fa6 <USB_EPStartXfer+0x844>
 8006f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fa8:	881b      	ldrh	r3, [r3, #0]
 8006faa:	b29a      	uxth	r2, r3
 8006fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	029b      	lsls	r3, r3, #10
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fbc:	801a      	strh	r2, [r3, #0]
 8006fbe:	e024      	b.n	800700a <USB_EPStartXfer+0x8a8>
 8006fc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006fc4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	785b      	ldrb	r3, [r3, #1]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d11c      	bne.n	800700a <USB_EPStartXfer+0x8a8>
 8006fd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006fd4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fe4:	4413      	add	r3, r2
 8006fe6:	643b      	str	r3, [r7, #64]	; 0x40
 8006fe8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006fec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	00da      	lsls	r2, r3, #3
 8006ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ff8:	4413      	add	r3, r2
 8006ffa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007000:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007004:	b29a      	uxth	r2, r3
 8007006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007008:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800700a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800700e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	895b      	ldrh	r3, [r3, #10]
 8007016:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800701a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800701e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	6959      	ldr	r1, [r3, #20]
 8007026:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800702a:	b29b      	uxth	r3, r3
 800702c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007030:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007034:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007038:	6800      	ldr	r0, [r0, #0]
 800703a:	f001 f871 	bl	8008120 <USB_WritePMA>
 800703e:	e227      	b.n	8007490 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007040:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007044:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007050:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007054:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800705e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	881b      	ldrh	r3, [r3, #0]
 800706c:	b29b      	uxth	r3, r3
 800706e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007076:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800707a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800707e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007088:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	441a      	add	r2, r3
 8007094:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007098:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800709c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80070ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	461a      	mov	r2, r3
 80070ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070cc:	4413      	add	r3, r2
 80070ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	00da      	lsls	r2, r3, #3
 80070de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070e0:	4413      	add	r3, r2
 80070e2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80070e6:	65bb      	str	r3, [r7, #88]	; 0x58
 80070e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070f0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80070f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	891b      	ldrh	r3, [r3, #8]
 80070fe:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007102:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007106:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6959      	ldr	r1, [r3, #20]
 800710e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007112:	b29b      	uxth	r3, r3
 8007114:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007118:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800711c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007120:	6800      	ldr	r0, [r0, #0]
 8007122:	f000 fffd 	bl	8008120 <USB_WritePMA>
 8007126:	e1b3      	b.n	8007490 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007128:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800712c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	6a1a      	ldr	r2, [r3, #32]
 8007134:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007138:	1ad2      	subs	r2, r2, r3
 800713a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800713e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007146:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800714a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007154:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4413      	add	r3, r2
 8007160:	881b      	ldrh	r3, [r3, #0]
 8007162:	b29b      	uxth	r3, r3
 8007164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 80c6 	beq.w	80072fa <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800716e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007172:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	673b      	str	r3, [r7, #112]	; 0x70
 800717a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800717e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	785b      	ldrb	r3, [r3, #1]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d177      	bne.n	800727a <USB_EPStartXfer+0xb18>
 800718a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800718e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	66bb      	str	r3, [r7, #104]	; 0x68
 8007196:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800719a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	461a      	mov	r2, r3
 80071a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071aa:	4413      	add	r3, r2
 80071ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80071ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	00da      	lsls	r2, r3, #3
 80071bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80071be:	4413      	add	r3, r2
 80071c0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80071c4:	667b      	str	r3, [r7, #100]	; 0x64
 80071c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071d4:	801a      	strh	r2, [r3, #0]
 80071d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80071da:	2b3e      	cmp	r3, #62	; 0x3e
 80071dc:	d921      	bls.n	8007222 <USB_EPStartXfer+0xac0>
 80071de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80071e2:	095b      	lsrs	r3, r3, #5
 80071e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80071e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80071ec:	f003 031f 	and.w	r3, r3, #31
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d104      	bne.n	80071fe <USB_EPStartXfer+0xa9c>
 80071f4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80071f8:	3b01      	subs	r3, #1
 80071fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80071fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007200:	881b      	ldrh	r3, [r3, #0]
 8007202:	b29a      	uxth	r2, r3
 8007204:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007208:	b29b      	uxth	r3, r3
 800720a:	029b      	lsls	r3, r3, #10
 800720c:	b29b      	uxth	r3, r3
 800720e:	4313      	orrs	r3, r2
 8007210:	b29b      	uxth	r3, r3
 8007212:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007216:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800721a:	b29a      	uxth	r2, r3
 800721c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800721e:	801a      	strh	r2, [r3, #0]
 8007220:	e050      	b.n	80072c4 <USB_EPStartXfer+0xb62>
 8007222:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10a      	bne.n	8007240 <USB_EPStartXfer+0xade>
 800722a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800722c:	881b      	ldrh	r3, [r3, #0]
 800722e:	b29b      	uxth	r3, r3
 8007230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007238:	b29a      	uxth	r2, r3
 800723a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800723c:	801a      	strh	r2, [r3, #0]
 800723e:	e041      	b.n	80072c4 <USB_EPStartXfer+0xb62>
 8007240:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007244:	085b      	lsrs	r3, r3, #1
 8007246:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800724a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800724e:	f003 0301 	and.w	r3, r3, #1
 8007252:	2b00      	cmp	r3, #0
 8007254:	d004      	beq.n	8007260 <USB_EPStartXfer+0xafe>
 8007256:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800725a:	3301      	adds	r3, #1
 800725c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007260:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007262:	881b      	ldrh	r3, [r3, #0]
 8007264:	b29a      	uxth	r2, r3
 8007266:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800726a:	b29b      	uxth	r3, r3
 800726c:	029b      	lsls	r3, r3, #10
 800726e:	b29b      	uxth	r3, r3
 8007270:	4313      	orrs	r3, r2
 8007272:	b29a      	uxth	r2, r3
 8007274:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007276:	801a      	strh	r2, [r3, #0]
 8007278:	e024      	b.n	80072c4 <USB_EPStartXfer+0xb62>
 800727a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800727e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	785b      	ldrb	r3, [r3, #1]
 8007286:	2b01      	cmp	r3, #1
 8007288:	d11c      	bne.n	80072c4 <USB_EPStartXfer+0xb62>
 800728a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800728e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007298:	b29b      	uxth	r3, r3
 800729a:	461a      	mov	r2, r3
 800729c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800729e:	4413      	add	r3, r2
 80072a0:	673b      	str	r3, [r7, #112]	; 0x70
 80072a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	00da      	lsls	r2, r3, #3
 80072b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072b2:	4413      	add	r3, r2
 80072b4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80072b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80072ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80072be:	b29a      	uxth	r2, r3
 80072c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072c2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80072c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	895b      	ldrh	r3, [r3, #10]
 80072d0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80072d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	6959      	ldr	r1, [r3, #20]
 80072e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80072ea:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80072ee:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80072f2:	6800      	ldr	r0, [r0, #0]
 80072f4:	f000 ff14 	bl	8008120 <USB_WritePMA>
 80072f8:	e0ca      	b.n	8007490 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80072fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	785b      	ldrb	r3, [r3, #1]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d177      	bne.n	80073fa <USB_EPStartXfer+0xc98>
 800730a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800730e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007316:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800731a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007324:	b29b      	uxth	r3, r3
 8007326:	461a      	mov	r2, r3
 8007328:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800732a:	4413      	add	r3, r2
 800732c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800732e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007332:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	00da      	lsls	r2, r3, #3
 800733c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800733e:	4413      	add	r3, r2
 8007340:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007344:	67bb      	str	r3, [r7, #120]	; 0x78
 8007346:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007348:	881b      	ldrh	r3, [r3, #0]
 800734a:	b29b      	uxth	r3, r3
 800734c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007350:	b29a      	uxth	r2, r3
 8007352:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007354:	801a      	strh	r2, [r3, #0]
 8007356:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800735a:	2b3e      	cmp	r3, #62	; 0x3e
 800735c:	d921      	bls.n	80073a2 <USB_EPStartXfer+0xc40>
 800735e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007362:	095b      	lsrs	r3, r3, #5
 8007364:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007368:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800736c:	f003 031f 	and.w	r3, r3, #31
 8007370:	2b00      	cmp	r3, #0
 8007372:	d104      	bne.n	800737e <USB_EPStartXfer+0xc1c>
 8007374:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007378:	3b01      	subs	r3, #1
 800737a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800737e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	b29a      	uxth	r2, r3
 8007384:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007388:	b29b      	uxth	r3, r3
 800738a:	029b      	lsls	r3, r3, #10
 800738c:	b29b      	uxth	r3, r3
 800738e:	4313      	orrs	r3, r2
 8007390:	b29b      	uxth	r3, r3
 8007392:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007396:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800739a:	b29a      	uxth	r2, r3
 800739c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800739e:	801a      	strh	r2, [r3, #0]
 80073a0:	e05c      	b.n	800745c <USB_EPStartXfer+0xcfa>
 80073a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10a      	bne.n	80073c0 <USB_EPStartXfer+0xc5e>
 80073aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073ac:	881b      	ldrh	r3, [r3, #0]
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073bc:	801a      	strh	r2, [r3, #0]
 80073be:	e04d      	b.n	800745c <USB_EPStartXfer+0xcfa>
 80073c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073c4:	085b      	lsrs	r3, r3, #1
 80073c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80073ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073ce:	f003 0301 	and.w	r3, r3, #1
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d004      	beq.n	80073e0 <USB_EPStartXfer+0xc7e>
 80073d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80073da:	3301      	adds	r3, #1
 80073dc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80073e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073e2:	881b      	ldrh	r3, [r3, #0]
 80073e4:	b29a      	uxth	r2, r3
 80073e6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	029b      	lsls	r3, r3, #10
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	4313      	orrs	r3, r2
 80073f2:	b29a      	uxth	r2, r3
 80073f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073f6:	801a      	strh	r2, [r3, #0]
 80073f8:	e030      	b.n	800745c <USB_EPStartXfer+0xcfa>
 80073fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	785b      	ldrb	r3, [r3, #1]
 8007406:	2b01      	cmp	r3, #1
 8007408:	d128      	bne.n	800745c <USB_EPStartXfer+0xcfa>
 800740a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800740e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007418:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800741c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007426:	b29b      	uxth	r3, r3
 8007428:	461a      	mov	r2, r3
 800742a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800742e:	4413      	add	r3, r2
 8007430:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007434:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007438:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	00da      	lsls	r2, r3, #3
 8007442:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007446:	4413      	add	r3, r2
 8007448:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800744c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007450:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007454:	b29a      	uxth	r2, r3
 8007456:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800745a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800745c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007460:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	891b      	ldrh	r3, [r3, #8]
 8007468:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800746c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	6959      	ldr	r1, [r3, #20]
 8007478:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800747c:	b29b      	uxth	r3, r3
 800747e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007482:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007486:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800748a:	6800      	ldr	r0, [r0, #0]
 800748c:	f000 fe48 	bl	8008120 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007490:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007494:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800749e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4413      	add	r3, r2
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074b6:	817b      	strh	r3, [r7, #10]
 80074b8:	897b      	ldrh	r3, [r7, #10]
 80074ba:	f083 0310 	eor.w	r3, r3, #16
 80074be:	817b      	strh	r3, [r7, #10]
 80074c0:	897b      	ldrh	r3, [r7, #10]
 80074c2:	f083 0320 	eor.w	r3, r3, #32
 80074c6:	817b      	strh	r3, [r7, #10]
 80074c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	441a      	add	r2, r3
 80074e2:	897b      	ldrh	r3, [r7, #10]
 80074e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	8013      	strh	r3, [r2, #0]
 80074f8:	f000 bcde 	b.w	8007eb8 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80074fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007500:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	7b1b      	ldrb	r3, [r3, #12]
 8007508:	2b00      	cmp	r3, #0
 800750a:	f040 80bb 	bne.w	8007684 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800750e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007512:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	699a      	ldr	r2, [r3, #24]
 800751a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800751e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	691b      	ldr	r3, [r3, #16]
 8007526:	429a      	cmp	r2, r3
 8007528:	d917      	bls.n	800755a <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800752a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800752e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800753a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800753e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	699a      	ldr	r2, [r3, #24]
 8007546:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800754a:	1ad2      	subs	r2, r2, r3
 800754c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007550:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	619a      	str	r2, [r3, #24]
 8007558:	e00e      	b.n	8007578 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800755a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800755e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800756a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800756e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2200      	movs	r2, #0
 8007576:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007578:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800757c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007586:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800758a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007594:	b29b      	uxth	r3, r3
 8007596:	461a      	mov	r2, r3
 8007598:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800759c:	4413      	add	r3, r2
 800759e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80075a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80075a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	00da      	lsls	r2, r3, #3
 80075b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80075b4:	4413      	add	r3, r2
 80075b6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80075ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80075be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075d0:	801a      	strh	r2, [r3, #0]
 80075d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075d6:	2b3e      	cmp	r3, #62	; 0x3e
 80075d8:	d924      	bls.n	8007624 <USB_EPStartXfer+0xec2>
 80075da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075de:	095b      	lsrs	r3, r3, #5
 80075e0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80075e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075e8:	f003 031f 	and.w	r3, r3, #31
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d104      	bne.n	80075fa <USB_EPStartXfer+0xe98>
 80075f0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80075f4:	3b01      	subs	r3, #1
 80075f6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80075fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075fe:	881b      	ldrh	r3, [r3, #0]
 8007600:	b29a      	uxth	r2, r3
 8007602:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007606:	b29b      	uxth	r3, r3
 8007608:	029b      	lsls	r3, r3, #10
 800760a:	b29b      	uxth	r3, r3
 800760c:	4313      	orrs	r3, r2
 800760e:	b29b      	uxth	r3, r3
 8007610:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007614:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007618:	b29a      	uxth	r2, r3
 800761a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800761e:	801a      	strh	r2, [r3, #0]
 8007620:	f000 bc10 	b.w	8007e44 <USB_EPStartXfer+0x16e2>
 8007624:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007628:	2b00      	cmp	r3, #0
 800762a:	d10c      	bne.n	8007646 <USB_EPStartXfer+0xee4>
 800762c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007630:	881b      	ldrh	r3, [r3, #0]
 8007632:	b29b      	uxth	r3, r3
 8007634:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007638:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800763c:	b29a      	uxth	r2, r3
 800763e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007642:	801a      	strh	r2, [r3, #0]
 8007644:	e3fe      	b.n	8007e44 <USB_EPStartXfer+0x16e2>
 8007646:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800764a:	085b      	lsrs	r3, r3, #1
 800764c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007650:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007654:	f003 0301 	and.w	r3, r3, #1
 8007658:	2b00      	cmp	r3, #0
 800765a:	d004      	beq.n	8007666 <USB_EPStartXfer+0xf04>
 800765c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007660:	3301      	adds	r3, #1
 8007662:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007666:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800766a:	881b      	ldrh	r3, [r3, #0]
 800766c:	b29a      	uxth	r2, r3
 800766e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007672:	b29b      	uxth	r3, r3
 8007674:	029b      	lsls	r3, r3, #10
 8007676:	b29b      	uxth	r3, r3
 8007678:	4313      	orrs	r3, r2
 800767a:	b29a      	uxth	r2, r3
 800767c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007680:	801a      	strh	r2, [r3, #0]
 8007682:	e3df      	b.n	8007e44 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007684:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007688:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	78db      	ldrb	r3, [r3, #3]
 8007690:	2b02      	cmp	r3, #2
 8007692:	f040 8218 	bne.w	8007ac6 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007696:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800769a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	785b      	ldrb	r3, [r3, #1]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	f040 809d 	bne.w	80077e2 <USB_EPStartXfer+0x1080>
 80076a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80076b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	461a      	mov	r2, r3
 80076c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80076cc:	4413      	add	r3, r2
 80076ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80076d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	00da      	lsls	r2, r3, #3
 80076e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80076e4:	4413      	add	r3, r2
 80076e6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80076ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80076ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80076f2:	881b      	ldrh	r3, [r3, #0]
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007700:	801a      	strh	r2, [r3, #0]
 8007702:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007706:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	2b3e      	cmp	r3, #62	; 0x3e
 8007710:	d92b      	bls.n	800776a <USB_EPStartXfer+0x1008>
 8007712:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007716:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	095b      	lsrs	r3, r3, #5
 8007720:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007724:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007728:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	691b      	ldr	r3, [r3, #16]
 8007730:	f003 031f 	and.w	r3, r3, #31
 8007734:	2b00      	cmp	r3, #0
 8007736:	d104      	bne.n	8007742 <USB_EPStartXfer+0xfe0>
 8007738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800773c:	3b01      	subs	r3, #1
 800773e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007742:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007746:	881b      	ldrh	r3, [r3, #0]
 8007748:	b29a      	uxth	r2, r3
 800774a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800774e:	b29b      	uxth	r3, r3
 8007750:	029b      	lsls	r3, r3, #10
 8007752:	b29b      	uxth	r3, r3
 8007754:	4313      	orrs	r3, r2
 8007756:	b29b      	uxth	r3, r3
 8007758:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800775c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007760:	b29a      	uxth	r2, r3
 8007762:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007766:	801a      	strh	r2, [r3, #0]
 8007768:	e070      	b.n	800784c <USB_EPStartXfer+0x10ea>
 800776a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800776e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10c      	bne.n	8007794 <USB_EPStartXfer+0x1032>
 800777a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800777e:	881b      	ldrh	r3, [r3, #0]
 8007780:	b29b      	uxth	r3, r3
 8007782:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007786:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800778a:	b29a      	uxth	r2, r3
 800778c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007790:	801a      	strh	r2, [r3, #0]
 8007792:	e05b      	b.n	800784c <USB_EPStartXfer+0x10ea>
 8007794:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007798:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	085b      	lsrs	r3, r3, #1
 80077a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80077a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	f003 0301 	and.w	r3, r3, #1
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d004      	beq.n	80077c4 <USB_EPStartXfer+0x1062>
 80077ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077be:	3301      	adds	r3, #1
 80077c0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80077c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80077c8:	881b      	ldrh	r3, [r3, #0]
 80077ca:	b29a      	uxth	r2, r3
 80077cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	029b      	lsls	r3, r3, #10
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	4313      	orrs	r3, r2
 80077d8:	b29a      	uxth	r2, r3
 80077da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80077de:	801a      	strh	r2, [r3, #0]
 80077e0:	e034      	b.n	800784c <USB_EPStartXfer+0x10ea>
 80077e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	785b      	ldrb	r3, [r3, #1]
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d12c      	bne.n	800784c <USB_EPStartXfer+0x10ea>
 80077f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007800:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007804:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800780e:	b29b      	uxth	r3, r3
 8007810:	461a      	mov	r2, r3
 8007812:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007816:	4413      	add	r3, r2
 8007818:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800781c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007820:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	00da      	lsls	r2, r3, #3
 800782a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800782e:	4413      	add	r3, r2
 8007830:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007834:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007838:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800783c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	b29a      	uxth	r2, r3
 8007846:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800784a:	801a      	strh	r2, [r3, #0]
 800784c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007850:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800785a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800785e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	785b      	ldrb	r3, [r3, #1]
 8007866:	2b00      	cmp	r3, #0
 8007868:	f040 809d 	bne.w	80079a6 <USB_EPStartXfer+0x1244>
 800786c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007870:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800787a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800787e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007888:	b29b      	uxth	r3, r3
 800788a:	461a      	mov	r2, r3
 800788c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007890:	4413      	add	r3, r2
 8007892:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800789a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	00da      	lsls	r2, r3, #3
 80078a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80078a8:	4413      	add	r3, r2
 80078aa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80078ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80078b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078b6:	881b      	ldrh	r3, [r3, #0]
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078be:	b29a      	uxth	r2, r3
 80078c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078c4:	801a      	strh	r2, [r3, #0]
 80078c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	2b3e      	cmp	r3, #62	; 0x3e
 80078d4:	d92b      	bls.n	800792e <USB_EPStartXfer+0x11cc>
 80078d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	095b      	lsrs	r3, r3, #5
 80078e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80078e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80078ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	691b      	ldr	r3, [r3, #16]
 80078f4:	f003 031f 	and.w	r3, r3, #31
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d104      	bne.n	8007906 <USB_EPStartXfer+0x11a4>
 80078fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007900:	3b01      	subs	r3, #1
 8007902:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007906:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800790a:	881b      	ldrh	r3, [r3, #0]
 800790c:	b29a      	uxth	r2, r3
 800790e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007912:	b29b      	uxth	r3, r3
 8007914:	029b      	lsls	r3, r3, #10
 8007916:	b29b      	uxth	r3, r3
 8007918:	4313      	orrs	r3, r2
 800791a:	b29b      	uxth	r3, r3
 800791c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007920:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007924:	b29a      	uxth	r2, r3
 8007926:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800792a:	801a      	strh	r2, [r3, #0]
 800792c:	e069      	b.n	8007a02 <USB_EPStartXfer+0x12a0>
 800792e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007932:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10c      	bne.n	8007958 <USB_EPStartXfer+0x11f6>
 800793e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007942:	881b      	ldrh	r3, [r3, #0]
 8007944:	b29b      	uxth	r3, r3
 8007946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800794a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800794e:	b29a      	uxth	r2, r3
 8007950:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007954:	801a      	strh	r2, [r3, #0]
 8007956:	e054      	b.n	8007a02 <USB_EPStartXfer+0x12a0>
 8007958:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800795c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	691b      	ldr	r3, [r3, #16]
 8007964:	085b      	lsrs	r3, r3, #1
 8007966:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800796a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800796e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d004      	beq.n	8007988 <USB_EPStartXfer+0x1226>
 800797e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007982:	3301      	adds	r3, #1
 8007984:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007988:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800798c:	881b      	ldrh	r3, [r3, #0]
 800798e:	b29a      	uxth	r2, r3
 8007990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007994:	b29b      	uxth	r3, r3
 8007996:	029b      	lsls	r3, r3, #10
 8007998:	b29b      	uxth	r3, r3
 800799a:	4313      	orrs	r3, r2
 800799c:	b29a      	uxth	r2, r3
 800799e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80079a2:	801a      	strh	r2, [r3, #0]
 80079a4:	e02d      	b.n	8007a02 <USB_EPStartXfer+0x12a0>
 80079a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	785b      	ldrb	r3, [r3, #1]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d125      	bne.n	8007a02 <USB_EPStartXfer+0x12a0>
 80079b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	461a      	mov	r2, r3
 80079c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079cc:	4413      	add	r3, r2
 80079ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80079d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	00da      	lsls	r2, r3, #3
 80079e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079e4:	4413      	add	r3, r2
 80079e6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80079ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80079ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80079f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	b29a      	uxth	r2, r3
 80079fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007a00:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007a02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	69db      	ldr	r3, [r3, #28]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f000 8218 	beq.w	8007e44 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007a14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	009b      	lsls	r3, r3, #2
 8007a2c:	4413      	add	r3, r2
 8007a2e:	881b      	ldrh	r3, [r3, #0]
 8007a30:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007a34:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007a38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d005      	beq.n	8007a4c <USB_EPStartXfer+0x12ea>
 8007a40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10d      	bne.n	8007a68 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007a4c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007a50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f040 81f5 	bne.w	8007e44 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007a5a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f040 81ee 	bne.w	8007e44 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007a68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	4413      	add	r3, r2
 8007a82:	881b      	ldrh	r3, [r3, #0]
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a8e:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8007a92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007a96:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007aa0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	781b      	ldrb	r3, [r3, #0]
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	441a      	add	r2, r3
 8007aac:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8007ab0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ab4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ab8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007abc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	8013      	strh	r3, [r2, #0]
 8007ac4:	e1be      	b.n	8007e44 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007ac6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007aca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	78db      	ldrb	r3, [r3, #3]
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	f040 81b4 	bne.w	8007e40 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007ad8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007adc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	699a      	ldr	r2, [r3, #24]
 8007ae4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ae8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d917      	bls.n	8007b24 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8007af4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007af8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8007b04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	699a      	ldr	r2, [r3, #24]
 8007b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007b14:	1ad2      	subs	r2, r2, r3
 8007b16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	619a      	str	r2, [r3, #24]
 8007b22:	e00e      	b.n	8007b42 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8007b24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	699b      	ldr	r3, [r3, #24]
 8007b30:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8007b34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007b42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	785b      	ldrb	r3, [r3, #1]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f040 8085 	bne.w	8007c5e <USB_EPStartXfer+0x14fc>
 8007b54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b58:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007b62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b66:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	461a      	mov	r2, r3
 8007b74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007b78:	4413      	add	r3, r2
 8007b7a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007b7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007b82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	00da      	lsls	r2, r3, #3
 8007b8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007b90:	4413      	add	r3, r2
 8007b92:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007b96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007b9e:	881b      	ldrh	r3, [r3, #0]
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007bac:	801a      	strh	r2, [r3, #0]
 8007bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007bb2:	2b3e      	cmp	r3, #62	; 0x3e
 8007bb4:	d923      	bls.n	8007bfe <USB_EPStartXfer+0x149c>
 8007bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007bba:	095b      	lsrs	r3, r3, #5
 8007bbc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007bc4:	f003 031f 	and.w	r3, r3, #31
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d104      	bne.n	8007bd6 <USB_EPStartXfer+0x1474>
 8007bcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007bd6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007bda:	881b      	ldrh	r3, [r3, #0]
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	029b      	lsls	r3, r3, #10
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	4313      	orrs	r3, r2
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007bfa:	801a      	strh	r2, [r3, #0]
 8007bfc:	e060      	b.n	8007cc0 <USB_EPStartXfer+0x155e>
 8007bfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d10c      	bne.n	8007c20 <USB_EPStartXfer+0x14be>
 8007c06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007c0a:	881b      	ldrh	r3, [r3, #0]
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007c1c:	801a      	strh	r2, [r3, #0]
 8007c1e:	e04f      	b.n	8007cc0 <USB_EPStartXfer+0x155e>
 8007c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c24:	085b      	lsrs	r3, r3, #1
 8007c26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007c2e:	f003 0301 	and.w	r3, r3, #1
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d004      	beq.n	8007c40 <USB_EPStartXfer+0x14de>
 8007c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007c40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007c44:	881b      	ldrh	r3, [r3, #0]
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	029b      	lsls	r3, r3, #10
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	4313      	orrs	r3, r2
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007c5a:	801a      	strh	r2, [r3, #0]
 8007c5c:	e030      	b.n	8007cc0 <USB_EPStartXfer+0x155e>
 8007c5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	785b      	ldrb	r3, [r3, #1]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d128      	bne.n	8007cc0 <USB_EPStartXfer+0x155e>
 8007c6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007c7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c80:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007c92:	4413      	add	r3, r2
 8007c94:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007c98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007c9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	00da      	lsls	r2, r3, #3
 8007ca6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007caa:	4413      	add	r3, r2
 8007cac:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007cb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007cb8:	b29a      	uxth	r2, r3
 8007cba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007cbe:	801a      	strh	r2, [r3, #0]
 8007cc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007cc4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007cce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007cd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	785b      	ldrb	r3, [r3, #1]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f040 8085 	bne.w	8007dea <USB_EPStartXfer+0x1688>
 8007ce0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ce4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007cee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007cf2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	461a      	mov	r2, r3
 8007d00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007d04:	4413      	add	r3, r2
 8007d06:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007d0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007d0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	00da      	lsls	r2, r3, #3
 8007d18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007d22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d2a:	881b      	ldrh	r3, [r3, #0]
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d38:	801a      	strh	r2, [r3, #0]
 8007d3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d3e:	2b3e      	cmp	r3, #62	; 0x3e
 8007d40:	d923      	bls.n	8007d8a <USB_EPStartXfer+0x1628>
 8007d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d46:	095b      	lsrs	r3, r3, #5
 8007d48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007d4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d50:	f003 031f 	and.w	r3, r3, #31
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d104      	bne.n	8007d62 <USB_EPStartXfer+0x1600>
 8007d58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007d62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d66:	881b      	ldrh	r3, [r3, #0]
 8007d68:	b29a      	uxth	r2, r3
 8007d6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	029b      	lsls	r3, r3, #10
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	4313      	orrs	r3, r2
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d80:	b29a      	uxth	r2, r3
 8007d82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d86:	801a      	strh	r2, [r3, #0]
 8007d88:	e05c      	b.n	8007e44 <USB_EPStartXfer+0x16e2>
 8007d8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d10c      	bne.n	8007dac <USB_EPStartXfer+0x164a>
 8007d92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d96:	881b      	ldrh	r3, [r3, #0]
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007da2:	b29a      	uxth	r2, r3
 8007da4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007da8:	801a      	strh	r2, [r3, #0]
 8007daa:	e04b      	b.n	8007e44 <USB_EPStartXfer+0x16e2>
 8007dac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007db0:	085b      	lsrs	r3, r3, #1
 8007db2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d004      	beq.n	8007dcc <USB_EPStartXfer+0x166a>
 8007dc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007dcc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007dd0:	881b      	ldrh	r3, [r3, #0]
 8007dd2:	b29a      	uxth	r2, r3
 8007dd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	029b      	lsls	r3, r3, #10
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	4313      	orrs	r3, r2
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007de6:	801a      	strh	r2, [r3, #0]
 8007de8:	e02c      	b.n	8007e44 <USB_EPStartXfer+0x16e2>
 8007dea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	785b      	ldrb	r3, [r3, #1]
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d124      	bne.n	8007e44 <USB_EPStartXfer+0x16e2>
 8007dfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007dfe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007e10:	4413      	add	r3, r2
 8007e12:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007e16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	00da      	lsls	r2, r3, #3
 8007e24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007e28:	4413      	add	r3, r2
 8007e2a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007e2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007e36:	b29a      	uxth	r2, r3
 8007e38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007e3c:	801a      	strh	r2, [r3, #0]
 8007e3e:	e001      	b.n	8007e44 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e03a      	b.n	8007eba <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007e44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e48:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	881b      	ldrh	r3, [r3, #0]
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e6a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8007e6e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007e72:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007e76:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8007e7a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007e7e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007e82:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8007e86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	441a      	add	r2, r3
 8007ea0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007ea4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ea8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007eac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	785b      	ldrb	r3, [r3, #1]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d020      	beq.n	8007f18 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	009b      	lsls	r3, r3, #2
 8007ede:	4413      	add	r3, r2
 8007ee0:	881b      	ldrh	r3, [r3, #0]
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ee8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eec:	81bb      	strh	r3, [r7, #12]
 8007eee:	89bb      	ldrh	r3, [r7, #12]
 8007ef0:	f083 0310 	eor.w	r3, r3, #16
 8007ef4:	81bb      	strh	r3, [r7, #12]
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	441a      	add	r2, r3
 8007f00:	89bb      	ldrh	r3, [r7, #12]
 8007f02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	8013      	strh	r3, [r2, #0]
 8007f16:	e01f      	b.n	8007f58 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	4413      	add	r3, r2
 8007f22:	881b      	ldrh	r3, [r3, #0]
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f2e:	81fb      	strh	r3, [r7, #14]
 8007f30:	89fb      	ldrh	r3, [r7, #14]
 8007f32:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007f36:	81fb      	strh	r3, [r7, #14]
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	441a      	add	r2, r3
 8007f42:	89fb      	ldrh	r3, [r7, #14]
 8007f44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr

08007f66 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b087      	sub	sp, #28
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
 8007f6e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	7b1b      	ldrb	r3, [r3, #12]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f040 809d 	bne.w	80080b4 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	785b      	ldrb	r3, [r3, #1]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d04c      	beq.n	800801c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4413      	add	r3, r2
 8007f8c:	881b      	ldrh	r3, [r3, #0]
 8007f8e:	823b      	strh	r3, [r7, #16]
 8007f90:	8a3b      	ldrh	r3, [r7, #16]
 8007f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d01b      	beq.n	8007fd2 <USB_EPClearStall+0x6c>
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	4413      	add	r3, r2
 8007fa4:	881b      	ldrh	r3, [r3, #0]
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fb0:	81fb      	strh	r3, [r7, #14]
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	009b      	lsls	r3, r3, #2
 8007fba:	441a      	add	r2, r3
 8007fbc:	89fb      	ldrh	r3, [r7, #14]
 8007fbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	78db      	ldrb	r3, [r3, #3]
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d06c      	beq.n	80080b4 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	4413      	add	r3, r2
 8007fe4:	881b      	ldrh	r3, [r3, #0]
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ff0:	81bb      	strh	r3, [r7, #12]
 8007ff2:	89bb      	ldrh	r3, [r7, #12]
 8007ff4:	f083 0320 	eor.w	r3, r3, #32
 8007ff8:	81bb      	strh	r3, [r7, #12]
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	441a      	add	r2, r3
 8008004:	89bb      	ldrh	r3, [r7, #12]
 8008006:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800800a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800800e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008012:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008016:	b29b      	uxth	r3, r3
 8008018:	8013      	strh	r3, [r2, #0]
 800801a:	e04b      	b.n	80080b4 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	881b      	ldrh	r3, [r3, #0]
 8008028:	82fb      	strh	r3, [r7, #22]
 800802a:	8afb      	ldrh	r3, [r7, #22]
 800802c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d01b      	beq.n	800806c <USB_EPClearStall+0x106>
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	b29b      	uxth	r3, r3
 8008042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800804a:	82bb      	strh	r3, [r7, #20]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	441a      	add	r2, r3
 8008056:	8abb      	ldrh	r3, [r7, #20]
 8008058:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800805c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008060:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008068:	b29b      	uxth	r3, r3
 800806a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	4413      	add	r3, r2
 8008076:	881b      	ldrh	r3, [r3, #0]
 8008078:	b29b      	uxth	r3, r3
 800807a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800807e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008082:	827b      	strh	r3, [r7, #18]
 8008084:	8a7b      	ldrh	r3, [r7, #18]
 8008086:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800808a:	827b      	strh	r3, [r7, #18]
 800808c:	8a7b      	ldrh	r3, [r7, #18]
 800808e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008092:	827b      	strh	r3, [r7, #18]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	441a      	add	r2, r3
 800809e:	8a7b      	ldrh	r3, [r7, #18]
 80080a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	371c      	adds	r7, #28
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80080c2:	b480      	push	{r7}
 80080c4:	b083      	sub	sp, #12
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
 80080ca:	460b      	mov	r3, r1
 80080cc:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80080ce:	78fb      	ldrb	r3, [r7, #3]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d103      	bne.n	80080dc <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2280      	movs	r2, #128	; 0x80
 80080d8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	370c      	adds	r7, #12
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80080ea:	b480      	push	{r7}
 80080ec:	b083      	sub	sp, #12
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	370c      	adds	r7, #12
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800810e:	b29b      	uxth	r3, r3
 8008110:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008112:	68fb      	ldr	r3, [r7, #12]
}
 8008114:	4618      	mov	r0, r3
 8008116:	3714      	adds	r7, #20
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008120:	b480      	push	{r7}
 8008122:	b08b      	sub	sp, #44	; 0x2c
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	4611      	mov	r1, r2
 800812c:	461a      	mov	r2, r3
 800812e:	460b      	mov	r3, r1
 8008130:	80fb      	strh	r3, [r7, #6]
 8008132:	4613      	mov	r3, r2
 8008134:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008136:	88bb      	ldrh	r3, [r7, #4]
 8008138:	3301      	adds	r3, #1
 800813a:	085b      	lsrs	r3, r3, #1
 800813c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008146:	88fa      	ldrh	r2, [r7, #6]
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	4413      	add	r3, r2
 800814c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008150:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	627b      	str	r3, [r7, #36]	; 0x24
 8008156:	e01b      	b.n	8008190 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	3301      	adds	r3, #1
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	021b      	lsls	r3, r3, #8
 8008166:	b21a      	sxth	r2, r3
 8008168:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800816c:	4313      	orrs	r3, r2
 800816e:	b21b      	sxth	r3, r3
 8008170:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008172:	6a3b      	ldr	r3, [r7, #32]
 8008174:	8a7a      	ldrh	r2, [r7, #18]
 8008176:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	3302      	adds	r3, #2
 800817c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	3301      	adds	r3, #1
 8008182:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	3301      	adds	r3, #1
 8008188:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800818a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800818c:	3b01      	subs	r3, #1
 800818e:	627b      	str	r3, [r7, #36]	; 0x24
 8008190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1e0      	bne.n	8008158 <USB_WritePMA+0x38>
  }
}
 8008196:	bf00      	nop
 8008198:	bf00      	nop
 800819a:	372c      	adds	r7, #44	; 0x2c
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b08b      	sub	sp, #44	; 0x2c
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	4611      	mov	r1, r2
 80081b0:	461a      	mov	r2, r3
 80081b2:	460b      	mov	r3, r1
 80081b4:	80fb      	strh	r3, [r7, #6]
 80081b6:	4613      	mov	r3, r2
 80081b8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80081ba:	88bb      	ldrh	r3, [r7, #4]
 80081bc:	085b      	lsrs	r3, r3, #1
 80081be:	b29b      	uxth	r3, r3
 80081c0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80081ca:	88fa      	ldrh	r2, [r7, #6]
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081d4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	627b      	str	r3, [r7, #36]	; 0x24
 80081da:	e018      	b.n	800820e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80081dc:	6a3b      	ldr	r3, [r7, #32]
 80081de:	881b      	ldrh	r3, [r3, #0]
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80081e4:	6a3b      	ldr	r3, [r7, #32]
 80081e6:	3302      	adds	r3, #2
 80081e8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	b2da      	uxtb	r2, r3
 80081ee:	69fb      	ldr	r3, [r7, #28]
 80081f0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	3301      	adds	r3, #1
 80081f6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	0a1b      	lsrs	r3, r3, #8
 80081fc:	b2da      	uxtb	r2, r3
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008202:	69fb      	ldr	r3, [r7, #28]
 8008204:	3301      	adds	r3, #1
 8008206:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820a:	3b01      	subs	r3, #1
 800820c:	627b      	str	r3, [r7, #36]	; 0x24
 800820e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1e3      	bne.n	80081dc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008214:	88bb      	ldrh	r3, [r7, #4]
 8008216:	f003 0301 	and.w	r3, r3, #1
 800821a:	b29b      	uxth	r3, r3
 800821c:	2b00      	cmp	r3, #0
 800821e:	d007      	beq.n	8008230 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	881b      	ldrh	r3, [r3, #0]
 8008224:	b29b      	uxth	r3, r3
 8008226:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	b2da      	uxtb	r2, r3
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	701a      	strb	r2, [r3, #0]
  }
}
 8008230:	bf00      	nop
 8008232:	372c      	adds	r7, #44	; 0x2c
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	460b      	mov	r3, r1
 8008246:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008248:	2300      	movs	r3, #0
 800824a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	7c1b      	ldrb	r3, [r3, #16]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d115      	bne.n	8008280 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008254:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008258:	2202      	movs	r2, #2
 800825a:	2181      	movs	r1, #129	; 0x81
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f001 fe96 	bl	8009f8e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2201      	movs	r2, #1
 8008266:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008268:	f44f 7300 	mov.w	r3, #512	; 0x200
 800826c:	2202      	movs	r2, #2
 800826e:	2101      	movs	r1, #1
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f001 fe8c 	bl	8009f8e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2201      	movs	r2, #1
 800827a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800827e:	e012      	b.n	80082a6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008280:	2340      	movs	r3, #64	; 0x40
 8008282:	2202      	movs	r2, #2
 8008284:	2181      	movs	r1, #129	; 0x81
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f001 fe81 	bl	8009f8e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008292:	2340      	movs	r3, #64	; 0x40
 8008294:	2202      	movs	r2, #2
 8008296:	2101      	movs	r1, #1
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f001 fe78 	bl	8009f8e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2201      	movs	r2, #1
 80082a2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80082a6:	2308      	movs	r3, #8
 80082a8:	2203      	movs	r2, #3
 80082aa:	2182      	movs	r1, #130	; 0x82
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f001 fe6e 	bl	8009f8e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2201      	movs	r2, #1
 80082b6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80082b8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80082bc:	f001 ff90 	bl	800a1e0 <USBD_static_malloc>
 80082c0:	4602      	mov	r2, r0
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d102      	bne.n	80082d8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80082d2:	2301      	movs	r3, #1
 80082d4:	73fb      	strb	r3, [r7, #15]
 80082d6:	e026      	b.n	8008326 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082de:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	7c1b      	ldrb	r3, [r3, #16]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d109      	bne.n	8008316 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008308:	f44f 7300 	mov.w	r3, #512	; 0x200
 800830c:	2101      	movs	r1, #1
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f001 ff2f 	bl	800a172 <USBD_LL_PrepareReceive>
 8008314:	e007      	b.n	8008326 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800831c:	2340      	movs	r3, #64	; 0x40
 800831e:	2101      	movs	r1, #1
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f001 ff26 	bl	800a172 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008326:	7bfb      	ldrb	r3, [r7, #15]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3710      	adds	r7, #16
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	460b      	mov	r3, r1
 800833a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800833c:	2300      	movs	r3, #0
 800833e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008340:	2181      	movs	r1, #129	; 0x81
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f001 fe49 	bl	8009fda <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800834e:	2101      	movs	r1, #1
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f001 fe42 	bl	8009fda <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800835e:	2182      	movs	r1, #130	; 0x82
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f001 fe3a 	bl	8009fda <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00e      	beq.n	8008394 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008386:	4618      	mov	r0, r3
 8008388:	f001 ff38 	bl	800a1fc <USBD_static_free>
    pdev->pClassData = NULL;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008394:	7bfb      	ldrb	r3, [r7, #15]
}
 8008396:	4618      	mov	r0, r3
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800839e:	b580      	push	{r7, lr}
 80083a0:	b086      	sub	sp, #24
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
 80083a6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083ae:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80083b0:	2300      	movs	r3, #0
 80083b2:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80083b4:	2300      	movs	r3, #0
 80083b6:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80083b8:	2300      	movs	r3, #0
 80083ba:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d039      	beq.n	800843c <USBD_CDC_Setup+0x9e>
 80083c8:	2b20      	cmp	r3, #32
 80083ca:	d17f      	bne.n	80084cc <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	88db      	ldrh	r3, [r3, #6]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d029      	beq.n	8008428 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	b25b      	sxtb	r3, r3
 80083da:	2b00      	cmp	r3, #0
 80083dc:	da11      	bge.n	8008402 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	683a      	ldr	r2, [r7, #0]
 80083e8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80083ea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80083ec:	683a      	ldr	r2, [r7, #0]
 80083ee:	88d2      	ldrh	r2, [r2, #6]
 80083f0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80083f2:	6939      	ldr	r1, [r7, #16]
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	88db      	ldrh	r3, [r3, #6]
 80083f8:	461a      	mov	r2, r3
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f001 fa13 	bl	8009826 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008400:	e06b      	b.n	80084da <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	785a      	ldrb	r2, [r3, #1]
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	88db      	ldrh	r3, [r3, #6]
 8008410:	b2da      	uxtb	r2, r3
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008418:	6939      	ldr	r1, [r7, #16]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	88db      	ldrh	r3, [r3, #6]
 800841e:	461a      	mov	r2, r3
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f001 fa2e 	bl	8009882 <USBD_CtlPrepareRx>
      break;
 8008426:	e058      	b.n	80084da <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	683a      	ldr	r2, [r7, #0]
 8008432:	7850      	ldrb	r0, [r2, #1]
 8008434:	2200      	movs	r2, #0
 8008436:	6839      	ldr	r1, [r7, #0]
 8008438:	4798      	blx	r3
      break;
 800843a:	e04e      	b.n	80084da <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	785b      	ldrb	r3, [r3, #1]
 8008440:	2b0b      	cmp	r3, #11
 8008442:	d02e      	beq.n	80084a2 <USBD_CDC_Setup+0x104>
 8008444:	2b0b      	cmp	r3, #11
 8008446:	dc38      	bgt.n	80084ba <USBD_CDC_Setup+0x11c>
 8008448:	2b00      	cmp	r3, #0
 800844a:	d002      	beq.n	8008452 <USBD_CDC_Setup+0xb4>
 800844c:	2b0a      	cmp	r3, #10
 800844e:	d014      	beq.n	800847a <USBD_CDC_Setup+0xdc>
 8008450:	e033      	b.n	80084ba <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008458:	2b03      	cmp	r3, #3
 800845a:	d107      	bne.n	800846c <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800845c:	f107 030c 	add.w	r3, r7, #12
 8008460:	2202      	movs	r2, #2
 8008462:	4619      	mov	r1, r3
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f001 f9de 	bl	8009826 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800846a:	e02e      	b.n	80084ca <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800846c:	6839      	ldr	r1, [r7, #0]
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f001 f96e 	bl	8009750 <USBD_CtlError>
            ret = USBD_FAIL;
 8008474:	2302      	movs	r3, #2
 8008476:	75fb      	strb	r3, [r7, #23]
          break;
 8008478:	e027      	b.n	80084ca <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008480:	2b03      	cmp	r3, #3
 8008482:	d107      	bne.n	8008494 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008484:	f107 030f 	add.w	r3, r7, #15
 8008488:	2201      	movs	r2, #1
 800848a:	4619      	mov	r1, r3
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f001 f9ca 	bl	8009826 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008492:	e01a      	b.n	80084ca <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f001 f95a 	bl	8009750 <USBD_CtlError>
            ret = USBD_FAIL;
 800849c:	2302      	movs	r3, #2
 800849e:	75fb      	strb	r3, [r7, #23]
          break;
 80084a0:	e013      	b.n	80084ca <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084a8:	2b03      	cmp	r3, #3
 80084aa:	d00d      	beq.n	80084c8 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80084ac:	6839      	ldr	r1, [r7, #0]
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f001 f94e 	bl	8009750 <USBD_CtlError>
            ret = USBD_FAIL;
 80084b4:	2302      	movs	r3, #2
 80084b6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80084b8:	e006      	b.n	80084c8 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80084ba:	6839      	ldr	r1, [r7, #0]
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f001 f947 	bl	8009750 <USBD_CtlError>
          ret = USBD_FAIL;
 80084c2:	2302      	movs	r3, #2
 80084c4:	75fb      	strb	r3, [r7, #23]
          break;
 80084c6:	e000      	b.n	80084ca <USBD_CDC_Setup+0x12c>
          break;
 80084c8:	bf00      	nop
      }
      break;
 80084ca:	e006      	b.n	80084da <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80084cc:	6839      	ldr	r1, [r7, #0]
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f001 f93e 	bl	8009750 <USBD_CtlError>
      ret = USBD_FAIL;
 80084d4:	2302      	movs	r3, #2
 80084d6:	75fb      	strb	r3, [r7, #23]
      break;
 80084d8:	bf00      	nop
  }

  return ret;
 80084da:	7dfb      	ldrb	r3, [r7, #23]
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3718      	adds	r7, #24
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	460b      	mov	r3, r1
 80084ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084f6:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80084fe:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008506:	2b00      	cmp	r3, #0
 8008508:	d03a      	beq.n	8008580 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800850a:	78fa      	ldrb	r2, [r7, #3]
 800850c:	6879      	ldr	r1, [r7, #4]
 800850e:	4613      	mov	r3, r2
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	4413      	add	r3, r2
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	440b      	add	r3, r1
 8008518:	331c      	adds	r3, #28
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d029      	beq.n	8008574 <USBD_CDC_DataIn+0x90>
 8008520:	78fa      	ldrb	r2, [r7, #3]
 8008522:	6879      	ldr	r1, [r7, #4]
 8008524:	4613      	mov	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	4413      	add	r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	440b      	add	r3, r1
 800852e:	331c      	adds	r3, #28
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	78f9      	ldrb	r1, [r7, #3]
 8008534:	68b8      	ldr	r0, [r7, #8]
 8008536:	460b      	mov	r3, r1
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	440b      	add	r3, r1
 800853c:	00db      	lsls	r3, r3, #3
 800853e:	4403      	add	r3, r0
 8008540:	3338      	adds	r3, #56	; 0x38
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	fbb2 f1f3 	udiv	r1, r2, r3
 8008548:	fb01 f303 	mul.w	r3, r1, r3
 800854c:	1ad3      	subs	r3, r2, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d110      	bne.n	8008574 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008552:	78fa      	ldrb	r2, [r7, #3]
 8008554:	6879      	ldr	r1, [r7, #4]
 8008556:	4613      	mov	r3, r2
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	4413      	add	r3, r2
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	440b      	add	r3, r1
 8008560:	331c      	adds	r3, #28
 8008562:	2200      	movs	r2, #0
 8008564:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008566:	78f9      	ldrb	r1, [r7, #3]
 8008568:	2300      	movs	r3, #0
 800856a:	2200      	movs	r2, #0
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f001 fddd 	bl	800a12c <USBD_LL_Transmit>
 8008572:	e003      	b.n	800857c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800857c:	2300      	movs	r3, #0
 800857e:	e000      	b.n	8008582 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008580:	2302      	movs	r3, #2
  }
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b084      	sub	sp, #16
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
 8008592:	460b      	mov	r3, r1
 8008594:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800859c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800859e:	78fb      	ldrb	r3, [r7, #3]
 80085a0:	4619      	mov	r1, r3
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f001 fe08 	bl	800a1b8 <USBD_LL_GetRxDataSize>
 80085a8:	4602      	mov	r2, r0
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00d      	beq.n	80085d6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085c0:	68db      	ldr	r3, [r3, #12]
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80085ce:	4611      	mov	r1, r2
 80085d0:	4798      	blx	r3

    return USBD_OK;
 80085d2:	2300      	movs	r3, #0
 80085d4:	e000      	b.n	80085d8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80085d6:	2302      	movs	r3, #2
  }
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3710      	adds	r7, #16
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085ee:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d015      	beq.n	8008626 <USBD_CDC_EP0_RxReady+0x46>
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008600:	2bff      	cmp	r3, #255	; 0xff
 8008602:	d010      	beq.n	8008626 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008612:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800861a:	b292      	uxth	r2, r2
 800861c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	22ff      	movs	r2, #255	; 0xff
 8008622:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2243      	movs	r2, #67	; 0x43
 800863c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800863e:	4b03      	ldr	r3, [pc, #12]	; (800864c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008640:	4618      	mov	r0, r3
 8008642:	370c      	adds	r7, #12
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr
 800864c:	20000094 	.word	0x20000094

08008650 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008650:	b480      	push	{r7}
 8008652:	b083      	sub	sp, #12
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2243      	movs	r2, #67	; 0x43
 800865c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800865e:	4b03      	ldr	r3, [pc, #12]	; (800866c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008660:	4618      	mov	r0, r3
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	20000050 	.word	0x20000050

08008670 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2243      	movs	r2, #67	; 0x43
 800867c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800867e:	4b03      	ldr	r3, [pc, #12]	; (800868c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008680:	4618      	mov	r0, r3
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr
 800868c:	200000d8 	.word	0x200000d8

08008690 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	220a      	movs	r2, #10
 800869c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800869e:	4b03      	ldr	r3, [pc, #12]	; (80086ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr
 80086ac:	2000000c 	.word	0x2000000c

080086b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80086ba:	2302      	movs	r3, #2
 80086bc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d005      	beq.n	80086d0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80086cc:	2300      	movs	r3, #0
 80086ce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80086d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3714      	adds	r7, #20
 80086d6:	46bd      	mov	sp, r7
 80086d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086dc:	4770      	bx	lr

080086de <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80086de:	b480      	push	{r7}
 80086e0:	b087      	sub	sp, #28
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	60f8      	str	r0, [r7, #12]
 80086e6:	60b9      	str	r1, [r7, #8]
 80086e8:	4613      	mov	r3, r2
 80086ea:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086f2:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80086fc:	88fa      	ldrh	r2, [r7, #6]
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	371c      	adds	r7, #28
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr

08008712 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008712:	b480      	push	{r7}
 8008714:	b085      	sub	sp, #20
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008722:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	683a      	ldr	r2, [r7, #0]
 8008728:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3714      	adds	r7, #20
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008748:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008750:	2b00      	cmp	r3, #0
 8008752:	d01c      	beq.n	800878e <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800875a:	2b00      	cmp	r3, #0
 800875c:	d115      	bne.n	800878a <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2201      	movs	r2, #1
 8008762:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800877c:	b29b      	uxth	r3, r3
 800877e:	2181      	movs	r1, #129	; 0x81
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f001 fcd3 	bl	800a12c <USBD_LL_Transmit>

      return USBD_OK;
 8008786:	2300      	movs	r3, #0
 8008788:	e002      	b.n	8008790 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800878a:	2301      	movs	r3, #1
 800878c:	e000      	b.n	8008790 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800878e:	2302      	movs	r3, #2
  }
}
 8008790:	4618      	mov	r0, r3
 8008792:	3710      	adds	r7, #16
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b084      	sub	sp, #16
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087a6:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d017      	beq.n	80087e2 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	7c1b      	ldrb	r3, [r3, #16]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d109      	bne.n	80087ce <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80087c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80087c4:	2101      	movs	r1, #1
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f001 fcd3 	bl	800a172 <USBD_LL_PrepareReceive>
 80087cc:	e007      	b.n	80087de <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80087d4:	2340      	movs	r3, #64	; 0x40
 80087d6:	2101      	movs	r1, #1
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f001 fcca 	bl	800a172 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80087de:	2300      	movs	r3, #0
 80087e0:	e000      	b.n	80087e4 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80087e2:	2302      	movs	r3, #2
  }
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	4613      	mov	r3, r2
 80087f8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d101      	bne.n	8008804 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008800:	2302      	movs	r3, #2
 8008802:	e01a      	b.n	800883a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800880a:	2b00      	cmp	r3, #0
 800880c:	d003      	beq.n	8008816 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d003      	beq.n	8008824 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	79fa      	ldrb	r2, [r7, #7]
 8008830:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f001 fb34 	bl	8009ea0 <USBD_LL_Init>

  return USBD_OK;
 8008838:	2300      	movs	r3, #0
}
 800883a:	4618      	mov	r0, r3
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}

08008842 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008842:	b480      	push	{r7}
 8008844:	b085      	sub	sp, #20
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
 800884a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d006      	beq.n	8008864 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	683a      	ldr	r2, [r7, #0]
 800885a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800885e:	2300      	movs	r3, #0
 8008860:	73fb      	strb	r3, [r7, #15]
 8008862:	e001      	b.n	8008868 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008864:	2302      	movs	r3, #2
 8008866:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008868:	7bfb      	ldrb	r3, [r7, #15]
}
 800886a:	4618      	mov	r0, r3
 800886c:	3714      	adds	r7, #20
 800886e:	46bd      	mov	sp, r7
 8008870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008874:	4770      	bx	lr

08008876 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008876:	b580      	push	{r7, lr}
 8008878:	b082      	sub	sp, #8
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f001 fb6a 	bl	8009f58 <USBD_LL_Start>

  return USBD_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3708      	adds	r7, #8
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800888e:	b480      	push	{r7}
 8008890:	b083      	sub	sp, #12
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008896:	2300      	movs	r3, #0
}
 8008898:	4618      	mov	r0, r3
 800889a:	370c      	adds	r7, #12
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr

080088a4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	460b      	mov	r3, r1
 80088ae:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80088b0:	2302      	movs	r3, #2
 80088b2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00c      	beq.n	80088d8 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	78fa      	ldrb	r2, [r7, #3]
 80088c8:	4611      	mov	r1, r2
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	4798      	blx	r3
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80088d4:	2300      	movs	r3, #0
 80088d6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}

080088e2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088e2:	b580      	push	{r7, lr}
 80088e4:	b082      	sub	sp, #8
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	6078      	str	r0, [r7, #4]
 80088ea:	460b      	mov	r3, r1
 80088ec:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	78fa      	ldrb	r2, [r7, #3]
 80088f8:	4611      	mov	r1, r2
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	4798      	blx	r3

  return USBD_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3708      	adds	r7, #8
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b082      	sub	sp, #8
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008918:	6839      	ldr	r1, [r7, #0]
 800891a:	4618      	mov	r0, r3
 800891c:	f000 fedb 	bl	80096d6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800892e:	461a      	mov	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800893c:	f003 031f 	and.w	r3, r3, #31
 8008940:	2b02      	cmp	r3, #2
 8008942:	d016      	beq.n	8008972 <USBD_LL_SetupStage+0x6a>
 8008944:	2b02      	cmp	r3, #2
 8008946:	d81c      	bhi.n	8008982 <USBD_LL_SetupStage+0x7a>
 8008948:	2b00      	cmp	r3, #0
 800894a:	d002      	beq.n	8008952 <USBD_LL_SetupStage+0x4a>
 800894c:	2b01      	cmp	r3, #1
 800894e:	d008      	beq.n	8008962 <USBD_LL_SetupStage+0x5a>
 8008950:	e017      	b.n	8008982 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008958:	4619      	mov	r1, r3
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 f9ce 	bl	8008cfc <USBD_StdDevReq>
      break;
 8008960:	e01a      	b.n	8008998 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008968:	4619      	mov	r1, r3
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 fa30 	bl	8008dd0 <USBD_StdItfReq>
      break;
 8008970:	e012      	b.n	8008998 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008978:	4619      	mov	r1, r3
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 fa70 	bl	8008e60 <USBD_StdEPReq>
      break;
 8008980:	e00a      	b.n	8008998 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008988:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800898c:	b2db      	uxtb	r3, r3
 800898e:	4619      	mov	r1, r3
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f001 fb41 	bl	800a018 <USBD_LL_StallEP>
      break;
 8008996:	bf00      	nop
  }

  return USBD_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	3708      	adds	r7, #8
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}

080089a2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80089a2:	b580      	push	{r7, lr}
 80089a4:	b086      	sub	sp, #24
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	60f8      	str	r0, [r7, #12]
 80089aa:	460b      	mov	r3, r1
 80089ac:	607a      	str	r2, [r7, #4]
 80089ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80089b0:	7afb      	ldrb	r3, [r7, #11]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d14b      	bne.n	8008a4e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80089bc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80089c4:	2b03      	cmp	r3, #3
 80089c6:	d134      	bne.n	8008a32 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	68da      	ldr	r2, [r3, #12]
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d919      	bls.n	8008a08 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	68da      	ldr	r2, [r3, #12]
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	1ad2      	subs	r2, r2, r3
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	68da      	ldr	r2, [r3, #12]
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d203      	bcs.n	80089f6 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	e002      	b.n	80089fc <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	461a      	mov	r2, r3
 80089fe:	6879      	ldr	r1, [r7, #4]
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f000 ff5c 	bl	80098be <USBD_CtlContinueRx>
 8008a06:	e038      	b.n	8008a7a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d00a      	beq.n	8008a2a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a1a:	2b03      	cmp	r3, #3
 8008a1c:	d105      	bne.n	8008a2a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f000 ff59 	bl	80098e2 <USBD_CtlSendStatus>
 8008a30:	e023      	b.n	8008a7a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008a38:	2b05      	cmp	r3, #5
 8008a3a:	d11e      	bne.n	8008a7a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008a44:	2100      	movs	r1, #0
 8008a46:	68f8      	ldr	r0, [r7, #12]
 8008a48:	f001 fae6 	bl	800a018 <USBD_LL_StallEP>
 8008a4c:	e015      	b.n	8008a7a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a54:	699b      	ldr	r3, [r3, #24]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00d      	beq.n	8008a76 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a60:	2b03      	cmp	r3, #3
 8008a62:	d108      	bne.n	8008a76 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a6a:	699b      	ldr	r3, [r3, #24]
 8008a6c:	7afa      	ldrb	r2, [r7, #11]
 8008a6e:	4611      	mov	r1, r2
 8008a70:	68f8      	ldr	r0, [r7, #12]
 8008a72:	4798      	blx	r3
 8008a74:	e001      	b.n	8008a7a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008a76:	2302      	movs	r3, #2
 8008a78:	e000      	b.n	8008a7c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3718      	adds	r7, #24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b086      	sub	sp, #24
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	607a      	str	r2, [r7, #4]
 8008a90:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008a92:	7afb      	ldrb	r3, [r7, #11]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d17f      	bne.n	8008b98 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	3314      	adds	r3, #20
 8008a9c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d15c      	bne.n	8008b62 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	68da      	ldr	r2, [r3, #12]
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d915      	bls.n	8008ae0 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	68da      	ldr	r2, [r3, #12]
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	1ad2      	subs	r2, r2, r3
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	461a      	mov	r2, r3
 8008aca:	6879      	ldr	r1, [r7, #4]
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f000 fec6 	bl	800985e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	2100      	movs	r1, #0
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	f001 fb4a 	bl	800a172 <USBD_LL_PrepareReceive>
 8008ade:	e04e      	b.n	8008b7e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	697a      	ldr	r2, [r7, #20]
 8008ae6:	6912      	ldr	r2, [r2, #16]
 8008ae8:	fbb3 f1f2 	udiv	r1, r3, r2
 8008aec:	fb01 f202 	mul.w	r2, r1, r2
 8008af0:	1a9b      	subs	r3, r3, r2
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d11c      	bne.n	8008b30 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	689a      	ldr	r2, [r3, #8]
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d316      	bcc.n	8008b30 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	689a      	ldr	r2, [r3, #8]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d20f      	bcs.n	8008b30 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008b10:	2200      	movs	r2, #0
 8008b12:	2100      	movs	r1, #0
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f000 fea2 	bl	800985e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b22:	2300      	movs	r3, #0
 8008b24:	2200      	movs	r2, #0
 8008b26:	2100      	movs	r1, #0
 8008b28:	68f8      	ldr	r0, [r7, #12]
 8008b2a:	f001 fb22 	bl	800a172 <USBD_LL_PrepareReceive>
 8008b2e:	e026      	b.n	8008b7e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00a      	beq.n	8008b52 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b42:	2b03      	cmp	r3, #3
 8008b44:	d105      	bne.n	8008b52 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008b52:	2180      	movs	r1, #128	; 0x80
 8008b54:	68f8      	ldr	r0, [r7, #12]
 8008b56:	f001 fa5f 	bl	800a018 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008b5a:	68f8      	ldr	r0, [r7, #12]
 8008b5c:	f000 fed4 	bl	8009908 <USBD_CtlReceiveStatus>
 8008b60:	e00d      	b.n	8008b7e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008b68:	2b04      	cmp	r3, #4
 8008b6a:	d004      	beq.n	8008b76 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d103      	bne.n	8008b7e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008b76:	2180      	movs	r1, #128	; 0x80
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f001 fa4d 	bl	800a018 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d11d      	bne.n	8008bc4 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	f7ff fe80 	bl	800888e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008b96:	e015      	b.n	8008bc4 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b9e:	695b      	ldr	r3, [r3, #20]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00d      	beq.n	8008bc0 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008baa:	2b03      	cmp	r3, #3
 8008bac:	d108      	bne.n	8008bc0 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bb4:	695b      	ldr	r3, [r3, #20]
 8008bb6:	7afa      	ldrb	r2, [r7, #11]
 8008bb8:	4611      	mov	r1, r2
 8008bba:	68f8      	ldr	r0, [r7, #12]
 8008bbc:	4798      	blx	r3
 8008bbe:	e001      	b.n	8008bc4 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	e000      	b.n	8008bc6 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3718      	adds	r7, #24
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}

08008bce <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008bce:	b580      	push	{r7, lr}
 8008bd0:	b082      	sub	sp, #8
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008bd6:	2340      	movs	r3, #64	; 0x40
 8008bd8:	2200      	movs	r2, #0
 8008bda:	2100      	movs	r1, #0
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f001 f9d6 	bl	8009f8e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2201      	movs	r2, #1
 8008be6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2240      	movs	r2, #64	; 0x40
 8008bee:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008bf2:	2340      	movs	r3, #64	; 0x40
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	2180      	movs	r1, #128	; 0x80
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f001 f9c8 	bl	8009f8e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2201      	movs	r2, #1
 8008c02:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2240      	movs	r2, #64	; 0x40
 8008c08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d009      	beq.n	8008c46 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c38:	685b      	ldr	r3, [r3, #4]
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	6852      	ldr	r2, [r2, #4]
 8008c3e:	b2d2      	uxtb	r2, r2
 8008c40:	4611      	mov	r1, r2
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	4798      	blx	r3
  }

  return USBD_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	460b      	mov	r3, r1
 8008c5a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	78fa      	ldrb	r2, [r7, #3]
 8008c60:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008c62:	2300      	movs	r3, #0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2204      	movs	r2, #4
 8008c88:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	370c      	adds	r7, #12
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b083      	sub	sp, #12
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ca8:	2b04      	cmp	r3, #4
 8008caa:	d105      	bne.n	8008cb8 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008cb8:	2300      	movs	r3, #0
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	370c      	adds	r7, #12
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr

08008cc6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008cc6:	b580      	push	{r7, lr}
 8008cc8:	b082      	sub	sp, #8
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cd4:	2b03      	cmp	r3, #3
 8008cd6:	d10b      	bne.n	8008cf0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cde:	69db      	ldr	r3, [r3, #28]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d005      	beq.n	8008cf0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008cea:	69db      	ldr	r3, [r3, #28]
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3708      	adds	r7, #8
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
	...

08008cfc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b084      	sub	sp, #16
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d06:	2300      	movs	r3, #0
 8008d08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	781b      	ldrb	r3, [r3, #0]
 8008d0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d12:	2b40      	cmp	r3, #64	; 0x40
 8008d14:	d005      	beq.n	8008d22 <USBD_StdDevReq+0x26>
 8008d16:	2b40      	cmp	r3, #64	; 0x40
 8008d18:	d84f      	bhi.n	8008dba <USBD_StdDevReq+0xbe>
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d009      	beq.n	8008d32 <USBD_StdDevReq+0x36>
 8008d1e:	2b20      	cmp	r3, #32
 8008d20:	d14b      	bne.n	8008dba <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	6839      	ldr	r1, [r7, #0]
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	4798      	blx	r3
      break;
 8008d30:	e048      	b.n	8008dc4 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	785b      	ldrb	r3, [r3, #1]
 8008d36:	2b09      	cmp	r3, #9
 8008d38:	d839      	bhi.n	8008dae <USBD_StdDevReq+0xb2>
 8008d3a:	a201      	add	r2, pc, #4	; (adr r2, 8008d40 <USBD_StdDevReq+0x44>)
 8008d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d40:	08008d91 	.word	0x08008d91
 8008d44:	08008da5 	.word	0x08008da5
 8008d48:	08008daf 	.word	0x08008daf
 8008d4c:	08008d9b 	.word	0x08008d9b
 8008d50:	08008daf 	.word	0x08008daf
 8008d54:	08008d73 	.word	0x08008d73
 8008d58:	08008d69 	.word	0x08008d69
 8008d5c:	08008daf 	.word	0x08008daf
 8008d60:	08008d87 	.word	0x08008d87
 8008d64:	08008d7d 	.word	0x08008d7d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 f9dc 	bl	8009128 <USBD_GetDescriptor>
          break;
 8008d70:	e022      	b.n	8008db8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008d72:	6839      	ldr	r1, [r7, #0]
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 fb3f 	bl	80093f8 <USBD_SetAddress>
          break;
 8008d7a:	e01d      	b.n	8008db8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008d7c:	6839      	ldr	r1, [r7, #0]
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 fb7e 	bl	8009480 <USBD_SetConfig>
          break;
 8008d84:	e018      	b.n	8008db8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008d86:	6839      	ldr	r1, [r7, #0]
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 fc07 	bl	800959c <USBD_GetConfig>
          break;
 8008d8e:	e013      	b.n	8008db8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008d90:	6839      	ldr	r1, [r7, #0]
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 fc37 	bl	8009606 <USBD_GetStatus>
          break;
 8008d98:	e00e      	b.n	8008db8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008d9a:	6839      	ldr	r1, [r7, #0]
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 fc65 	bl	800966c <USBD_SetFeature>
          break;
 8008da2:	e009      	b.n	8008db8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008da4:	6839      	ldr	r1, [r7, #0]
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 fc74 	bl	8009694 <USBD_ClrFeature>
          break;
 8008dac:	e004      	b.n	8008db8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008dae:	6839      	ldr	r1, [r7, #0]
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f000 fccd 	bl	8009750 <USBD_CtlError>
          break;
 8008db6:	bf00      	nop
      }
      break;
 8008db8:	e004      	b.n	8008dc4 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008dba:	6839      	ldr	r1, [r7, #0]
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 fcc7 	bl	8009750 <USBD_CtlError>
      break;
 8008dc2:	bf00      	nop
  }

  return ret;
 8008dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3710      	adds	r7, #16
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop

08008dd0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008de6:	2b40      	cmp	r3, #64	; 0x40
 8008de8:	d005      	beq.n	8008df6 <USBD_StdItfReq+0x26>
 8008dea:	2b40      	cmp	r3, #64	; 0x40
 8008dec:	d82e      	bhi.n	8008e4c <USBD_StdItfReq+0x7c>
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d001      	beq.n	8008df6 <USBD_StdItfReq+0x26>
 8008df2:	2b20      	cmp	r3, #32
 8008df4:	d12a      	bne.n	8008e4c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dfc:	3b01      	subs	r3, #1
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d81d      	bhi.n	8008e3e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	889b      	ldrh	r3, [r3, #4]
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d813      	bhi.n	8008e34 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e12:	689b      	ldr	r3, [r3, #8]
 8008e14:	6839      	ldr	r1, [r7, #0]
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	4798      	blx	r3
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	88db      	ldrh	r3, [r3, #6]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d110      	bne.n	8008e48 <USBD_StdItfReq+0x78>
 8008e26:	7bfb      	ldrb	r3, [r7, #15]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10d      	bne.n	8008e48 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fd58 	bl	80098e2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008e32:	e009      	b.n	8008e48 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008e34:	6839      	ldr	r1, [r7, #0]
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 fc8a 	bl	8009750 <USBD_CtlError>
          break;
 8008e3c:	e004      	b.n	8008e48 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008e3e:	6839      	ldr	r1, [r7, #0]
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 fc85 	bl	8009750 <USBD_CtlError>
          break;
 8008e46:	e000      	b.n	8008e4a <USBD_StdItfReq+0x7a>
          break;
 8008e48:	bf00      	nop
      }
      break;
 8008e4a:	e004      	b.n	8008e56 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008e4c:	6839      	ldr	r1, [r7, #0]
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fc7e 	bl	8009750 <USBD_CtlError>
      break;
 8008e54:	bf00      	nop
  }

  return USBD_OK;
 8008e56:	2300      	movs	r3, #0
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3710      	adds	r7, #16
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	889b      	ldrh	r3, [r3, #4]
 8008e72:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e7c:	2b40      	cmp	r3, #64	; 0x40
 8008e7e:	d007      	beq.n	8008e90 <USBD_StdEPReq+0x30>
 8008e80:	2b40      	cmp	r3, #64	; 0x40
 8008e82:	f200 8146 	bhi.w	8009112 <USBD_StdEPReq+0x2b2>
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d00a      	beq.n	8008ea0 <USBD_StdEPReq+0x40>
 8008e8a:	2b20      	cmp	r3, #32
 8008e8c:	f040 8141 	bne.w	8009112 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	6839      	ldr	r1, [r7, #0]
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	4798      	blx	r3
      break;
 8008e9e:	e13d      	b.n	800911c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ea8:	2b20      	cmp	r3, #32
 8008eaa:	d10a      	bne.n	8008ec2 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	4798      	blx	r3
 8008eba:	4603      	mov	r3, r0
 8008ebc:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008ebe:	7bfb      	ldrb	r3, [r7, #15]
 8008ec0:	e12d      	b.n	800911e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	d007      	beq.n	8008eda <USBD_StdEPReq+0x7a>
 8008eca:	2b03      	cmp	r3, #3
 8008ecc:	f300 811b 	bgt.w	8009106 <USBD_StdEPReq+0x2a6>
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d072      	beq.n	8008fba <USBD_StdEPReq+0x15a>
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d03a      	beq.n	8008f4e <USBD_StdEPReq+0xee>
 8008ed8:	e115      	b.n	8009106 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ee0:	2b02      	cmp	r3, #2
 8008ee2:	d002      	beq.n	8008eea <USBD_StdEPReq+0x8a>
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d015      	beq.n	8008f14 <USBD_StdEPReq+0xb4>
 8008ee8:	e02b      	b.n	8008f42 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008eea:	7bbb      	ldrb	r3, [r7, #14]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00c      	beq.n	8008f0a <USBD_StdEPReq+0xaa>
 8008ef0:	7bbb      	ldrb	r3, [r7, #14]
 8008ef2:	2b80      	cmp	r3, #128	; 0x80
 8008ef4:	d009      	beq.n	8008f0a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008ef6:	7bbb      	ldrb	r3, [r7, #14]
 8008ef8:	4619      	mov	r1, r3
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f001 f88c 	bl	800a018 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008f00:	2180      	movs	r1, #128	; 0x80
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f001 f888 	bl	800a018 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f08:	e020      	b.n	8008f4c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008f0a:	6839      	ldr	r1, [r7, #0]
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 fc1f 	bl	8009750 <USBD_CtlError>
              break;
 8008f12:	e01b      	b.n	8008f4c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	885b      	ldrh	r3, [r3, #2]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d10e      	bne.n	8008f3a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008f1c:	7bbb      	ldrb	r3, [r7, #14]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d00b      	beq.n	8008f3a <USBD_StdEPReq+0xda>
 8008f22:	7bbb      	ldrb	r3, [r7, #14]
 8008f24:	2b80      	cmp	r3, #128	; 0x80
 8008f26:	d008      	beq.n	8008f3a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	88db      	ldrh	r3, [r3, #6]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d104      	bne.n	8008f3a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008f30:	7bbb      	ldrb	r3, [r7, #14]
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f001 f86f 	bl	800a018 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fcd1 	bl	80098e2 <USBD_CtlSendStatus>

              break;
 8008f40:	e004      	b.n	8008f4c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008f42:	6839      	ldr	r1, [r7, #0]
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 fc03 	bl	8009750 <USBD_CtlError>
              break;
 8008f4a:	bf00      	nop
          }
          break;
 8008f4c:	e0e0      	b.n	8009110 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d002      	beq.n	8008f5e <USBD_StdEPReq+0xfe>
 8008f58:	2b03      	cmp	r3, #3
 8008f5a:	d015      	beq.n	8008f88 <USBD_StdEPReq+0x128>
 8008f5c:	e026      	b.n	8008fac <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f5e:	7bbb      	ldrb	r3, [r7, #14]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00c      	beq.n	8008f7e <USBD_StdEPReq+0x11e>
 8008f64:	7bbb      	ldrb	r3, [r7, #14]
 8008f66:	2b80      	cmp	r3, #128	; 0x80
 8008f68:	d009      	beq.n	8008f7e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008f6a:	7bbb      	ldrb	r3, [r7, #14]
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f001 f852 	bl	800a018 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008f74:	2180      	movs	r1, #128	; 0x80
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f001 f84e 	bl	800a018 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f7c:	e01c      	b.n	8008fb8 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008f7e:	6839      	ldr	r1, [r7, #0]
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f000 fbe5 	bl	8009750 <USBD_CtlError>
              break;
 8008f86:	e017      	b.n	8008fb8 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	885b      	ldrh	r3, [r3, #2]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d112      	bne.n	8008fb6 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008f90:	7bbb      	ldrb	r3, [r7, #14]
 8008f92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d004      	beq.n	8008fa4 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008f9a:	7bbb      	ldrb	r3, [r7, #14]
 8008f9c:	4619      	mov	r1, r3
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f001 f859 	bl	800a056 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 fc9c 	bl	80098e2 <USBD_CtlSendStatus>
              }
              break;
 8008faa:	e004      	b.n	8008fb6 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008fac:	6839      	ldr	r1, [r7, #0]
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f000 fbce 	bl	8009750 <USBD_CtlError>
              break;
 8008fb4:	e000      	b.n	8008fb8 <USBD_StdEPReq+0x158>
              break;
 8008fb6:	bf00      	nop
          }
          break;
 8008fb8:	e0aa      	b.n	8009110 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fc0:	2b02      	cmp	r3, #2
 8008fc2:	d002      	beq.n	8008fca <USBD_StdEPReq+0x16a>
 8008fc4:	2b03      	cmp	r3, #3
 8008fc6:	d032      	beq.n	800902e <USBD_StdEPReq+0x1ce>
 8008fc8:	e097      	b.n	80090fa <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008fca:	7bbb      	ldrb	r3, [r7, #14]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d007      	beq.n	8008fe0 <USBD_StdEPReq+0x180>
 8008fd0:	7bbb      	ldrb	r3, [r7, #14]
 8008fd2:	2b80      	cmp	r3, #128	; 0x80
 8008fd4:	d004      	beq.n	8008fe0 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008fd6:	6839      	ldr	r1, [r7, #0]
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fbb9 	bl	8009750 <USBD_CtlError>
                break;
 8008fde:	e091      	b.n	8009104 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008fe0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	da0b      	bge.n	8009000 <USBD_StdEPReq+0x1a0>
 8008fe8:	7bbb      	ldrb	r3, [r7, #14]
 8008fea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008fee:	4613      	mov	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	4413      	add	r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	3310      	adds	r3, #16
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	3304      	adds	r3, #4
 8008ffe:	e00b      	b.n	8009018 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009000:	7bbb      	ldrb	r3, [r7, #14]
 8009002:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009006:	4613      	mov	r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	4413      	add	r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	4413      	add	r3, r2
 8009016:	3304      	adds	r3, #4
 8009018:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	2200      	movs	r2, #0
 800901e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	2202      	movs	r2, #2
 8009024:	4619      	mov	r1, r3
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 fbfd 	bl	8009826 <USBD_CtlSendData>
              break;
 800902c:	e06a      	b.n	8009104 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800902e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009032:	2b00      	cmp	r3, #0
 8009034:	da11      	bge.n	800905a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009036:	7bbb      	ldrb	r3, [r7, #14]
 8009038:	f003 020f 	and.w	r2, r3, #15
 800903c:	6879      	ldr	r1, [r7, #4]
 800903e:	4613      	mov	r3, r2
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	4413      	add	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	440b      	add	r3, r1
 8009048:	3318      	adds	r3, #24
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d117      	bne.n	8009080 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009050:	6839      	ldr	r1, [r7, #0]
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 fb7c 	bl	8009750 <USBD_CtlError>
                  break;
 8009058:	e054      	b.n	8009104 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800905a:	7bbb      	ldrb	r3, [r7, #14]
 800905c:	f003 020f 	and.w	r2, r3, #15
 8009060:	6879      	ldr	r1, [r7, #4]
 8009062:	4613      	mov	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	4413      	add	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	440b      	add	r3, r1
 800906c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d104      	bne.n	8009080 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009076:	6839      	ldr	r1, [r7, #0]
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 fb69 	bl	8009750 <USBD_CtlError>
                  break;
 800907e:	e041      	b.n	8009104 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009080:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009084:	2b00      	cmp	r3, #0
 8009086:	da0b      	bge.n	80090a0 <USBD_StdEPReq+0x240>
 8009088:	7bbb      	ldrb	r3, [r7, #14]
 800908a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800908e:	4613      	mov	r3, r2
 8009090:	009b      	lsls	r3, r3, #2
 8009092:	4413      	add	r3, r2
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	3310      	adds	r3, #16
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	4413      	add	r3, r2
 800909c:	3304      	adds	r3, #4
 800909e:	e00b      	b.n	80090b8 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090a0:	7bbb      	ldrb	r3, [r7, #14]
 80090a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090a6:	4613      	mov	r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	4413      	add	r3, r2
 80090ac:	009b      	lsls	r3, r3, #2
 80090ae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	4413      	add	r3, r2
 80090b6:	3304      	adds	r3, #4
 80090b8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80090ba:	7bbb      	ldrb	r3, [r7, #14]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d002      	beq.n	80090c6 <USBD_StdEPReq+0x266>
 80090c0:	7bbb      	ldrb	r3, [r7, #14]
 80090c2:	2b80      	cmp	r3, #128	; 0x80
 80090c4:	d103      	bne.n	80090ce <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	2200      	movs	r2, #0
 80090ca:	601a      	str	r2, [r3, #0]
 80090cc:	e00e      	b.n	80090ec <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80090ce:	7bbb      	ldrb	r3, [r7, #14]
 80090d0:	4619      	mov	r1, r3
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 ffde 	bl	800a094 <USBD_LL_IsStallEP>
 80090d8:	4603      	mov	r3, r0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d003      	beq.n	80090e6 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	2201      	movs	r2, #1
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	e002      	b.n	80090ec <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	2200      	movs	r2, #0
 80090ea:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	2202      	movs	r2, #2
 80090f0:	4619      	mov	r1, r3
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 fb97 	bl	8009826 <USBD_CtlSendData>
              break;
 80090f8:	e004      	b.n	8009104 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80090fa:	6839      	ldr	r1, [r7, #0]
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f000 fb27 	bl	8009750 <USBD_CtlError>
              break;
 8009102:	bf00      	nop
          }
          break;
 8009104:	e004      	b.n	8009110 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009106:	6839      	ldr	r1, [r7, #0]
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 fb21 	bl	8009750 <USBD_CtlError>
          break;
 800910e:	bf00      	nop
      }
      break;
 8009110:	e004      	b.n	800911c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 fb1b 	bl	8009750 <USBD_CtlError>
      break;
 800911a:	bf00      	nop
  }

  return ret;
 800911c:	7bfb      	ldrb	r3, [r7, #15]
}
 800911e:	4618      	mov	r0, r3
 8009120:	3710      	adds	r7, #16
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
	...

08009128 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b084      	sub	sp, #16
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009132:	2300      	movs	r3, #0
 8009134:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009136:	2300      	movs	r3, #0
 8009138:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800913a:	2300      	movs	r3, #0
 800913c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	885b      	ldrh	r3, [r3, #2]
 8009142:	0a1b      	lsrs	r3, r3, #8
 8009144:	b29b      	uxth	r3, r3
 8009146:	3b01      	subs	r3, #1
 8009148:	2b06      	cmp	r3, #6
 800914a:	f200 8128 	bhi.w	800939e <USBD_GetDescriptor+0x276>
 800914e:	a201      	add	r2, pc, #4	; (adr r2, 8009154 <USBD_GetDescriptor+0x2c>)
 8009150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009154:	08009171 	.word	0x08009171
 8009158:	08009189 	.word	0x08009189
 800915c:	080091c9 	.word	0x080091c9
 8009160:	0800939f 	.word	0x0800939f
 8009164:	0800939f 	.word	0x0800939f
 8009168:	0800933f 	.word	0x0800933f
 800916c:	0800936b 	.word	0x0800936b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	7c12      	ldrb	r2, [r2, #16]
 800917c:	f107 0108 	add.w	r1, r7, #8
 8009180:	4610      	mov	r0, r2
 8009182:	4798      	blx	r3
 8009184:	60f8      	str	r0, [r7, #12]
      break;
 8009186:	e112      	b.n	80093ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	7c1b      	ldrb	r3, [r3, #16]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d10d      	bne.n	80091ac <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009198:	f107 0208 	add.w	r2, r7, #8
 800919c:	4610      	mov	r0, r2
 800919e:	4798      	blx	r3
 80091a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	3301      	adds	r3, #1
 80091a6:	2202      	movs	r2, #2
 80091a8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80091aa:	e100      	b.n	80093ae <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091b4:	f107 0208 	add.w	r2, r7, #8
 80091b8:	4610      	mov	r0, r2
 80091ba:	4798      	blx	r3
 80091bc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	3301      	adds	r3, #1
 80091c2:	2202      	movs	r2, #2
 80091c4:	701a      	strb	r2, [r3, #0]
      break;
 80091c6:	e0f2      	b.n	80093ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	885b      	ldrh	r3, [r3, #2]
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	2b05      	cmp	r3, #5
 80091d0:	f200 80ac 	bhi.w	800932c <USBD_GetDescriptor+0x204>
 80091d4:	a201      	add	r2, pc, #4	; (adr r2, 80091dc <USBD_GetDescriptor+0xb4>)
 80091d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091da:	bf00      	nop
 80091dc:	080091f5 	.word	0x080091f5
 80091e0:	08009229 	.word	0x08009229
 80091e4:	0800925d 	.word	0x0800925d
 80091e8:	08009291 	.word	0x08009291
 80091ec:	080092c5 	.word	0x080092c5
 80091f0:	080092f9 	.word	0x080092f9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d00b      	beq.n	8009218 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	7c12      	ldrb	r2, [r2, #16]
 800920c:	f107 0108 	add.w	r1, r7, #8
 8009210:	4610      	mov	r0, r2
 8009212:	4798      	blx	r3
 8009214:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009216:	e091      	b.n	800933c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009218:	6839      	ldr	r1, [r7, #0]
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 fa98 	bl	8009750 <USBD_CtlError>
            err++;
 8009220:	7afb      	ldrb	r3, [r7, #11]
 8009222:	3301      	adds	r3, #1
 8009224:	72fb      	strb	r3, [r7, #11]
          break;
 8009226:	e089      	b.n	800933c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00b      	beq.n	800924c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	7c12      	ldrb	r2, [r2, #16]
 8009240:	f107 0108 	add.w	r1, r7, #8
 8009244:	4610      	mov	r0, r2
 8009246:	4798      	blx	r3
 8009248:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800924a:	e077      	b.n	800933c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800924c:	6839      	ldr	r1, [r7, #0]
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 fa7e 	bl	8009750 <USBD_CtlError>
            err++;
 8009254:	7afb      	ldrb	r3, [r7, #11]
 8009256:	3301      	adds	r3, #1
 8009258:	72fb      	strb	r3, [r7, #11]
          break;
 800925a:	e06f      	b.n	800933c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d00b      	beq.n	8009280 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800926e:	68db      	ldr	r3, [r3, #12]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	7c12      	ldrb	r2, [r2, #16]
 8009274:	f107 0108 	add.w	r1, r7, #8
 8009278:	4610      	mov	r0, r2
 800927a:	4798      	blx	r3
 800927c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800927e:	e05d      	b.n	800933c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009280:	6839      	ldr	r1, [r7, #0]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 fa64 	bl	8009750 <USBD_CtlError>
            err++;
 8009288:	7afb      	ldrb	r3, [r7, #11]
 800928a:	3301      	adds	r3, #1
 800928c:	72fb      	strb	r3, [r7, #11]
          break;
 800928e:	e055      	b.n	800933c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009296:	691b      	ldr	r3, [r3, #16]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d00b      	beq.n	80092b4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	7c12      	ldrb	r2, [r2, #16]
 80092a8:	f107 0108 	add.w	r1, r7, #8
 80092ac:	4610      	mov	r0, r2
 80092ae:	4798      	blx	r3
 80092b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092b2:	e043      	b.n	800933c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092b4:	6839      	ldr	r1, [r7, #0]
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 fa4a 	bl	8009750 <USBD_CtlError>
            err++;
 80092bc:	7afb      	ldrb	r3, [r7, #11]
 80092be:	3301      	adds	r3, #1
 80092c0:	72fb      	strb	r3, [r7, #11]
          break;
 80092c2:	e03b      	b.n	800933c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092ca:	695b      	ldr	r3, [r3, #20]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d00b      	beq.n	80092e8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092d6:	695b      	ldr	r3, [r3, #20]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	7c12      	ldrb	r2, [r2, #16]
 80092dc:	f107 0108 	add.w	r1, r7, #8
 80092e0:	4610      	mov	r0, r2
 80092e2:	4798      	blx	r3
 80092e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092e6:	e029      	b.n	800933c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092e8:	6839      	ldr	r1, [r7, #0]
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 fa30 	bl	8009750 <USBD_CtlError>
            err++;
 80092f0:	7afb      	ldrb	r3, [r7, #11]
 80092f2:	3301      	adds	r3, #1
 80092f4:	72fb      	strb	r3, [r7, #11]
          break;
 80092f6:	e021      	b.n	800933c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092fe:	699b      	ldr	r3, [r3, #24]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00b      	beq.n	800931c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800930a:	699b      	ldr	r3, [r3, #24]
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	7c12      	ldrb	r2, [r2, #16]
 8009310:	f107 0108 	add.w	r1, r7, #8
 8009314:	4610      	mov	r0, r2
 8009316:	4798      	blx	r3
 8009318:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800931a:	e00f      	b.n	800933c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 fa16 	bl	8009750 <USBD_CtlError>
            err++;
 8009324:	7afb      	ldrb	r3, [r7, #11]
 8009326:	3301      	adds	r3, #1
 8009328:	72fb      	strb	r3, [r7, #11]
          break;
 800932a:	e007      	b.n	800933c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800932c:	6839      	ldr	r1, [r7, #0]
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 fa0e 	bl	8009750 <USBD_CtlError>
          err++;
 8009334:	7afb      	ldrb	r3, [r7, #11]
 8009336:	3301      	adds	r3, #1
 8009338:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800933a:	e038      	b.n	80093ae <USBD_GetDescriptor+0x286>
 800933c:	e037      	b.n	80093ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	7c1b      	ldrb	r3, [r3, #16]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d109      	bne.n	800935a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800934c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800934e:	f107 0208 	add.w	r2, r7, #8
 8009352:	4610      	mov	r0, r2
 8009354:	4798      	blx	r3
 8009356:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009358:	e029      	b.n	80093ae <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800935a:	6839      	ldr	r1, [r7, #0]
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f000 f9f7 	bl	8009750 <USBD_CtlError>
        err++;
 8009362:	7afb      	ldrb	r3, [r7, #11]
 8009364:	3301      	adds	r3, #1
 8009366:	72fb      	strb	r3, [r7, #11]
      break;
 8009368:	e021      	b.n	80093ae <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	7c1b      	ldrb	r3, [r3, #16]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d10d      	bne.n	800938e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800937a:	f107 0208 	add.w	r2, r7, #8
 800937e:	4610      	mov	r0, r2
 8009380:	4798      	blx	r3
 8009382:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	3301      	adds	r3, #1
 8009388:	2207      	movs	r2, #7
 800938a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800938c:	e00f      	b.n	80093ae <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800938e:	6839      	ldr	r1, [r7, #0]
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 f9dd 	bl	8009750 <USBD_CtlError>
        err++;
 8009396:	7afb      	ldrb	r3, [r7, #11]
 8009398:	3301      	adds	r3, #1
 800939a:	72fb      	strb	r3, [r7, #11]
      break;
 800939c:	e007      	b.n	80093ae <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800939e:	6839      	ldr	r1, [r7, #0]
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 f9d5 	bl	8009750 <USBD_CtlError>
      err++;
 80093a6:	7afb      	ldrb	r3, [r7, #11]
 80093a8:	3301      	adds	r3, #1
 80093aa:	72fb      	strb	r3, [r7, #11]
      break;
 80093ac:	bf00      	nop
  }

  if (err != 0U)
 80093ae:	7afb      	ldrb	r3, [r7, #11]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d11c      	bne.n	80093ee <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80093b4:	893b      	ldrh	r3, [r7, #8]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d011      	beq.n	80093de <USBD_GetDescriptor+0x2b6>
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	88db      	ldrh	r3, [r3, #6]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00d      	beq.n	80093de <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	88da      	ldrh	r2, [r3, #6]
 80093c6:	893b      	ldrh	r3, [r7, #8]
 80093c8:	4293      	cmp	r3, r2
 80093ca:	bf28      	it	cs
 80093cc:	4613      	movcs	r3, r2
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80093d2:	893b      	ldrh	r3, [r7, #8]
 80093d4:	461a      	mov	r2, r3
 80093d6:	68f9      	ldr	r1, [r7, #12]
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 fa24 	bl	8009826 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	88db      	ldrh	r3, [r3, #6]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d104      	bne.n	80093f0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 fa7b 	bl	80098e2 <USBD_CtlSendStatus>
 80093ec:	e000      	b.n	80093f0 <USBD_GetDescriptor+0x2c8>
    return;
 80093ee:	bf00      	nop
    }
  }
}
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
 80093f6:	bf00      	nop

080093f8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	889b      	ldrh	r3, [r3, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d130      	bne.n	800946c <USBD_SetAddress+0x74>
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	88db      	ldrh	r3, [r3, #6]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d12c      	bne.n	800946c <USBD_SetAddress+0x74>
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	885b      	ldrh	r3, [r3, #2]
 8009416:	2b7f      	cmp	r3, #127	; 0x7f
 8009418:	d828      	bhi.n	800946c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	885b      	ldrh	r3, [r3, #2]
 800941e:	b2db      	uxtb	r3, r3
 8009420:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009424:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800942c:	2b03      	cmp	r3, #3
 800942e:	d104      	bne.n	800943a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f98c 	bl	8009750 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009438:	e01d      	b.n	8009476 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	7bfa      	ldrb	r2, [r7, #15]
 800943e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009442:	7bfb      	ldrb	r3, [r7, #15]
 8009444:	4619      	mov	r1, r3
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 fe51 	bl	800a0ee <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f000 fa48 	bl	80098e2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009452:	7bfb      	ldrb	r3, [r7, #15]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d004      	beq.n	8009462 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2202      	movs	r2, #2
 800945c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009460:	e009      	b.n	8009476 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800946a:	e004      	b.n	8009476 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800946c:	6839      	ldr	r1, [r7, #0]
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f96e 	bl	8009750 <USBD_CtlError>
  }
}
 8009474:	bf00      	nop
 8009476:	bf00      	nop
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
	...

08009480 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	885b      	ldrh	r3, [r3, #2]
 800948e:	b2da      	uxtb	r2, r3
 8009490:	4b41      	ldr	r3, [pc, #260]	; (8009598 <USBD_SetConfig+0x118>)
 8009492:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009494:	4b40      	ldr	r3, [pc, #256]	; (8009598 <USBD_SetConfig+0x118>)
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d904      	bls.n	80094a6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800949c:	6839      	ldr	r1, [r7, #0]
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 f956 	bl	8009750 <USBD_CtlError>
 80094a4:	e075      	b.n	8009592 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094ac:	2b02      	cmp	r3, #2
 80094ae:	d002      	beq.n	80094b6 <USBD_SetConfig+0x36>
 80094b0:	2b03      	cmp	r3, #3
 80094b2:	d023      	beq.n	80094fc <USBD_SetConfig+0x7c>
 80094b4:	e062      	b.n	800957c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80094b6:	4b38      	ldr	r3, [pc, #224]	; (8009598 <USBD_SetConfig+0x118>)
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d01a      	beq.n	80094f4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80094be:	4b36      	ldr	r3, [pc, #216]	; (8009598 <USBD_SetConfig+0x118>)
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	461a      	mov	r2, r3
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2203      	movs	r2, #3
 80094cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80094d0:	4b31      	ldr	r3, [pc, #196]	; (8009598 <USBD_SetConfig+0x118>)
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	4619      	mov	r1, r3
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f7ff f9e4 	bl	80088a4 <USBD_SetClassConfig>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b02      	cmp	r3, #2
 80094e0:	d104      	bne.n	80094ec <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80094e2:	6839      	ldr	r1, [r7, #0]
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 f933 	bl	8009750 <USBD_CtlError>
            return;
 80094ea:	e052      	b.n	8009592 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 f9f8 	bl	80098e2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80094f2:	e04e      	b.n	8009592 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 f9f4 	bl	80098e2 <USBD_CtlSendStatus>
        break;
 80094fa:	e04a      	b.n	8009592 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80094fc:	4b26      	ldr	r3, [pc, #152]	; (8009598 <USBD_SetConfig+0x118>)
 80094fe:	781b      	ldrb	r3, [r3, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d112      	bne.n	800952a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2202      	movs	r2, #2
 8009508:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800950c:	4b22      	ldr	r3, [pc, #136]	; (8009598 <USBD_SetConfig+0x118>)
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	461a      	mov	r2, r3
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009516:	4b20      	ldr	r3, [pc, #128]	; (8009598 <USBD_SetConfig+0x118>)
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	4619      	mov	r1, r3
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f7ff f9e0 	bl	80088e2 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 f9dd 	bl	80098e2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009528:	e033      	b.n	8009592 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800952a:	4b1b      	ldr	r3, [pc, #108]	; (8009598 <USBD_SetConfig+0x118>)
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	461a      	mov	r2, r3
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	429a      	cmp	r2, r3
 8009536:	d01d      	beq.n	8009574 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	b2db      	uxtb	r3, r3
 800953e:	4619      	mov	r1, r3
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f7ff f9ce 	bl	80088e2 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009546:	4b14      	ldr	r3, [pc, #80]	; (8009598 <USBD_SetConfig+0x118>)
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	461a      	mov	r2, r3
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009550:	4b11      	ldr	r3, [pc, #68]	; (8009598 <USBD_SetConfig+0x118>)
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	4619      	mov	r1, r3
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f7ff f9a4 	bl	80088a4 <USBD_SetClassConfig>
 800955c:	4603      	mov	r3, r0
 800955e:	2b02      	cmp	r3, #2
 8009560:	d104      	bne.n	800956c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009562:	6839      	ldr	r1, [r7, #0]
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f000 f8f3 	bl	8009750 <USBD_CtlError>
            return;
 800956a:	e012      	b.n	8009592 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 f9b8 	bl	80098e2 <USBD_CtlSendStatus>
        break;
 8009572:	e00e      	b.n	8009592 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 f9b4 	bl	80098e2 <USBD_CtlSendStatus>
        break;
 800957a:	e00a      	b.n	8009592 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800957c:	6839      	ldr	r1, [r7, #0]
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f8e6 	bl	8009750 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009584:	4b04      	ldr	r3, [pc, #16]	; (8009598 <USBD_SetConfig+0x118>)
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	4619      	mov	r1, r3
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7ff f9a9 	bl	80088e2 <USBD_ClrClassConfig>
        break;
 8009590:	bf00      	nop
    }
  }
}
 8009592:	3708      	adds	r7, #8
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}
 8009598:	20000a9c 	.word	0x20000a9c

0800959c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b082      	sub	sp, #8
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	88db      	ldrh	r3, [r3, #6]
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d004      	beq.n	80095b8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80095ae:	6839      	ldr	r1, [r7, #0]
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f000 f8cd 	bl	8009750 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80095b6:	e022      	b.n	80095fe <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095be:	2b02      	cmp	r3, #2
 80095c0:	dc02      	bgt.n	80095c8 <USBD_GetConfig+0x2c>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	dc03      	bgt.n	80095ce <USBD_GetConfig+0x32>
 80095c6:	e015      	b.n	80095f4 <USBD_GetConfig+0x58>
 80095c8:	2b03      	cmp	r3, #3
 80095ca:	d00b      	beq.n	80095e4 <USBD_GetConfig+0x48>
 80095cc:	e012      	b.n	80095f4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2200      	movs	r2, #0
 80095d2:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	3308      	adds	r3, #8
 80095d8:	2201      	movs	r2, #1
 80095da:	4619      	mov	r1, r3
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 f922 	bl	8009826 <USBD_CtlSendData>
        break;
 80095e2:	e00c      	b.n	80095fe <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	3304      	adds	r3, #4
 80095e8:	2201      	movs	r2, #1
 80095ea:	4619      	mov	r1, r3
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f000 f91a 	bl	8009826 <USBD_CtlSendData>
        break;
 80095f2:	e004      	b.n	80095fe <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80095f4:	6839      	ldr	r1, [r7, #0]
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 f8aa 	bl	8009750 <USBD_CtlError>
        break;
 80095fc:	bf00      	nop
}
 80095fe:	bf00      	nop
 8009600:	3708      	adds	r7, #8
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009606:	b580      	push	{r7, lr}
 8009608:	b082      	sub	sp, #8
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
 800960e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009616:	3b01      	subs	r3, #1
 8009618:	2b02      	cmp	r3, #2
 800961a:	d81e      	bhi.n	800965a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	88db      	ldrh	r3, [r3, #6]
 8009620:	2b02      	cmp	r3, #2
 8009622:	d004      	beq.n	800962e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009624:	6839      	ldr	r1, [r7, #0]
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f000 f892 	bl	8009750 <USBD_CtlError>
        break;
 800962c:	e01a      	b.n	8009664 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800963a:	2b00      	cmp	r3, #0
 800963c:	d005      	beq.n	800964a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	f043 0202 	orr.w	r2, r3, #2
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	330c      	adds	r3, #12
 800964e:	2202      	movs	r2, #2
 8009650:	4619      	mov	r1, r3
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 f8e7 	bl	8009826 <USBD_CtlSendData>
      break;
 8009658:	e004      	b.n	8009664 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800965a:	6839      	ldr	r1, [r7, #0]
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 f877 	bl	8009750 <USBD_CtlError>
      break;
 8009662:	bf00      	nop
  }
}
 8009664:	bf00      	nop
 8009666:	3708      	adds	r7, #8
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	885b      	ldrh	r3, [r3, #2]
 800967a:	2b01      	cmp	r3, #1
 800967c:	d106      	bne.n	800968c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2201      	movs	r2, #1
 8009682:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 f92b 	bl	80098e2 <USBD_CtlSendStatus>
  }
}
 800968c:	bf00      	nop
 800968e:	3708      	adds	r7, #8
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b082      	sub	sp, #8
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
 800969c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096a4:	3b01      	subs	r3, #1
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d80b      	bhi.n	80096c2 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	885b      	ldrh	r3, [r3, #2]
 80096ae:	2b01      	cmp	r3, #1
 80096b0:	d10c      	bne.n	80096cc <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 f911 	bl	80098e2 <USBD_CtlSendStatus>
      }
      break;
 80096c0:	e004      	b.n	80096cc <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80096c2:	6839      	ldr	r1, [r7, #0]
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 f843 	bl	8009750 <USBD_CtlError>
      break;
 80096ca:	e000      	b.n	80096ce <USBD_ClrFeature+0x3a>
      break;
 80096cc:	bf00      	nop
  }
}
 80096ce:	bf00      	nop
 80096d0:	3708      	adds	r7, #8
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}

080096d6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80096d6:	b480      	push	{r7}
 80096d8:	b083      	sub	sp, #12
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
 80096de:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	781a      	ldrb	r2, [r3, #0]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	785a      	ldrb	r2, [r3, #1]
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	3302      	adds	r3, #2
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	b29a      	uxth	r2, r3
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	3303      	adds	r3, #3
 80096fc:	781b      	ldrb	r3, [r3, #0]
 80096fe:	b29b      	uxth	r3, r3
 8009700:	021b      	lsls	r3, r3, #8
 8009702:	b29b      	uxth	r3, r3
 8009704:	4413      	add	r3, r2
 8009706:	b29a      	uxth	r2, r3
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	3304      	adds	r3, #4
 8009710:	781b      	ldrb	r3, [r3, #0]
 8009712:	b29a      	uxth	r2, r3
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	3305      	adds	r3, #5
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	b29b      	uxth	r3, r3
 800971c:	021b      	lsls	r3, r3, #8
 800971e:	b29b      	uxth	r3, r3
 8009720:	4413      	add	r3, r2
 8009722:	b29a      	uxth	r2, r3
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	3306      	adds	r3, #6
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	b29a      	uxth	r2, r3
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	3307      	adds	r3, #7
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	b29b      	uxth	r3, r3
 8009738:	021b      	lsls	r3, r3, #8
 800973a:	b29b      	uxth	r3, r3
 800973c:	4413      	add	r3, r2
 800973e:	b29a      	uxth	r2, r3
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	80da      	strh	r2, [r3, #6]

}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b082      	sub	sp, #8
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800975a:	2180      	movs	r1, #128	; 0x80
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 fc5b 	bl	800a018 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009762:	2100      	movs	r1, #0
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 fc57 	bl	800a018 <USBD_LL_StallEP>
}
 800976a:	bf00      	nop
 800976c:	3708      	adds	r7, #8
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b086      	sub	sp, #24
 8009776:	af00      	add	r7, sp, #0
 8009778:	60f8      	str	r0, [r7, #12]
 800977a:	60b9      	str	r1, [r7, #8]
 800977c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800977e:	2300      	movs	r3, #0
 8009780:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d032      	beq.n	80097ee <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009788:	68f8      	ldr	r0, [r7, #12]
 800978a:	f000 f834 	bl	80097f6 <USBD_GetLen>
 800978e:	4603      	mov	r3, r0
 8009790:	3301      	adds	r3, #1
 8009792:	b29b      	uxth	r3, r3
 8009794:	005b      	lsls	r3, r3, #1
 8009796:	b29a      	uxth	r2, r3
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800979c:	7dfb      	ldrb	r3, [r7, #23]
 800979e:	1c5a      	adds	r2, r3, #1
 80097a0:	75fa      	strb	r2, [r7, #23]
 80097a2:	461a      	mov	r2, r3
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	4413      	add	r3, r2
 80097a8:	687a      	ldr	r2, [r7, #4]
 80097aa:	7812      	ldrb	r2, [r2, #0]
 80097ac:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80097ae:	7dfb      	ldrb	r3, [r7, #23]
 80097b0:	1c5a      	adds	r2, r3, #1
 80097b2:	75fa      	strb	r2, [r7, #23]
 80097b4:	461a      	mov	r2, r3
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	4413      	add	r3, r2
 80097ba:	2203      	movs	r2, #3
 80097bc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80097be:	e012      	b.n	80097e6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	1c5a      	adds	r2, r3, #1
 80097c4:	60fa      	str	r2, [r7, #12]
 80097c6:	7dfa      	ldrb	r2, [r7, #23]
 80097c8:	1c51      	adds	r1, r2, #1
 80097ca:	75f9      	strb	r1, [r7, #23]
 80097cc:	4611      	mov	r1, r2
 80097ce:	68ba      	ldr	r2, [r7, #8]
 80097d0:	440a      	add	r2, r1
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80097d6:	7dfb      	ldrb	r3, [r7, #23]
 80097d8:	1c5a      	adds	r2, r3, #1
 80097da:	75fa      	strb	r2, [r7, #23]
 80097dc:	461a      	mov	r2, r3
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	4413      	add	r3, r2
 80097e2:	2200      	movs	r2, #0
 80097e4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d1e8      	bne.n	80097c0 <USBD_GetString+0x4e>
    }
  }
}
 80097ee:	bf00      	nop
 80097f0:	3718      	adds	r7, #24
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}

080097f6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80097f6:	b480      	push	{r7}
 80097f8:	b085      	sub	sp, #20
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80097fe:	2300      	movs	r3, #0
 8009800:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009802:	e005      	b.n	8009810 <USBD_GetLen+0x1a>
  {
    len++;
 8009804:	7bfb      	ldrb	r3, [r7, #15]
 8009806:	3301      	adds	r3, #1
 8009808:	73fb      	strb	r3, [r7, #15]
    buf++;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	3301      	adds	r3, #1
 800980e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d1f5      	bne.n	8009804 <USBD_GetLen+0xe>
  }

  return len;
 8009818:	7bfb      	ldrb	r3, [r7, #15]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3714      	adds	r7, #20
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr

08009826 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009826:	b580      	push	{r7, lr}
 8009828:	b084      	sub	sp, #16
 800982a:	af00      	add	r7, sp, #0
 800982c:	60f8      	str	r0, [r7, #12]
 800982e:	60b9      	str	r1, [r7, #8]
 8009830:	4613      	mov	r3, r2
 8009832:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2202      	movs	r2, #2
 8009838:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800983c:	88fa      	ldrh	r2, [r7, #6]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009842:	88fa      	ldrh	r2, [r7, #6]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009848:	88fb      	ldrh	r3, [r7, #6]
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	2100      	movs	r1, #0
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	f000 fc6c 	bl	800a12c <USBD_LL_Transmit>

  return USBD_OK;
 8009854:	2300      	movs	r3, #0
}
 8009856:	4618      	mov	r0, r3
 8009858:	3710      	adds	r7, #16
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}

0800985e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800985e:	b580      	push	{r7, lr}
 8009860:	b084      	sub	sp, #16
 8009862:	af00      	add	r7, sp, #0
 8009864:	60f8      	str	r0, [r7, #12]
 8009866:	60b9      	str	r1, [r7, #8]
 8009868:	4613      	mov	r3, r2
 800986a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800986c:	88fb      	ldrh	r3, [r7, #6]
 800986e:	68ba      	ldr	r2, [r7, #8]
 8009870:	2100      	movs	r1, #0
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	f000 fc5a 	bl	800a12c <USBD_LL_Transmit>

  return USBD_OK;
 8009878:	2300      	movs	r3, #0
}
 800987a:	4618      	mov	r0, r3
 800987c:	3710      	adds	r7, #16
 800987e:	46bd      	mov	sp, r7
 8009880:	bd80      	pop	{r7, pc}

08009882 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009882:	b580      	push	{r7, lr}
 8009884:	b084      	sub	sp, #16
 8009886:	af00      	add	r7, sp, #0
 8009888:	60f8      	str	r0, [r7, #12]
 800988a:	60b9      	str	r1, [r7, #8]
 800988c:	4613      	mov	r3, r2
 800988e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	2203      	movs	r2, #3
 8009894:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009898:	88fa      	ldrh	r2, [r7, #6]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80098a0:	88fa      	ldrh	r2, [r7, #6]
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80098a8:	88fb      	ldrh	r3, [r7, #6]
 80098aa:	68ba      	ldr	r2, [r7, #8]
 80098ac:	2100      	movs	r1, #0
 80098ae:	68f8      	ldr	r0, [r7, #12]
 80098b0:	f000 fc5f 	bl	800a172 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098b4:	2300      	movs	r3, #0
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b084      	sub	sp, #16
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	60f8      	str	r0, [r7, #12]
 80098c6:	60b9      	str	r1, [r7, #8]
 80098c8:	4613      	mov	r3, r2
 80098ca:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80098cc:	88fb      	ldrh	r3, [r7, #6]
 80098ce:	68ba      	ldr	r2, [r7, #8]
 80098d0:	2100      	movs	r1, #0
 80098d2:	68f8      	ldr	r0, [r7, #12]
 80098d4:	f000 fc4d 	bl	800a172 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3710      	adds	r7, #16
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80098e2:	b580      	push	{r7, lr}
 80098e4:	b082      	sub	sp, #8
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2204      	movs	r2, #4
 80098ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80098f2:	2300      	movs	r3, #0
 80098f4:	2200      	movs	r2, #0
 80098f6:	2100      	movs	r1, #0
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fc17 	bl	800a12c <USBD_LL_Transmit>

  return USBD_OK;
 80098fe:	2300      	movs	r3, #0
}
 8009900:	4618      	mov	r0, r3
 8009902:	3708      	adds	r7, #8
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b082      	sub	sp, #8
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2205      	movs	r2, #5
 8009914:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009918:	2300      	movs	r3, #0
 800991a:	2200      	movs	r2, #0
 800991c:	2100      	movs	r1, #0
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f000 fc27 	bl	800a172 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
	...

08009930 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009934:	2200      	movs	r2, #0
 8009936:	4912      	ldr	r1, [pc, #72]	; (8009980 <MX_USB_DEVICE_Init+0x50>)
 8009938:	4812      	ldr	r0, [pc, #72]	; (8009984 <MX_USB_DEVICE_Init+0x54>)
 800993a:	f7fe ff57 	bl	80087ec <USBD_Init>
 800993e:	4603      	mov	r3, r0
 8009940:	2b00      	cmp	r3, #0
 8009942:	d001      	beq.n	8009948 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009944:	f7f6 ff74 	bl	8000830 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009948:	490f      	ldr	r1, [pc, #60]	; (8009988 <MX_USB_DEVICE_Init+0x58>)
 800994a:	480e      	ldr	r0, [pc, #56]	; (8009984 <MX_USB_DEVICE_Init+0x54>)
 800994c:	f7fe ff79 	bl	8008842 <USBD_RegisterClass>
 8009950:	4603      	mov	r3, r0
 8009952:	2b00      	cmp	r3, #0
 8009954:	d001      	beq.n	800995a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009956:	f7f6 ff6b 	bl	8000830 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800995a:	490c      	ldr	r1, [pc, #48]	; (800998c <MX_USB_DEVICE_Init+0x5c>)
 800995c:	4809      	ldr	r0, [pc, #36]	; (8009984 <MX_USB_DEVICE_Init+0x54>)
 800995e:	f7fe fea7 	bl	80086b0 <USBD_CDC_RegisterInterface>
 8009962:	4603      	mov	r3, r0
 8009964:	2b00      	cmp	r3, #0
 8009966:	d001      	beq.n	800996c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009968:	f7f6 ff62 	bl	8000830 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800996c:	4805      	ldr	r0, [pc, #20]	; (8009984 <MX_USB_DEVICE_Init+0x54>)
 800996e:	f7fe ff82 	bl	8008876 <USBD_Start>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d001      	beq.n	800997c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009978:	f7f6 ff5a 	bl	8000830 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800997c:	bf00      	nop
 800997e:	bd80      	pop	{r7, pc}
 8009980:	2000012c 	.word	0x2000012c
 8009984:	20000aa0 	.word	0x20000aa0
 8009988:	20000018 	.word	0x20000018
 800998c:	2000011c 	.word	0x2000011c

08009990 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009994:	2200      	movs	r2, #0
 8009996:	4905      	ldr	r1, [pc, #20]	; (80099ac <CDC_Init_FS+0x1c>)
 8009998:	4805      	ldr	r0, [pc, #20]	; (80099b0 <CDC_Init_FS+0x20>)
 800999a:	f7fe fea0 	bl	80086de <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800999e:	4905      	ldr	r1, [pc, #20]	; (80099b4 <CDC_Init_FS+0x24>)
 80099a0:	4803      	ldr	r0, [pc, #12]	; (80099b0 <CDC_Init_FS+0x20>)
 80099a2:	f7fe feb6 	bl	8008712 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80099a6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	20001164 	.word	0x20001164
 80099b0:	20000aa0 	.word	0x20000aa0
 80099b4:	20000d64 	.word	0x20000d64

080099b8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80099b8:	b480      	push	{r7}
 80099ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80099bc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80099be:	4618      	mov	r0, r3
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	4603      	mov	r3, r0
 80099d0:	6039      	str	r1, [r7, #0]
 80099d2:	71fb      	strb	r3, [r7, #7]
 80099d4:	4613      	mov	r3, r2
 80099d6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80099d8:	79fb      	ldrb	r3, [r7, #7]
 80099da:	2b23      	cmp	r3, #35	; 0x23
 80099dc:	d84a      	bhi.n	8009a74 <CDC_Control_FS+0xac>
 80099de:	a201      	add	r2, pc, #4	; (adr r2, 80099e4 <CDC_Control_FS+0x1c>)
 80099e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e4:	08009a75 	.word	0x08009a75
 80099e8:	08009a75 	.word	0x08009a75
 80099ec:	08009a75 	.word	0x08009a75
 80099f0:	08009a75 	.word	0x08009a75
 80099f4:	08009a75 	.word	0x08009a75
 80099f8:	08009a75 	.word	0x08009a75
 80099fc:	08009a75 	.word	0x08009a75
 8009a00:	08009a75 	.word	0x08009a75
 8009a04:	08009a75 	.word	0x08009a75
 8009a08:	08009a75 	.word	0x08009a75
 8009a0c:	08009a75 	.word	0x08009a75
 8009a10:	08009a75 	.word	0x08009a75
 8009a14:	08009a75 	.word	0x08009a75
 8009a18:	08009a75 	.word	0x08009a75
 8009a1c:	08009a75 	.word	0x08009a75
 8009a20:	08009a75 	.word	0x08009a75
 8009a24:	08009a75 	.word	0x08009a75
 8009a28:	08009a75 	.word	0x08009a75
 8009a2c:	08009a75 	.word	0x08009a75
 8009a30:	08009a75 	.word	0x08009a75
 8009a34:	08009a75 	.word	0x08009a75
 8009a38:	08009a75 	.word	0x08009a75
 8009a3c:	08009a75 	.word	0x08009a75
 8009a40:	08009a75 	.word	0x08009a75
 8009a44:	08009a75 	.word	0x08009a75
 8009a48:	08009a75 	.word	0x08009a75
 8009a4c:	08009a75 	.word	0x08009a75
 8009a50:	08009a75 	.word	0x08009a75
 8009a54:	08009a75 	.word	0x08009a75
 8009a58:	08009a75 	.word	0x08009a75
 8009a5c:	08009a75 	.word	0x08009a75
 8009a60:	08009a75 	.word	0x08009a75
 8009a64:	08009a75 	.word	0x08009a75
 8009a68:	08009a75 	.word	0x08009a75
 8009a6c:	08009a75 	.word	0x08009a75
 8009a70:	08009a75 	.word	0x08009a75
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009a74:	bf00      	nop
  }

  return (USBD_OK);
 8009a76:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	370c      	adds	r7, #12
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b082      	sub	sp, #8
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009a8e:	6879      	ldr	r1, [r7, #4]
 8009a90:	4806      	ldr	r0, [pc, #24]	; (8009aac <CDC_Receive_FS+0x28>)
 8009a92:	f7fe fe3e 	bl	8008712 <USBD_CDC_SetRxBuffer>
  Process_USB_Command((char*)&Buf[0]);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7f6 fe70 	bl	800077c <Process_USB_Command>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009a9c:	4803      	ldr	r0, [pc, #12]	; (8009aac <CDC_Receive_FS+0x28>)
 8009a9e:	f7fe fe7b 	bl	8008798 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009aa2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3708      	adds	r7, #8
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}
 8009aac:	20000aa0 	.word	0x20000aa0

08009ab0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b084      	sub	sp, #16
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	460b      	mov	r3, r1
 8009aba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009abc:	2300      	movs	r3, #0
 8009abe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009ac0:	4b0d      	ldr	r3, [pc, #52]	; (8009af8 <CDC_Transmit_FS+0x48>)
 8009ac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ac6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d001      	beq.n	8009ad6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e00b      	b.n	8009aee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009ad6:	887b      	ldrh	r3, [r7, #2]
 8009ad8:	461a      	mov	r2, r3
 8009ada:	6879      	ldr	r1, [r7, #4]
 8009adc:	4806      	ldr	r0, [pc, #24]	; (8009af8 <CDC_Transmit_FS+0x48>)
 8009ade:	f7fe fdfe 	bl	80086de <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009ae2:	4805      	ldr	r0, [pc, #20]	; (8009af8 <CDC_Transmit_FS+0x48>)
 8009ae4:	f7fe fe29 	bl	800873a <USBD_CDC_TransmitPacket>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}
 8009af6:	bf00      	nop
 8009af8:	20000aa0 	.word	0x20000aa0

08009afc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	4603      	mov	r3, r0
 8009b04:	6039      	str	r1, [r7, #0]
 8009b06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	2212      	movs	r2, #18
 8009b0c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009b0e:	4b03      	ldr	r3, [pc, #12]	; (8009b1c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr
 8009b1c:	20000148 	.word	0x20000148

08009b20 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	4603      	mov	r3, r0
 8009b28:	6039      	str	r1, [r7, #0]
 8009b2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	2204      	movs	r2, #4
 8009b30:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b32:	4b03      	ldr	r3, [pc, #12]	; (8009b40 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr
 8009b40:	2000015c 	.word	0x2000015c

08009b44 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b082      	sub	sp, #8
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	6039      	str	r1, [r7, #0]
 8009b4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009b50:	79fb      	ldrb	r3, [r7, #7]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d105      	bne.n	8009b62 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	4907      	ldr	r1, [pc, #28]	; (8009b78 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b5a:	4808      	ldr	r0, [pc, #32]	; (8009b7c <USBD_FS_ProductStrDescriptor+0x38>)
 8009b5c:	f7ff fe09 	bl	8009772 <USBD_GetString>
 8009b60:	e004      	b.n	8009b6c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b62:	683a      	ldr	r2, [r7, #0]
 8009b64:	4904      	ldr	r1, [pc, #16]	; (8009b78 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b66:	4805      	ldr	r0, [pc, #20]	; (8009b7c <USBD_FS_ProductStrDescriptor+0x38>)
 8009b68:	f7ff fe03 	bl	8009772 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b6c:	4b02      	ldr	r3, [pc, #8]	; (8009b78 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	20001564 	.word	0x20001564
 8009b7c:	0800ad08 	.word	0x0800ad08

08009b80 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b082      	sub	sp, #8
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	4603      	mov	r3, r0
 8009b88:	6039      	str	r1, [r7, #0]
 8009b8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009b8c:	683a      	ldr	r2, [r7, #0]
 8009b8e:	4904      	ldr	r1, [pc, #16]	; (8009ba0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009b90:	4804      	ldr	r0, [pc, #16]	; (8009ba4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009b92:	f7ff fdee 	bl	8009772 <USBD_GetString>
  return USBD_StrDesc;
 8009b96:	4b02      	ldr	r3, [pc, #8]	; (8009ba0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}
 8009ba0:	20001564 	.word	0x20001564
 8009ba4:	0800ad20 	.word	0x0800ad20

08009ba8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b082      	sub	sp, #8
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	4603      	mov	r3, r0
 8009bb0:	6039      	str	r1, [r7, #0]
 8009bb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	221a      	movs	r2, #26
 8009bb8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009bba:	f000 f843 	bl	8009c44 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009bbe:	4b02      	ldr	r3, [pc, #8]	; (8009bc8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3708      	adds	r7, #8
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	20000160 	.word	0x20000160

08009bcc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b082      	sub	sp, #8
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	6039      	str	r1, [r7, #0]
 8009bd6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009bd8:	79fb      	ldrb	r3, [r7, #7]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d105      	bne.n	8009bea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009bde:	683a      	ldr	r2, [r7, #0]
 8009be0:	4907      	ldr	r1, [pc, #28]	; (8009c00 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009be2:	4808      	ldr	r0, [pc, #32]	; (8009c04 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009be4:	f7ff fdc5 	bl	8009772 <USBD_GetString>
 8009be8:	e004      	b.n	8009bf4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009bea:	683a      	ldr	r2, [r7, #0]
 8009bec:	4904      	ldr	r1, [pc, #16]	; (8009c00 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009bee:	4805      	ldr	r0, [pc, #20]	; (8009c04 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009bf0:	f7ff fdbf 	bl	8009772 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009bf4:	4b02      	ldr	r3, [pc, #8]	; (8009c00 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3708      	adds	r7, #8
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	20001564 	.word	0x20001564
 8009c04:	0800ad34 	.word	0x0800ad34

08009c08 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	4603      	mov	r3, r0
 8009c10:	6039      	str	r1, [r7, #0]
 8009c12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c14:	79fb      	ldrb	r3, [r7, #7]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d105      	bne.n	8009c26 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c1a:	683a      	ldr	r2, [r7, #0]
 8009c1c:	4907      	ldr	r1, [pc, #28]	; (8009c3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c1e:	4808      	ldr	r0, [pc, #32]	; (8009c40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c20:	f7ff fda7 	bl	8009772 <USBD_GetString>
 8009c24:	e004      	b.n	8009c30 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c26:	683a      	ldr	r2, [r7, #0]
 8009c28:	4904      	ldr	r1, [pc, #16]	; (8009c3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c2a:	4805      	ldr	r0, [pc, #20]	; (8009c40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c2c:	f7ff fda1 	bl	8009772 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c30:	4b02      	ldr	r3, [pc, #8]	; (8009c3c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3708      	adds	r7, #8
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	20001564 	.word	0x20001564
 8009c40:	0800ad40 	.word	0x0800ad40

08009c44 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009c4a:	4b0f      	ldr	r3, [pc, #60]	; (8009c88 <Get_SerialNum+0x44>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009c50:	4b0e      	ldr	r3, [pc, #56]	; (8009c8c <Get_SerialNum+0x48>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009c56:	4b0e      	ldr	r3, [pc, #56]	; (8009c90 <Get_SerialNum+0x4c>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4413      	add	r3, r2
 8009c62:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d009      	beq.n	8009c7e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009c6a:	2208      	movs	r2, #8
 8009c6c:	4909      	ldr	r1, [pc, #36]	; (8009c94 <Get_SerialNum+0x50>)
 8009c6e:	68f8      	ldr	r0, [r7, #12]
 8009c70:	f000 f814 	bl	8009c9c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009c74:	2204      	movs	r2, #4
 8009c76:	4908      	ldr	r1, [pc, #32]	; (8009c98 <Get_SerialNum+0x54>)
 8009c78:	68b8      	ldr	r0, [r7, #8]
 8009c7a:	f000 f80f 	bl	8009c9c <IntToUnicode>
  }
}
 8009c7e:	bf00      	nop
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop
 8009c88:	1ffff7ac 	.word	0x1ffff7ac
 8009c8c:	1ffff7b0 	.word	0x1ffff7b0
 8009c90:	1ffff7b4 	.word	0x1ffff7b4
 8009c94:	20000162 	.word	0x20000162
 8009c98:	20000172 	.word	0x20000172

08009c9c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b087      	sub	sp, #28
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009caa:	2300      	movs	r3, #0
 8009cac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009cae:	2300      	movs	r3, #0
 8009cb0:	75fb      	strb	r3, [r7, #23]
 8009cb2:	e027      	b.n	8009d04 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	0f1b      	lsrs	r3, r3, #28
 8009cb8:	2b09      	cmp	r3, #9
 8009cba:	d80b      	bhi.n	8009cd4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	0f1b      	lsrs	r3, r3, #28
 8009cc0:	b2da      	uxtb	r2, r3
 8009cc2:	7dfb      	ldrb	r3, [r7, #23]
 8009cc4:	005b      	lsls	r3, r3, #1
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	440b      	add	r3, r1
 8009ccc:	3230      	adds	r2, #48	; 0x30
 8009cce:	b2d2      	uxtb	r2, r2
 8009cd0:	701a      	strb	r2, [r3, #0]
 8009cd2:	e00a      	b.n	8009cea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	0f1b      	lsrs	r3, r3, #28
 8009cd8:	b2da      	uxtb	r2, r3
 8009cda:	7dfb      	ldrb	r3, [r7, #23]
 8009cdc:	005b      	lsls	r3, r3, #1
 8009cde:	4619      	mov	r1, r3
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	440b      	add	r3, r1
 8009ce4:	3237      	adds	r2, #55	; 0x37
 8009ce6:	b2d2      	uxtb	r2, r2
 8009ce8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	011b      	lsls	r3, r3, #4
 8009cee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009cf0:	7dfb      	ldrb	r3, [r7, #23]
 8009cf2:	005b      	lsls	r3, r3, #1
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	68ba      	ldr	r2, [r7, #8]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009cfe:	7dfb      	ldrb	r3, [r7, #23]
 8009d00:	3301      	adds	r3, #1
 8009d02:	75fb      	strb	r3, [r7, #23]
 8009d04:	7dfa      	ldrb	r2, [r7, #23]
 8009d06:	79fb      	ldrb	r3, [r7, #7]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d3d3      	bcc.n	8009cb4 <IntToUnicode+0x18>
  }
}
 8009d0c:	bf00      	nop
 8009d0e:	bf00      	nop
 8009d10:	371c      	adds	r7, #28
 8009d12:	46bd      	mov	sp, r7
 8009d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d18:	4770      	bx	lr
	...

08009d1c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a0d      	ldr	r2, [pc, #52]	; (8009d60 <HAL_PCD_MspInit+0x44>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d113      	bne.n	8009d56 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009d2e:	4b0d      	ldr	r3, [pc, #52]	; (8009d64 <HAL_PCD_MspInit+0x48>)
 8009d30:	69db      	ldr	r3, [r3, #28]
 8009d32:	4a0c      	ldr	r2, [pc, #48]	; (8009d64 <HAL_PCD_MspInit+0x48>)
 8009d34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009d38:	61d3      	str	r3, [r2, #28]
 8009d3a:	4b0a      	ldr	r3, [pc, #40]	; (8009d64 <HAL_PCD_MspInit+0x48>)
 8009d3c:	69db      	ldr	r3, [r3, #28]
 8009d3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d42:	60fb      	str	r3, [r7, #12]
 8009d44:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8009d46:	2200      	movs	r2, #0
 8009d48:	2100      	movs	r1, #0
 8009d4a:	2014      	movs	r0, #20
 8009d4c:	f7f7 f827 	bl	8000d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8009d50:	2014      	movs	r0, #20
 8009d52:	f7f7 f840 	bl	8000dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009d56:	bf00      	nop
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	40005c00 	.word	0x40005c00
 8009d64:	40021000 	.word	0x40021000

08009d68 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	4610      	mov	r0, r2
 8009d80:	f7fe fdc2 	bl	8008908 <USBD_LL_SetupStage>
}
 8009d84:	bf00      	nop
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b082      	sub	sp, #8
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	460b      	mov	r3, r1
 8009d96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009d9e:	78fa      	ldrb	r2, [r7, #3]
 8009da0:	6879      	ldr	r1, [r7, #4]
 8009da2:	4613      	mov	r3, r2
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	4413      	add	r3, r2
 8009da8:	00db      	lsls	r3, r3, #3
 8009daa:	440b      	add	r3, r1
 8009dac:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	78fb      	ldrb	r3, [r7, #3]
 8009db4:	4619      	mov	r1, r3
 8009db6:	f7fe fdf4 	bl	80089a2 <USBD_LL_DataOutStage>
}
 8009dba:	bf00      	nop
 8009dbc:	3708      	adds	r7, #8
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dc2:	b580      	push	{r7, lr}
 8009dc4:	b082      	sub	sp, #8
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	6078      	str	r0, [r7, #4]
 8009dca:	460b      	mov	r3, r1
 8009dcc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009dd4:	78fa      	ldrb	r2, [r7, #3]
 8009dd6:	6879      	ldr	r1, [r7, #4]
 8009dd8:	4613      	mov	r3, r2
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	4413      	add	r3, r2
 8009dde:	00db      	lsls	r3, r3, #3
 8009de0:	440b      	add	r3, r1
 8009de2:	333c      	adds	r3, #60	; 0x3c
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	78fb      	ldrb	r3, [r7, #3]
 8009de8:	4619      	mov	r1, r3
 8009dea:	f7fe fe4b 	bl	8008a84 <USBD_LL_DataInStage>
}
 8009dee:	bf00      	nop
 8009df0:	3708      	adds	r7, #8
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}

08009df6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009df6:	b580      	push	{r7, lr}
 8009df8:	b082      	sub	sp, #8
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fe ff5e 	bl	8008cc6 <USBD_LL_SOF>
}
 8009e0a:	bf00      	nop
 8009e0c:	3708      	adds	r7, #8
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b084      	sub	sp, #16
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	689b      	ldr	r3, [r3, #8]
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d001      	beq.n	8009e2a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009e26:	f7f6 fd03 	bl	8000830 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e30:	7bfa      	ldrb	r2, [r7, #15]
 8009e32:	4611      	mov	r1, r2
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7fe ff0b 	bl	8008c50 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e40:	4618      	mov	r0, r3
 8009e42:	f7fe fec4 	bl	8008bce <USBD_LL_Reset>
}
 8009e46:	bf00      	nop
 8009e48:	3710      	adds	r7, #16
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}
	...

08009e50 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7fe ff06 	bl	8008c70 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	699b      	ldr	r3, [r3, #24]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d005      	beq.n	8009e78 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009e6c:	4b04      	ldr	r3, [pc, #16]	; (8009e80 <HAL_PCD_SuspendCallback+0x30>)
 8009e6e:	691b      	ldr	r3, [r3, #16]
 8009e70:	4a03      	ldr	r2, [pc, #12]	; (8009e80 <HAL_PCD_SuspendCallback+0x30>)
 8009e72:	f043 0306 	orr.w	r3, r3, #6
 8009e76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009e78:	bf00      	nop
 8009e7a:	3708      	adds	r7, #8
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	e000ed00 	.word	0xe000ed00

08009e84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b082      	sub	sp, #8
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e92:	4618      	mov	r0, r3
 8009e94:	f7fe ff01 	bl	8008c9a <USBD_LL_Resume>
}
 8009e98:	bf00      	nop
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009ea8:	4a29      	ldr	r2, [pc, #164]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	4a27      	ldr	r2, [pc, #156]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009eb4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009eb8:	4b25      	ldr	r3, [pc, #148]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009eba:	4a26      	ldr	r2, [pc, #152]	; (8009f54 <USBD_LL_Init+0xb4>)
 8009ebc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009ebe:	4b24      	ldr	r3, [pc, #144]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ec0:	2208      	movs	r2, #8
 8009ec2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009ec4:	4b22      	ldr	r3, [pc, #136]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009eca:	4b21      	ldr	r3, [pc, #132]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ecc:	2202      	movs	r2, #2
 8009ece:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009ed0:	4b1f      	ldr	r3, [pc, #124]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009ed6:	4b1e      	ldr	r3, [pc, #120]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ed8:	2200      	movs	r2, #0
 8009eda:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009edc:	4b1c      	ldr	r3, [pc, #112]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ede:	2200      	movs	r2, #0
 8009ee0:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009ee2:	481b      	ldr	r0, [pc, #108]	; (8009f50 <USBD_LL_Init+0xb0>)
 8009ee4:	f7f7 fb3a 	bl	800155c <HAL_PCD_Init>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d001      	beq.n	8009ef2 <USBD_LL_Init+0x52>
  {
    Error_Handler( );
 8009eee:	f7f6 fc9f 	bl	8000830 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009ef8:	2318      	movs	r3, #24
 8009efa:	2200      	movs	r2, #0
 8009efc:	2100      	movs	r1, #0
 8009efe:	f7f8 ffad 	bl	8002e5c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f08:	2358      	movs	r3, #88	; 0x58
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	2180      	movs	r1, #128	; 0x80
 8009f0e:	f7f8 ffa5 	bl	8002e5c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f18:	23c0      	movs	r3, #192	; 0xc0
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	2181      	movs	r1, #129	; 0x81
 8009f1e:	f7f8 ff9d 	bl	8002e5c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f28:	f44f 7388 	mov.w	r3, #272	; 0x110
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	2101      	movs	r1, #1
 8009f30:	f7f8 ff94 	bl	8002e5c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f3e:	2200      	movs	r2, #0
 8009f40:	2182      	movs	r1, #130	; 0x82
 8009f42:	f7f8 ff8b 	bl	8002e5c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009f46:	2300      	movs	r3, #0
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3708      	adds	r7, #8
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	20001764 	.word	0x20001764
 8009f54:	40005c00 	.word	0x40005c00

08009f58 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b084      	sub	sp, #16
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f60:	2300      	movs	r3, #0
 8009f62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f64:	2300      	movs	r3, #0
 8009f66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f7f7 fbc6 	bl	8001700 <HAL_PCD_Start>
 8009f74:	4603      	mov	r3, r0
 8009f76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f78:	7bfb      	ldrb	r3, [r7, #15]
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f000 f954 	bl	800a228 <USBD_Get_USB_Status>
 8009f80:	4603      	mov	r3, r0
 8009f82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f84:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3710      	adds	r7, #16
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009f8e:	b580      	push	{r7, lr}
 8009f90:	b084      	sub	sp, #16
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
 8009f96:	4608      	mov	r0, r1
 8009f98:	4611      	mov	r1, r2
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	70fb      	strb	r3, [r7, #3]
 8009fa0:	460b      	mov	r3, r1
 8009fa2:	70bb      	strb	r3, [r7, #2]
 8009fa4:	4613      	mov	r3, r2
 8009fa6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fac:	2300      	movs	r3, #0
 8009fae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009fb6:	78bb      	ldrb	r3, [r7, #2]
 8009fb8:	883a      	ldrh	r2, [r7, #0]
 8009fba:	78f9      	ldrb	r1, [r7, #3]
 8009fbc:	f7f7 fcbf 	bl	800193e <HAL_PCD_EP_Open>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fc4:	7bfb      	ldrb	r3, [r7, #15]
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f000 f92e 	bl	800a228 <USBD_Get_USB_Status>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3710      	adds	r7, #16
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}

08009fda <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009fda:	b580      	push	{r7, lr}
 8009fdc:	b084      	sub	sp, #16
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	6078      	str	r0, [r7, #4]
 8009fe2:	460b      	mov	r3, r1
 8009fe4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fea:	2300      	movs	r3, #0
 8009fec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009ff4:	78fa      	ldrb	r2, [r7, #3]
 8009ff6:	4611      	mov	r1, r2
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f7f7 fcfd 	bl	80019f8 <HAL_PCD_EP_Close>
 8009ffe:	4603      	mov	r3, r0
 800a000:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a002:	7bfb      	ldrb	r3, [r7, #15]
 800a004:	4618      	mov	r0, r3
 800a006:	f000 f90f 	bl	800a228 <USBD_Get_USB_Status>
 800a00a:	4603      	mov	r3, r0
 800a00c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a010:	4618      	mov	r0, r3
 800a012:	3710      	adds	r7, #16
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	460b      	mov	r3, r1
 800a022:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a024:	2300      	movs	r3, #0
 800a026:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a028:	2300      	movs	r3, #0
 800a02a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a032:	78fa      	ldrb	r2, [r7, #3]
 800a034:	4611      	mov	r1, r2
 800a036:	4618      	mov	r0, r3
 800a038:	f7f7 fda6 	bl	8001b88 <HAL_PCD_EP_SetStall>
 800a03c:	4603      	mov	r3, r0
 800a03e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a040:	7bfb      	ldrb	r3, [r7, #15]
 800a042:	4618      	mov	r0, r3
 800a044:	f000 f8f0 	bl	800a228 <USBD_Get_USB_Status>
 800a048:	4603      	mov	r3, r0
 800a04a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a04c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}

0800a056 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a056:	b580      	push	{r7, lr}
 800a058:	b084      	sub	sp, #16
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
 800a05e:	460b      	mov	r3, r1
 800a060:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a066:	2300      	movs	r3, #0
 800a068:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a070:	78fa      	ldrb	r2, [r7, #3]
 800a072:	4611      	mov	r1, r2
 800a074:	4618      	mov	r0, r3
 800a076:	f7f7 fdd9 	bl	8001c2c <HAL_PCD_EP_ClrStall>
 800a07a:	4603      	mov	r3, r0
 800a07c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a07e:	7bfb      	ldrb	r3, [r7, #15]
 800a080:	4618      	mov	r0, r3
 800a082:	f000 f8d1 	bl	800a228 <USBD_Get_USB_Status>
 800a086:	4603      	mov	r3, r0
 800a088:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a08a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3710      	adds	r7, #16
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a094:	b480      	push	{r7}
 800a096:	b085      	sub	sp, #20
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	460b      	mov	r3, r1
 800a09e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a0a6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a0a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	da0c      	bge.n	800a0ca <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a0b0:	78fb      	ldrb	r3, [r7, #3]
 800a0b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0b6:	68f9      	ldr	r1, [r7, #12]
 800a0b8:	1c5a      	adds	r2, r3, #1
 800a0ba:	4613      	mov	r3, r2
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	4413      	add	r3, r2
 800a0c0:	00db      	lsls	r3, r3, #3
 800a0c2:	440b      	add	r3, r1
 800a0c4:	3302      	adds	r3, #2
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	e00b      	b.n	800a0e2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a0ca:	78fb      	ldrb	r3, [r7, #3]
 800a0cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0d0:	68f9      	ldr	r1, [r7, #12]
 800a0d2:	4613      	mov	r3, r2
 800a0d4:	009b      	lsls	r3, r3, #2
 800a0d6:	4413      	add	r3, r2
 800a0d8:	00db      	lsls	r3, r3, #3
 800a0da:	440b      	add	r3, r1
 800a0dc:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800a0e0:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3714      	adds	r7, #20
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ec:	4770      	bx	lr

0800a0ee <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a0ee:	b580      	push	{r7, lr}
 800a0f0:	b084      	sub	sp, #16
 800a0f2:	af00      	add	r7, sp, #0
 800a0f4:	6078      	str	r0, [r7, #4]
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0fe:	2300      	movs	r3, #0
 800a100:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a108:	78fa      	ldrb	r2, [r7, #3]
 800a10a:	4611      	mov	r1, r2
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7f7 fbf1 	bl	80018f4 <HAL_PCD_SetAddress>
 800a112:	4603      	mov	r3, r0
 800a114:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a116:	7bfb      	ldrb	r3, [r7, #15]
 800a118:	4618      	mov	r0, r3
 800a11a:	f000 f885 	bl	800a228 <USBD_Get_USB_Status>
 800a11e:	4603      	mov	r3, r0
 800a120:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a122:	7bbb      	ldrb	r3, [r7, #14]
}
 800a124:	4618      	mov	r0, r3
 800a126:	3710      	adds	r7, #16
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b086      	sub	sp, #24
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	607a      	str	r2, [r7, #4]
 800a136:	461a      	mov	r2, r3
 800a138:	460b      	mov	r3, r1
 800a13a:	72fb      	strb	r3, [r7, #11]
 800a13c:	4613      	mov	r3, r2
 800a13e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a140:	2300      	movs	r3, #0
 800a142:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a144:	2300      	movs	r3, #0
 800a146:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a14e:	893b      	ldrh	r3, [r7, #8]
 800a150:	7af9      	ldrb	r1, [r7, #11]
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	f7f7 fce1 	bl	8001b1a <HAL_PCD_EP_Transmit>
 800a158:	4603      	mov	r3, r0
 800a15a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a15c:	7dfb      	ldrb	r3, [r7, #23]
 800a15e:	4618      	mov	r0, r3
 800a160:	f000 f862 	bl	800a228 <USBD_Get_USB_Status>
 800a164:	4603      	mov	r3, r0
 800a166:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a168:	7dbb      	ldrb	r3, [r7, #22]
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3718      	adds	r7, #24
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a172:	b580      	push	{r7, lr}
 800a174:	b086      	sub	sp, #24
 800a176:	af00      	add	r7, sp, #0
 800a178:	60f8      	str	r0, [r7, #12]
 800a17a:	607a      	str	r2, [r7, #4]
 800a17c:	461a      	mov	r2, r3
 800a17e:	460b      	mov	r3, r1
 800a180:	72fb      	strb	r3, [r7, #11]
 800a182:	4613      	mov	r3, r2
 800a184:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a186:	2300      	movs	r3, #0
 800a188:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a18a:	2300      	movs	r3, #0
 800a18c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a194:	893b      	ldrh	r3, [r7, #8]
 800a196:	7af9      	ldrb	r1, [r7, #11]
 800a198:	687a      	ldr	r2, [r7, #4]
 800a19a:	f7f7 fc75 	bl	8001a88 <HAL_PCD_EP_Receive>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1a2:	7dfb      	ldrb	r3, [r7, #23]
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f000 f83f 	bl	800a228 <USBD_Get_USB_Status>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a1ae:	7dbb      	ldrb	r3, [r7, #22]
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3718      	adds	r7, #24
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b082      	sub	sp, #8
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a1ca:	78fa      	ldrb	r2, [r7, #3]
 800a1cc:	4611      	mov	r1, r2
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7f7 fc8b 	bl	8001aea <HAL_PCD_EP_GetRxCount>
 800a1d4:	4603      	mov	r3, r0
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
	...

0800a1e0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a1e8:	4b03      	ldr	r3, [pc, #12]	; (800a1f8 <USBD_static_malloc+0x18>)
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	370c      	adds	r7, #12
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	20001a50 	.word	0x20001a50

0800a1fc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]

}
 800a204:	bf00      	nop
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	460b      	mov	r3, r1
 800a21a:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a21c:	bf00      	nop
 800a21e:	370c      	adds	r7, #12
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr

0800a228 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a228:	b480      	push	{r7}
 800a22a:	b085      	sub	sp, #20
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	4603      	mov	r3, r0
 800a230:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a232:	2300      	movs	r3, #0
 800a234:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a236:	79fb      	ldrb	r3, [r7, #7]
 800a238:	2b03      	cmp	r3, #3
 800a23a:	d817      	bhi.n	800a26c <USBD_Get_USB_Status+0x44>
 800a23c:	a201      	add	r2, pc, #4	; (adr r2, 800a244 <USBD_Get_USB_Status+0x1c>)
 800a23e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a242:	bf00      	nop
 800a244:	0800a255 	.word	0x0800a255
 800a248:	0800a25b 	.word	0x0800a25b
 800a24c:	0800a261 	.word	0x0800a261
 800a250:	0800a267 	.word	0x0800a267
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a254:	2300      	movs	r3, #0
 800a256:	73fb      	strb	r3, [r7, #15]
    break;
 800a258:	e00b      	b.n	800a272 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a25a:	2302      	movs	r3, #2
 800a25c:	73fb      	strb	r3, [r7, #15]
    break;
 800a25e:	e008      	b.n	800a272 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a260:	2301      	movs	r3, #1
 800a262:	73fb      	strb	r3, [r7, #15]
    break;
 800a264:	e005      	b.n	800a272 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a266:	2302      	movs	r3, #2
 800a268:	73fb      	strb	r3, [r7, #15]
    break;
 800a26a:	e002      	b.n	800a272 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a26c:	2302      	movs	r3, #2
 800a26e:	73fb      	strb	r3, [r7, #15]
    break;
 800a270:	bf00      	nop
  }
  return usb_status;
 800a272:	7bfb      	ldrb	r3, [r7, #15]
}
 800a274:	4618      	mov	r0, r3
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <atoi>:
 800a280:	220a      	movs	r2, #10
 800a282:	2100      	movs	r1, #0
 800a284:	f000 b882 	b.w	800a38c <strtol>

0800a288 <_strtol_l.constprop.0>:
 800a288:	2b01      	cmp	r3, #1
 800a28a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a28e:	d001      	beq.n	800a294 <_strtol_l.constprop.0+0xc>
 800a290:	2b24      	cmp	r3, #36	; 0x24
 800a292:	d906      	bls.n	800a2a2 <_strtol_l.constprop.0+0x1a>
 800a294:	f000 f8ac 	bl	800a3f0 <__errno>
 800a298:	2316      	movs	r3, #22
 800a29a:	6003      	str	r3, [r0, #0]
 800a29c:	2000      	movs	r0, #0
 800a29e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a388 <_strtol_l.constprop.0+0x100>
 800a2a6:	460d      	mov	r5, r1
 800a2a8:	462e      	mov	r6, r5
 800a2aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2ae:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800a2b2:	f017 0708 	ands.w	r7, r7, #8
 800a2b6:	d1f7      	bne.n	800a2a8 <_strtol_l.constprop.0+0x20>
 800a2b8:	2c2d      	cmp	r4, #45	; 0x2d
 800a2ba:	d132      	bne.n	800a322 <_strtol_l.constprop.0+0x9a>
 800a2bc:	782c      	ldrb	r4, [r5, #0]
 800a2be:	2701      	movs	r7, #1
 800a2c0:	1cb5      	adds	r5, r6, #2
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d05b      	beq.n	800a37e <_strtol_l.constprop.0+0xf6>
 800a2c6:	2b10      	cmp	r3, #16
 800a2c8:	d109      	bne.n	800a2de <_strtol_l.constprop.0+0x56>
 800a2ca:	2c30      	cmp	r4, #48	; 0x30
 800a2cc:	d107      	bne.n	800a2de <_strtol_l.constprop.0+0x56>
 800a2ce:	782c      	ldrb	r4, [r5, #0]
 800a2d0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a2d4:	2c58      	cmp	r4, #88	; 0x58
 800a2d6:	d14d      	bne.n	800a374 <_strtol_l.constprop.0+0xec>
 800a2d8:	786c      	ldrb	r4, [r5, #1]
 800a2da:	2310      	movs	r3, #16
 800a2dc:	3502      	adds	r5, #2
 800a2de:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a2e2:	f108 38ff 	add.w	r8, r8, #4294967295
 800a2e6:	f04f 0e00 	mov.w	lr, #0
 800a2ea:	fbb8 f9f3 	udiv	r9, r8, r3
 800a2ee:	4676      	mov	r6, lr
 800a2f0:	fb03 8a19 	mls	sl, r3, r9, r8
 800a2f4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a2f8:	f1bc 0f09 	cmp.w	ip, #9
 800a2fc:	d816      	bhi.n	800a32c <_strtol_l.constprop.0+0xa4>
 800a2fe:	4664      	mov	r4, ip
 800a300:	42a3      	cmp	r3, r4
 800a302:	dd24      	ble.n	800a34e <_strtol_l.constprop.0+0xc6>
 800a304:	f1be 3fff 	cmp.w	lr, #4294967295
 800a308:	d008      	beq.n	800a31c <_strtol_l.constprop.0+0x94>
 800a30a:	45b1      	cmp	r9, r6
 800a30c:	d31c      	bcc.n	800a348 <_strtol_l.constprop.0+0xc0>
 800a30e:	d101      	bne.n	800a314 <_strtol_l.constprop.0+0x8c>
 800a310:	45a2      	cmp	sl, r4
 800a312:	db19      	blt.n	800a348 <_strtol_l.constprop.0+0xc0>
 800a314:	fb06 4603 	mla	r6, r6, r3, r4
 800a318:	f04f 0e01 	mov.w	lr, #1
 800a31c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a320:	e7e8      	b.n	800a2f4 <_strtol_l.constprop.0+0x6c>
 800a322:	2c2b      	cmp	r4, #43	; 0x2b
 800a324:	bf04      	itt	eq
 800a326:	782c      	ldrbeq	r4, [r5, #0]
 800a328:	1cb5      	addeq	r5, r6, #2
 800a32a:	e7ca      	b.n	800a2c2 <_strtol_l.constprop.0+0x3a>
 800a32c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a330:	f1bc 0f19 	cmp.w	ip, #25
 800a334:	d801      	bhi.n	800a33a <_strtol_l.constprop.0+0xb2>
 800a336:	3c37      	subs	r4, #55	; 0x37
 800a338:	e7e2      	b.n	800a300 <_strtol_l.constprop.0+0x78>
 800a33a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a33e:	f1bc 0f19 	cmp.w	ip, #25
 800a342:	d804      	bhi.n	800a34e <_strtol_l.constprop.0+0xc6>
 800a344:	3c57      	subs	r4, #87	; 0x57
 800a346:	e7db      	b.n	800a300 <_strtol_l.constprop.0+0x78>
 800a348:	f04f 3eff 	mov.w	lr, #4294967295
 800a34c:	e7e6      	b.n	800a31c <_strtol_l.constprop.0+0x94>
 800a34e:	f1be 3fff 	cmp.w	lr, #4294967295
 800a352:	d105      	bne.n	800a360 <_strtol_l.constprop.0+0xd8>
 800a354:	2322      	movs	r3, #34	; 0x22
 800a356:	6003      	str	r3, [r0, #0]
 800a358:	4646      	mov	r6, r8
 800a35a:	b942      	cbnz	r2, 800a36e <_strtol_l.constprop.0+0xe6>
 800a35c:	4630      	mov	r0, r6
 800a35e:	e79e      	b.n	800a29e <_strtol_l.constprop.0+0x16>
 800a360:	b107      	cbz	r7, 800a364 <_strtol_l.constprop.0+0xdc>
 800a362:	4276      	negs	r6, r6
 800a364:	2a00      	cmp	r2, #0
 800a366:	d0f9      	beq.n	800a35c <_strtol_l.constprop.0+0xd4>
 800a368:	f1be 0f00 	cmp.w	lr, #0
 800a36c:	d000      	beq.n	800a370 <_strtol_l.constprop.0+0xe8>
 800a36e:	1e69      	subs	r1, r5, #1
 800a370:	6011      	str	r1, [r2, #0]
 800a372:	e7f3      	b.n	800a35c <_strtol_l.constprop.0+0xd4>
 800a374:	2430      	movs	r4, #48	; 0x30
 800a376:	2b00      	cmp	r3, #0
 800a378:	d1b1      	bne.n	800a2de <_strtol_l.constprop.0+0x56>
 800a37a:	2308      	movs	r3, #8
 800a37c:	e7af      	b.n	800a2de <_strtol_l.constprop.0+0x56>
 800a37e:	2c30      	cmp	r4, #48	; 0x30
 800a380:	d0a5      	beq.n	800a2ce <_strtol_l.constprop.0+0x46>
 800a382:	230a      	movs	r3, #10
 800a384:	e7ab      	b.n	800a2de <_strtol_l.constprop.0+0x56>
 800a386:	bf00      	nop
 800a388:	0800ad81 	.word	0x0800ad81

0800a38c <strtol>:
 800a38c:	4613      	mov	r3, r2
 800a38e:	460a      	mov	r2, r1
 800a390:	4601      	mov	r1, r0
 800a392:	4802      	ldr	r0, [pc, #8]	; (800a39c <strtol+0x10>)
 800a394:	6800      	ldr	r0, [r0, #0]
 800a396:	f7ff bf77 	b.w	800a288 <_strtol_l.constprop.0>
 800a39a:	bf00      	nop
 800a39c:	200001c8 	.word	0x200001c8

0800a3a0 <siprintf>:
 800a3a0:	b40e      	push	{r1, r2, r3}
 800a3a2:	b500      	push	{lr}
 800a3a4:	b09c      	sub	sp, #112	; 0x70
 800a3a6:	ab1d      	add	r3, sp, #116	; 0x74
 800a3a8:	9002      	str	r0, [sp, #8]
 800a3aa:	9006      	str	r0, [sp, #24]
 800a3ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a3b0:	4809      	ldr	r0, [pc, #36]	; (800a3d8 <siprintf+0x38>)
 800a3b2:	9107      	str	r1, [sp, #28]
 800a3b4:	9104      	str	r1, [sp, #16]
 800a3b6:	4909      	ldr	r1, [pc, #36]	; (800a3dc <siprintf+0x3c>)
 800a3b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3bc:	9105      	str	r1, [sp, #20]
 800a3be:	6800      	ldr	r0, [r0, #0]
 800a3c0:	9301      	str	r3, [sp, #4]
 800a3c2:	a902      	add	r1, sp, #8
 800a3c4:	f000 f992 	bl	800a6ec <_svfiprintf_r>
 800a3c8:	9b02      	ldr	r3, [sp, #8]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	701a      	strb	r2, [r3, #0]
 800a3ce:	b01c      	add	sp, #112	; 0x70
 800a3d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3d4:	b003      	add	sp, #12
 800a3d6:	4770      	bx	lr
 800a3d8:	200001c8 	.word	0x200001c8
 800a3dc:	ffff0208 	.word	0xffff0208

0800a3e0 <memset>:
 800a3e0:	4402      	add	r2, r0
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d100      	bne.n	800a3ea <memset+0xa>
 800a3e8:	4770      	bx	lr
 800a3ea:	f803 1b01 	strb.w	r1, [r3], #1
 800a3ee:	e7f9      	b.n	800a3e4 <memset+0x4>

0800a3f0 <__errno>:
 800a3f0:	4b01      	ldr	r3, [pc, #4]	; (800a3f8 <__errno+0x8>)
 800a3f2:	6818      	ldr	r0, [r3, #0]
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop
 800a3f8:	200001c8 	.word	0x200001c8

0800a3fc <__libc_init_array>:
 800a3fc:	b570      	push	{r4, r5, r6, lr}
 800a3fe:	4d0d      	ldr	r5, [pc, #52]	; (800a434 <__libc_init_array+0x38>)
 800a400:	4c0d      	ldr	r4, [pc, #52]	; (800a438 <__libc_init_array+0x3c>)
 800a402:	1b64      	subs	r4, r4, r5
 800a404:	10a4      	asrs	r4, r4, #2
 800a406:	2600      	movs	r6, #0
 800a408:	42a6      	cmp	r6, r4
 800a40a:	d109      	bne.n	800a420 <__libc_init_array+0x24>
 800a40c:	4d0b      	ldr	r5, [pc, #44]	; (800a43c <__libc_init_array+0x40>)
 800a40e:	4c0c      	ldr	r4, [pc, #48]	; (800a440 <__libc_init_array+0x44>)
 800a410:	f000 fc6a 	bl	800ace8 <_init>
 800a414:	1b64      	subs	r4, r4, r5
 800a416:	10a4      	asrs	r4, r4, #2
 800a418:	2600      	movs	r6, #0
 800a41a:	42a6      	cmp	r6, r4
 800a41c:	d105      	bne.n	800a42a <__libc_init_array+0x2e>
 800a41e:	bd70      	pop	{r4, r5, r6, pc}
 800a420:	f855 3b04 	ldr.w	r3, [r5], #4
 800a424:	4798      	blx	r3
 800a426:	3601      	adds	r6, #1
 800a428:	e7ee      	b.n	800a408 <__libc_init_array+0xc>
 800a42a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a42e:	4798      	blx	r3
 800a430:	3601      	adds	r6, #1
 800a432:	e7f2      	b.n	800a41a <__libc_init_array+0x1e>
 800a434:	0800aeb4 	.word	0x0800aeb4
 800a438:	0800aeb4 	.word	0x0800aeb4
 800a43c:	0800aeb4 	.word	0x0800aeb4
 800a440:	0800aeb8 	.word	0x0800aeb8

0800a444 <__retarget_lock_acquire_recursive>:
 800a444:	4770      	bx	lr

0800a446 <__retarget_lock_release_recursive>:
 800a446:	4770      	bx	lr

0800a448 <_free_r>:
 800a448:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a44a:	2900      	cmp	r1, #0
 800a44c:	d044      	beq.n	800a4d8 <_free_r+0x90>
 800a44e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a452:	9001      	str	r0, [sp, #4]
 800a454:	2b00      	cmp	r3, #0
 800a456:	f1a1 0404 	sub.w	r4, r1, #4
 800a45a:	bfb8      	it	lt
 800a45c:	18e4      	addlt	r4, r4, r3
 800a45e:	f000 f8df 	bl	800a620 <__malloc_lock>
 800a462:	4a1e      	ldr	r2, [pc, #120]	; (800a4dc <_free_r+0x94>)
 800a464:	9801      	ldr	r0, [sp, #4]
 800a466:	6813      	ldr	r3, [r2, #0]
 800a468:	b933      	cbnz	r3, 800a478 <_free_r+0x30>
 800a46a:	6063      	str	r3, [r4, #4]
 800a46c:	6014      	str	r4, [r2, #0]
 800a46e:	b003      	add	sp, #12
 800a470:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a474:	f000 b8da 	b.w	800a62c <__malloc_unlock>
 800a478:	42a3      	cmp	r3, r4
 800a47a:	d908      	bls.n	800a48e <_free_r+0x46>
 800a47c:	6825      	ldr	r5, [r4, #0]
 800a47e:	1961      	adds	r1, r4, r5
 800a480:	428b      	cmp	r3, r1
 800a482:	bf01      	itttt	eq
 800a484:	6819      	ldreq	r1, [r3, #0]
 800a486:	685b      	ldreq	r3, [r3, #4]
 800a488:	1949      	addeq	r1, r1, r5
 800a48a:	6021      	streq	r1, [r4, #0]
 800a48c:	e7ed      	b.n	800a46a <_free_r+0x22>
 800a48e:	461a      	mov	r2, r3
 800a490:	685b      	ldr	r3, [r3, #4]
 800a492:	b10b      	cbz	r3, 800a498 <_free_r+0x50>
 800a494:	42a3      	cmp	r3, r4
 800a496:	d9fa      	bls.n	800a48e <_free_r+0x46>
 800a498:	6811      	ldr	r1, [r2, #0]
 800a49a:	1855      	adds	r5, r2, r1
 800a49c:	42a5      	cmp	r5, r4
 800a49e:	d10b      	bne.n	800a4b8 <_free_r+0x70>
 800a4a0:	6824      	ldr	r4, [r4, #0]
 800a4a2:	4421      	add	r1, r4
 800a4a4:	1854      	adds	r4, r2, r1
 800a4a6:	42a3      	cmp	r3, r4
 800a4a8:	6011      	str	r1, [r2, #0]
 800a4aa:	d1e0      	bne.n	800a46e <_free_r+0x26>
 800a4ac:	681c      	ldr	r4, [r3, #0]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	6053      	str	r3, [r2, #4]
 800a4b2:	440c      	add	r4, r1
 800a4b4:	6014      	str	r4, [r2, #0]
 800a4b6:	e7da      	b.n	800a46e <_free_r+0x26>
 800a4b8:	d902      	bls.n	800a4c0 <_free_r+0x78>
 800a4ba:	230c      	movs	r3, #12
 800a4bc:	6003      	str	r3, [r0, #0]
 800a4be:	e7d6      	b.n	800a46e <_free_r+0x26>
 800a4c0:	6825      	ldr	r5, [r4, #0]
 800a4c2:	1961      	adds	r1, r4, r5
 800a4c4:	428b      	cmp	r3, r1
 800a4c6:	bf04      	itt	eq
 800a4c8:	6819      	ldreq	r1, [r3, #0]
 800a4ca:	685b      	ldreq	r3, [r3, #4]
 800a4cc:	6063      	str	r3, [r4, #4]
 800a4ce:	bf04      	itt	eq
 800a4d0:	1949      	addeq	r1, r1, r5
 800a4d2:	6021      	streq	r1, [r4, #0]
 800a4d4:	6054      	str	r4, [r2, #4]
 800a4d6:	e7ca      	b.n	800a46e <_free_r+0x26>
 800a4d8:	b003      	add	sp, #12
 800a4da:	bd30      	pop	{r4, r5, pc}
 800a4dc:	20001db0 	.word	0x20001db0

0800a4e0 <sbrk_aligned>:
 800a4e0:	b570      	push	{r4, r5, r6, lr}
 800a4e2:	4e0e      	ldr	r6, [pc, #56]	; (800a51c <sbrk_aligned+0x3c>)
 800a4e4:	460c      	mov	r4, r1
 800a4e6:	6831      	ldr	r1, [r6, #0]
 800a4e8:	4605      	mov	r5, r0
 800a4ea:	b911      	cbnz	r1, 800a4f2 <sbrk_aligned+0x12>
 800a4ec:	f000 fba6 	bl	800ac3c <_sbrk_r>
 800a4f0:	6030      	str	r0, [r6, #0]
 800a4f2:	4621      	mov	r1, r4
 800a4f4:	4628      	mov	r0, r5
 800a4f6:	f000 fba1 	bl	800ac3c <_sbrk_r>
 800a4fa:	1c43      	adds	r3, r0, #1
 800a4fc:	d00a      	beq.n	800a514 <sbrk_aligned+0x34>
 800a4fe:	1cc4      	adds	r4, r0, #3
 800a500:	f024 0403 	bic.w	r4, r4, #3
 800a504:	42a0      	cmp	r0, r4
 800a506:	d007      	beq.n	800a518 <sbrk_aligned+0x38>
 800a508:	1a21      	subs	r1, r4, r0
 800a50a:	4628      	mov	r0, r5
 800a50c:	f000 fb96 	bl	800ac3c <_sbrk_r>
 800a510:	3001      	adds	r0, #1
 800a512:	d101      	bne.n	800a518 <sbrk_aligned+0x38>
 800a514:	f04f 34ff 	mov.w	r4, #4294967295
 800a518:	4620      	mov	r0, r4
 800a51a:	bd70      	pop	{r4, r5, r6, pc}
 800a51c:	20001db4 	.word	0x20001db4

0800a520 <_malloc_r>:
 800a520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a524:	1ccd      	adds	r5, r1, #3
 800a526:	f025 0503 	bic.w	r5, r5, #3
 800a52a:	3508      	adds	r5, #8
 800a52c:	2d0c      	cmp	r5, #12
 800a52e:	bf38      	it	cc
 800a530:	250c      	movcc	r5, #12
 800a532:	2d00      	cmp	r5, #0
 800a534:	4607      	mov	r7, r0
 800a536:	db01      	blt.n	800a53c <_malloc_r+0x1c>
 800a538:	42a9      	cmp	r1, r5
 800a53a:	d905      	bls.n	800a548 <_malloc_r+0x28>
 800a53c:	230c      	movs	r3, #12
 800a53e:	603b      	str	r3, [r7, #0]
 800a540:	2600      	movs	r6, #0
 800a542:	4630      	mov	r0, r6
 800a544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a548:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a61c <_malloc_r+0xfc>
 800a54c:	f000 f868 	bl	800a620 <__malloc_lock>
 800a550:	f8d8 3000 	ldr.w	r3, [r8]
 800a554:	461c      	mov	r4, r3
 800a556:	bb5c      	cbnz	r4, 800a5b0 <_malloc_r+0x90>
 800a558:	4629      	mov	r1, r5
 800a55a:	4638      	mov	r0, r7
 800a55c:	f7ff ffc0 	bl	800a4e0 <sbrk_aligned>
 800a560:	1c43      	adds	r3, r0, #1
 800a562:	4604      	mov	r4, r0
 800a564:	d155      	bne.n	800a612 <_malloc_r+0xf2>
 800a566:	f8d8 4000 	ldr.w	r4, [r8]
 800a56a:	4626      	mov	r6, r4
 800a56c:	2e00      	cmp	r6, #0
 800a56e:	d145      	bne.n	800a5fc <_malloc_r+0xdc>
 800a570:	2c00      	cmp	r4, #0
 800a572:	d048      	beq.n	800a606 <_malloc_r+0xe6>
 800a574:	6823      	ldr	r3, [r4, #0]
 800a576:	4631      	mov	r1, r6
 800a578:	4638      	mov	r0, r7
 800a57a:	eb04 0903 	add.w	r9, r4, r3
 800a57e:	f000 fb5d 	bl	800ac3c <_sbrk_r>
 800a582:	4581      	cmp	r9, r0
 800a584:	d13f      	bne.n	800a606 <_malloc_r+0xe6>
 800a586:	6821      	ldr	r1, [r4, #0]
 800a588:	1a6d      	subs	r5, r5, r1
 800a58a:	4629      	mov	r1, r5
 800a58c:	4638      	mov	r0, r7
 800a58e:	f7ff ffa7 	bl	800a4e0 <sbrk_aligned>
 800a592:	3001      	adds	r0, #1
 800a594:	d037      	beq.n	800a606 <_malloc_r+0xe6>
 800a596:	6823      	ldr	r3, [r4, #0]
 800a598:	442b      	add	r3, r5
 800a59a:	6023      	str	r3, [r4, #0]
 800a59c:	f8d8 3000 	ldr.w	r3, [r8]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d038      	beq.n	800a616 <_malloc_r+0xf6>
 800a5a4:	685a      	ldr	r2, [r3, #4]
 800a5a6:	42a2      	cmp	r2, r4
 800a5a8:	d12b      	bne.n	800a602 <_malloc_r+0xe2>
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	605a      	str	r2, [r3, #4]
 800a5ae:	e00f      	b.n	800a5d0 <_malloc_r+0xb0>
 800a5b0:	6822      	ldr	r2, [r4, #0]
 800a5b2:	1b52      	subs	r2, r2, r5
 800a5b4:	d41f      	bmi.n	800a5f6 <_malloc_r+0xd6>
 800a5b6:	2a0b      	cmp	r2, #11
 800a5b8:	d917      	bls.n	800a5ea <_malloc_r+0xca>
 800a5ba:	1961      	adds	r1, r4, r5
 800a5bc:	42a3      	cmp	r3, r4
 800a5be:	6025      	str	r5, [r4, #0]
 800a5c0:	bf18      	it	ne
 800a5c2:	6059      	strne	r1, [r3, #4]
 800a5c4:	6863      	ldr	r3, [r4, #4]
 800a5c6:	bf08      	it	eq
 800a5c8:	f8c8 1000 	streq.w	r1, [r8]
 800a5cc:	5162      	str	r2, [r4, r5]
 800a5ce:	604b      	str	r3, [r1, #4]
 800a5d0:	4638      	mov	r0, r7
 800a5d2:	f104 060b 	add.w	r6, r4, #11
 800a5d6:	f000 f829 	bl	800a62c <__malloc_unlock>
 800a5da:	f026 0607 	bic.w	r6, r6, #7
 800a5de:	1d23      	adds	r3, r4, #4
 800a5e0:	1af2      	subs	r2, r6, r3
 800a5e2:	d0ae      	beq.n	800a542 <_malloc_r+0x22>
 800a5e4:	1b9b      	subs	r3, r3, r6
 800a5e6:	50a3      	str	r3, [r4, r2]
 800a5e8:	e7ab      	b.n	800a542 <_malloc_r+0x22>
 800a5ea:	42a3      	cmp	r3, r4
 800a5ec:	6862      	ldr	r2, [r4, #4]
 800a5ee:	d1dd      	bne.n	800a5ac <_malloc_r+0x8c>
 800a5f0:	f8c8 2000 	str.w	r2, [r8]
 800a5f4:	e7ec      	b.n	800a5d0 <_malloc_r+0xb0>
 800a5f6:	4623      	mov	r3, r4
 800a5f8:	6864      	ldr	r4, [r4, #4]
 800a5fa:	e7ac      	b.n	800a556 <_malloc_r+0x36>
 800a5fc:	4634      	mov	r4, r6
 800a5fe:	6876      	ldr	r6, [r6, #4]
 800a600:	e7b4      	b.n	800a56c <_malloc_r+0x4c>
 800a602:	4613      	mov	r3, r2
 800a604:	e7cc      	b.n	800a5a0 <_malloc_r+0x80>
 800a606:	230c      	movs	r3, #12
 800a608:	603b      	str	r3, [r7, #0]
 800a60a:	4638      	mov	r0, r7
 800a60c:	f000 f80e 	bl	800a62c <__malloc_unlock>
 800a610:	e797      	b.n	800a542 <_malloc_r+0x22>
 800a612:	6025      	str	r5, [r4, #0]
 800a614:	e7dc      	b.n	800a5d0 <_malloc_r+0xb0>
 800a616:	605b      	str	r3, [r3, #4]
 800a618:	deff      	udf	#255	; 0xff
 800a61a:	bf00      	nop
 800a61c:	20001db0 	.word	0x20001db0

0800a620 <__malloc_lock>:
 800a620:	4801      	ldr	r0, [pc, #4]	; (800a628 <__malloc_lock+0x8>)
 800a622:	f7ff bf0f 	b.w	800a444 <__retarget_lock_acquire_recursive>
 800a626:	bf00      	nop
 800a628:	20001dac 	.word	0x20001dac

0800a62c <__malloc_unlock>:
 800a62c:	4801      	ldr	r0, [pc, #4]	; (800a634 <__malloc_unlock+0x8>)
 800a62e:	f7ff bf0a 	b.w	800a446 <__retarget_lock_release_recursive>
 800a632:	bf00      	nop
 800a634:	20001dac 	.word	0x20001dac

0800a638 <__ssputs_r>:
 800a638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a63c:	688e      	ldr	r6, [r1, #8]
 800a63e:	461f      	mov	r7, r3
 800a640:	42be      	cmp	r6, r7
 800a642:	680b      	ldr	r3, [r1, #0]
 800a644:	4682      	mov	sl, r0
 800a646:	460c      	mov	r4, r1
 800a648:	4690      	mov	r8, r2
 800a64a:	d82c      	bhi.n	800a6a6 <__ssputs_r+0x6e>
 800a64c:	898a      	ldrh	r2, [r1, #12]
 800a64e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a652:	d026      	beq.n	800a6a2 <__ssputs_r+0x6a>
 800a654:	6965      	ldr	r5, [r4, #20]
 800a656:	6909      	ldr	r1, [r1, #16]
 800a658:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a65c:	eba3 0901 	sub.w	r9, r3, r1
 800a660:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a664:	1c7b      	adds	r3, r7, #1
 800a666:	444b      	add	r3, r9
 800a668:	106d      	asrs	r5, r5, #1
 800a66a:	429d      	cmp	r5, r3
 800a66c:	bf38      	it	cc
 800a66e:	461d      	movcc	r5, r3
 800a670:	0553      	lsls	r3, r2, #21
 800a672:	d527      	bpl.n	800a6c4 <__ssputs_r+0x8c>
 800a674:	4629      	mov	r1, r5
 800a676:	f7ff ff53 	bl	800a520 <_malloc_r>
 800a67a:	4606      	mov	r6, r0
 800a67c:	b360      	cbz	r0, 800a6d8 <__ssputs_r+0xa0>
 800a67e:	6921      	ldr	r1, [r4, #16]
 800a680:	464a      	mov	r2, r9
 800a682:	f000 faeb 	bl	800ac5c <memcpy>
 800a686:	89a3      	ldrh	r3, [r4, #12]
 800a688:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a68c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a690:	81a3      	strh	r3, [r4, #12]
 800a692:	6126      	str	r6, [r4, #16]
 800a694:	6165      	str	r5, [r4, #20]
 800a696:	444e      	add	r6, r9
 800a698:	eba5 0509 	sub.w	r5, r5, r9
 800a69c:	6026      	str	r6, [r4, #0]
 800a69e:	60a5      	str	r5, [r4, #8]
 800a6a0:	463e      	mov	r6, r7
 800a6a2:	42be      	cmp	r6, r7
 800a6a4:	d900      	bls.n	800a6a8 <__ssputs_r+0x70>
 800a6a6:	463e      	mov	r6, r7
 800a6a8:	6820      	ldr	r0, [r4, #0]
 800a6aa:	4632      	mov	r2, r6
 800a6ac:	4641      	mov	r1, r8
 800a6ae:	f000 faab 	bl	800ac08 <memmove>
 800a6b2:	68a3      	ldr	r3, [r4, #8]
 800a6b4:	1b9b      	subs	r3, r3, r6
 800a6b6:	60a3      	str	r3, [r4, #8]
 800a6b8:	6823      	ldr	r3, [r4, #0]
 800a6ba:	4433      	add	r3, r6
 800a6bc:	6023      	str	r3, [r4, #0]
 800a6be:	2000      	movs	r0, #0
 800a6c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6c4:	462a      	mov	r2, r5
 800a6c6:	f000 fad7 	bl	800ac78 <_realloc_r>
 800a6ca:	4606      	mov	r6, r0
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d1e0      	bne.n	800a692 <__ssputs_r+0x5a>
 800a6d0:	6921      	ldr	r1, [r4, #16]
 800a6d2:	4650      	mov	r0, sl
 800a6d4:	f7ff feb8 	bl	800a448 <_free_r>
 800a6d8:	230c      	movs	r3, #12
 800a6da:	f8ca 3000 	str.w	r3, [sl]
 800a6de:	89a3      	ldrh	r3, [r4, #12]
 800a6e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6e4:	81a3      	strh	r3, [r4, #12]
 800a6e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ea:	e7e9      	b.n	800a6c0 <__ssputs_r+0x88>

0800a6ec <_svfiprintf_r>:
 800a6ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6f0:	4698      	mov	r8, r3
 800a6f2:	898b      	ldrh	r3, [r1, #12]
 800a6f4:	061b      	lsls	r3, r3, #24
 800a6f6:	b09d      	sub	sp, #116	; 0x74
 800a6f8:	4607      	mov	r7, r0
 800a6fa:	460d      	mov	r5, r1
 800a6fc:	4614      	mov	r4, r2
 800a6fe:	d50e      	bpl.n	800a71e <_svfiprintf_r+0x32>
 800a700:	690b      	ldr	r3, [r1, #16]
 800a702:	b963      	cbnz	r3, 800a71e <_svfiprintf_r+0x32>
 800a704:	2140      	movs	r1, #64	; 0x40
 800a706:	f7ff ff0b 	bl	800a520 <_malloc_r>
 800a70a:	6028      	str	r0, [r5, #0]
 800a70c:	6128      	str	r0, [r5, #16]
 800a70e:	b920      	cbnz	r0, 800a71a <_svfiprintf_r+0x2e>
 800a710:	230c      	movs	r3, #12
 800a712:	603b      	str	r3, [r7, #0]
 800a714:	f04f 30ff 	mov.w	r0, #4294967295
 800a718:	e0d0      	b.n	800a8bc <_svfiprintf_r+0x1d0>
 800a71a:	2340      	movs	r3, #64	; 0x40
 800a71c:	616b      	str	r3, [r5, #20]
 800a71e:	2300      	movs	r3, #0
 800a720:	9309      	str	r3, [sp, #36]	; 0x24
 800a722:	2320      	movs	r3, #32
 800a724:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a728:	f8cd 800c 	str.w	r8, [sp, #12]
 800a72c:	2330      	movs	r3, #48	; 0x30
 800a72e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a8d4 <_svfiprintf_r+0x1e8>
 800a732:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a736:	f04f 0901 	mov.w	r9, #1
 800a73a:	4623      	mov	r3, r4
 800a73c:	469a      	mov	sl, r3
 800a73e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a742:	b10a      	cbz	r2, 800a748 <_svfiprintf_r+0x5c>
 800a744:	2a25      	cmp	r2, #37	; 0x25
 800a746:	d1f9      	bne.n	800a73c <_svfiprintf_r+0x50>
 800a748:	ebba 0b04 	subs.w	fp, sl, r4
 800a74c:	d00b      	beq.n	800a766 <_svfiprintf_r+0x7a>
 800a74e:	465b      	mov	r3, fp
 800a750:	4622      	mov	r2, r4
 800a752:	4629      	mov	r1, r5
 800a754:	4638      	mov	r0, r7
 800a756:	f7ff ff6f 	bl	800a638 <__ssputs_r>
 800a75a:	3001      	adds	r0, #1
 800a75c:	f000 80a9 	beq.w	800a8b2 <_svfiprintf_r+0x1c6>
 800a760:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a762:	445a      	add	r2, fp
 800a764:	9209      	str	r2, [sp, #36]	; 0x24
 800a766:	f89a 3000 	ldrb.w	r3, [sl]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	f000 80a1 	beq.w	800a8b2 <_svfiprintf_r+0x1c6>
 800a770:	2300      	movs	r3, #0
 800a772:	f04f 32ff 	mov.w	r2, #4294967295
 800a776:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a77a:	f10a 0a01 	add.w	sl, sl, #1
 800a77e:	9304      	str	r3, [sp, #16]
 800a780:	9307      	str	r3, [sp, #28]
 800a782:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a786:	931a      	str	r3, [sp, #104]	; 0x68
 800a788:	4654      	mov	r4, sl
 800a78a:	2205      	movs	r2, #5
 800a78c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a790:	4850      	ldr	r0, [pc, #320]	; (800a8d4 <_svfiprintf_r+0x1e8>)
 800a792:	f7f5 fd2d 	bl	80001f0 <memchr>
 800a796:	9a04      	ldr	r2, [sp, #16]
 800a798:	b9d8      	cbnz	r0, 800a7d2 <_svfiprintf_r+0xe6>
 800a79a:	06d0      	lsls	r0, r2, #27
 800a79c:	bf44      	itt	mi
 800a79e:	2320      	movmi	r3, #32
 800a7a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7a4:	0711      	lsls	r1, r2, #28
 800a7a6:	bf44      	itt	mi
 800a7a8:	232b      	movmi	r3, #43	; 0x2b
 800a7aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7ae:	f89a 3000 	ldrb.w	r3, [sl]
 800a7b2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7b4:	d015      	beq.n	800a7e2 <_svfiprintf_r+0xf6>
 800a7b6:	9a07      	ldr	r2, [sp, #28]
 800a7b8:	4654      	mov	r4, sl
 800a7ba:	2000      	movs	r0, #0
 800a7bc:	f04f 0c0a 	mov.w	ip, #10
 800a7c0:	4621      	mov	r1, r4
 800a7c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7c6:	3b30      	subs	r3, #48	; 0x30
 800a7c8:	2b09      	cmp	r3, #9
 800a7ca:	d94d      	bls.n	800a868 <_svfiprintf_r+0x17c>
 800a7cc:	b1b0      	cbz	r0, 800a7fc <_svfiprintf_r+0x110>
 800a7ce:	9207      	str	r2, [sp, #28]
 800a7d0:	e014      	b.n	800a7fc <_svfiprintf_r+0x110>
 800a7d2:	eba0 0308 	sub.w	r3, r0, r8
 800a7d6:	fa09 f303 	lsl.w	r3, r9, r3
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	9304      	str	r3, [sp, #16]
 800a7de:	46a2      	mov	sl, r4
 800a7e0:	e7d2      	b.n	800a788 <_svfiprintf_r+0x9c>
 800a7e2:	9b03      	ldr	r3, [sp, #12]
 800a7e4:	1d19      	adds	r1, r3, #4
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	9103      	str	r1, [sp, #12]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	bfbb      	ittet	lt
 800a7ee:	425b      	neglt	r3, r3
 800a7f0:	f042 0202 	orrlt.w	r2, r2, #2
 800a7f4:	9307      	strge	r3, [sp, #28]
 800a7f6:	9307      	strlt	r3, [sp, #28]
 800a7f8:	bfb8      	it	lt
 800a7fa:	9204      	strlt	r2, [sp, #16]
 800a7fc:	7823      	ldrb	r3, [r4, #0]
 800a7fe:	2b2e      	cmp	r3, #46	; 0x2e
 800a800:	d10c      	bne.n	800a81c <_svfiprintf_r+0x130>
 800a802:	7863      	ldrb	r3, [r4, #1]
 800a804:	2b2a      	cmp	r3, #42	; 0x2a
 800a806:	d134      	bne.n	800a872 <_svfiprintf_r+0x186>
 800a808:	9b03      	ldr	r3, [sp, #12]
 800a80a:	1d1a      	adds	r2, r3, #4
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	9203      	str	r2, [sp, #12]
 800a810:	2b00      	cmp	r3, #0
 800a812:	bfb8      	it	lt
 800a814:	f04f 33ff 	movlt.w	r3, #4294967295
 800a818:	3402      	adds	r4, #2
 800a81a:	9305      	str	r3, [sp, #20]
 800a81c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a8e4 <_svfiprintf_r+0x1f8>
 800a820:	7821      	ldrb	r1, [r4, #0]
 800a822:	2203      	movs	r2, #3
 800a824:	4650      	mov	r0, sl
 800a826:	f7f5 fce3 	bl	80001f0 <memchr>
 800a82a:	b138      	cbz	r0, 800a83c <_svfiprintf_r+0x150>
 800a82c:	9b04      	ldr	r3, [sp, #16]
 800a82e:	eba0 000a 	sub.w	r0, r0, sl
 800a832:	2240      	movs	r2, #64	; 0x40
 800a834:	4082      	lsls	r2, r0
 800a836:	4313      	orrs	r3, r2
 800a838:	3401      	adds	r4, #1
 800a83a:	9304      	str	r3, [sp, #16]
 800a83c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a840:	4825      	ldr	r0, [pc, #148]	; (800a8d8 <_svfiprintf_r+0x1ec>)
 800a842:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a846:	2206      	movs	r2, #6
 800a848:	f7f5 fcd2 	bl	80001f0 <memchr>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	d038      	beq.n	800a8c2 <_svfiprintf_r+0x1d6>
 800a850:	4b22      	ldr	r3, [pc, #136]	; (800a8dc <_svfiprintf_r+0x1f0>)
 800a852:	bb1b      	cbnz	r3, 800a89c <_svfiprintf_r+0x1b0>
 800a854:	9b03      	ldr	r3, [sp, #12]
 800a856:	3307      	adds	r3, #7
 800a858:	f023 0307 	bic.w	r3, r3, #7
 800a85c:	3308      	adds	r3, #8
 800a85e:	9303      	str	r3, [sp, #12]
 800a860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a862:	4433      	add	r3, r6
 800a864:	9309      	str	r3, [sp, #36]	; 0x24
 800a866:	e768      	b.n	800a73a <_svfiprintf_r+0x4e>
 800a868:	fb0c 3202 	mla	r2, ip, r2, r3
 800a86c:	460c      	mov	r4, r1
 800a86e:	2001      	movs	r0, #1
 800a870:	e7a6      	b.n	800a7c0 <_svfiprintf_r+0xd4>
 800a872:	2300      	movs	r3, #0
 800a874:	3401      	adds	r4, #1
 800a876:	9305      	str	r3, [sp, #20]
 800a878:	4619      	mov	r1, r3
 800a87a:	f04f 0c0a 	mov.w	ip, #10
 800a87e:	4620      	mov	r0, r4
 800a880:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a884:	3a30      	subs	r2, #48	; 0x30
 800a886:	2a09      	cmp	r2, #9
 800a888:	d903      	bls.n	800a892 <_svfiprintf_r+0x1a6>
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d0c6      	beq.n	800a81c <_svfiprintf_r+0x130>
 800a88e:	9105      	str	r1, [sp, #20]
 800a890:	e7c4      	b.n	800a81c <_svfiprintf_r+0x130>
 800a892:	fb0c 2101 	mla	r1, ip, r1, r2
 800a896:	4604      	mov	r4, r0
 800a898:	2301      	movs	r3, #1
 800a89a:	e7f0      	b.n	800a87e <_svfiprintf_r+0x192>
 800a89c:	ab03      	add	r3, sp, #12
 800a89e:	9300      	str	r3, [sp, #0]
 800a8a0:	462a      	mov	r2, r5
 800a8a2:	4b0f      	ldr	r3, [pc, #60]	; (800a8e0 <_svfiprintf_r+0x1f4>)
 800a8a4:	a904      	add	r1, sp, #16
 800a8a6:	4638      	mov	r0, r7
 800a8a8:	f3af 8000 	nop.w
 800a8ac:	1c42      	adds	r2, r0, #1
 800a8ae:	4606      	mov	r6, r0
 800a8b0:	d1d6      	bne.n	800a860 <_svfiprintf_r+0x174>
 800a8b2:	89ab      	ldrh	r3, [r5, #12]
 800a8b4:	065b      	lsls	r3, r3, #25
 800a8b6:	f53f af2d 	bmi.w	800a714 <_svfiprintf_r+0x28>
 800a8ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8bc:	b01d      	add	sp, #116	; 0x74
 800a8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8c2:	ab03      	add	r3, sp, #12
 800a8c4:	9300      	str	r3, [sp, #0]
 800a8c6:	462a      	mov	r2, r5
 800a8c8:	4b05      	ldr	r3, [pc, #20]	; (800a8e0 <_svfiprintf_r+0x1f4>)
 800a8ca:	a904      	add	r1, sp, #16
 800a8cc:	4638      	mov	r0, r7
 800a8ce:	f000 f879 	bl	800a9c4 <_printf_i>
 800a8d2:	e7eb      	b.n	800a8ac <_svfiprintf_r+0x1c0>
 800a8d4:	0800ae81 	.word	0x0800ae81
 800a8d8:	0800ae8b 	.word	0x0800ae8b
 800a8dc:	00000000 	.word	0x00000000
 800a8e0:	0800a639 	.word	0x0800a639
 800a8e4:	0800ae87 	.word	0x0800ae87

0800a8e8 <_printf_common>:
 800a8e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8ec:	4616      	mov	r6, r2
 800a8ee:	4699      	mov	r9, r3
 800a8f0:	688a      	ldr	r2, [r1, #8]
 800a8f2:	690b      	ldr	r3, [r1, #16]
 800a8f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	bfb8      	it	lt
 800a8fc:	4613      	movlt	r3, r2
 800a8fe:	6033      	str	r3, [r6, #0]
 800a900:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a904:	4607      	mov	r7, r0
 800a906:	460c      	mov	r4, r1
 800a908:	b10a      	cbz	r2, 800a90e <_printf_common+0x26>
 800a90a:	3301      	adds	r3, #1
 800a90c:	6033      	str	r3, [r6, #0]
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	0699      	lsls	r1, r3, #26
 800a912:	bf42      	ittt	mi
 800a914:	6833      	ldrmi	r3, [r6, #0]
 800a916:	3302      	addmi	r3, #2
 800a918:	6033      	strmi	r3, [r6, #0]
 800a91a:	6825      	ldr	r5, [r4, #0]
 800a91c:	f015 0506 	ands.w	r5, r5, #6
 800a920:	d106      	bne.n	800a930 <_printf_common+0x48>
 800a922:	f104 0a19 	add.w	sl, r4, #25
 800a926:	68e3      	ldr	r3, [r4, #12]
 800a928:	6832      	ldr	r2, [r6, #0]
 800a92a:	1a9b      	subs	r3, r3, r2
 800a92c:	42ab      	cmp	r3, r5
 800a92e:	dc26      	bgt.n	800a97e <_printf_common+0x96>
 800a930:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a934:	1e13      	subs	r3, r2, #0
 800a936:	6822      	ldr	r2, [r4, #0]
 800a938:	bf18      	it	ne
 800a93a:	2301      	movne	r3, #1
 800a93c:	0692      	lsls	r2, r2, #26
 800a93e:	d42b      	bmi.n	800a998 <_printf_common+0xb0>
 800a940:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a944:	4649      	mov	r1, r9
 800a946:	4638      	mov	r0, r7
 800a948:	47c0      	blx	r8
 800a94a:	3001      	adds	r0, #1
 800a94c:	d01e      	beq.n	800a98c <_printf_common+0xa4>
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	6922      	ldr	r2, [r4, #16]
 800a952:	f003 0306 	and.w	r3, r3, #6
 800a956:	2b04      	cmp	r3, #4
 800a958:	bf02      	ittt	eq
 800a95a:	68e5      	ldreq	r5, [r4, #12]
 800a95c:	6833      	ldreq	r3, [r6, #0]
 800a95e:	1aed      	subeq	r5, r5, r3
 800a960:	68a3      	ldr	r3, [r4, #8]
 800a962:	bf0c      	ite	eq
 800a964:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a968:	2500      	movne	r5, #0
 800a96a:	4293      	cmp	r3, r2
 800a96c:	bfc4      	itt	gt
 800a96e:	1a9b      	subgt	r3, r3, r2
 800a970:	18ed      	addgt	r5, r5, r3
 800a972:	2600      	movs	r6, #0
 800a974:	341a      	adds	r4, #26
 800a976:	42b5      	cmp	r5, r6
 800a978:	d11a      	bne.n	800a9b0 <_printf_common+0xc8>
 800a97a:	2000      	movs	r0, #0
 800a97c:	e008      	b.n	800a990 <_printf_common+0xa8>
 800a97e:	2301      	movs	r3, #1
 800a980:	4652      	mov	r2, sl
 800a982:	4649      	mov	r1, r9
 800a984:	4638      	mov	r0, r7
 800a986:	47c0      	blx	r8
 800a988:	3001      	adds	r0, #1
 800a98a:	d103      	bne.n	800a994 <_printf_common+0xac>
 800a98c:	f04f 30ff 	mov.w	r0, #4294967295
 800a990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a994:	3501      	adds	r5, #1
 800a996:	e7c6      	b.n	800a926 <_printf_common+0x3e>
 800a998:	18e1      	adds	r1, r4, r3
 800a99a:	1c5a      	adds	r2, r3, #1
 800a99c:	2030      	movs	r0, #48	; 0x30
 800a99e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a9a2:	4422      	add	r2, r4
 800a9a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a9a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a9ac:	3302      	adds	r3, #2
 800a9ae:	e7c7      	b.n	800a940 <_printf_common+0x58>
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	4622      	mov	r2, r4
 800a9b4:	4649      	mov	r1, r9
 800a9b6:	4638      	mov	r0, r7
 800a9b8:	47c0      	blx	r8
 800a9ba:	3001      	adds	r0, #1
 800a9bc:	d0e6      	beq.n	800a98c <_printf_common+0xa4>
 800a9be:	3601      	adds	r6, #1
 800a9c0:	e7d9      	b.n	800a976 <_printf_common+0x8e>
	...

0800a9c4 <_printf_i>:
 800a9c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9c8:	7e0f      	ldrb	r7, [r1, #24]
 800a9ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a9cc:	2f78      	cmp	r7, #120	; 0x78
 800a9ce:	4691      	mov	r9, r2
 800a9d0:	4680      	mov	r8, r0
 800a9d2:	460c      	mov	r4, r1
 800a9d4:	469a      	mov	sl, r3
 800a9d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a9da:	d807      	bhi.n	800a9ec <_printf_i+0x28>
 800a9dc:	2f62      	cmp	r7, #98	; 0x62
 800a9de:	d80a      	bhi.n	800a9f6 <_printf_i+0x32>
 800a9e0:	2f00      	cmp	r7, #0
 800a9e2:	f000 80d4 	beq.w	800ab8e <_printf_i+0x1ca>
 800a9e6:	2f58      	cmp	r7, #88	; 0x58
 800a9e8:	f000 80c0 	beq.w	800ab6c <_printf_i+0x1a8>
 800a9ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a9f4:	e03a      	b.n	800aa6c <_printf_i+0xa8>
 800a9f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a9fa:	2b15      	cmp	r3, #21
 800a9fc:	d8f6      	bhi.n	800a9ec <_printf_i+0x28>
 800a9fe:	a101      	add	r1, pc, #4	; (adr r1, 800aa04 <_printf_i+0x40>)
 800aa00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa04:	0800aa5d 	.word	0x0800aa5d
 800aa08:	0800aa71 	.word	0x0800aa71
 800aa0c:	0800a9ed 	.word	0x0800a9ed
 800aa10:	0800a9ed 	.word	0x0800a9ed
 800aa14:	0800a9ed 	.word	0x0800a9ed
 800aa18:	0800a9ed 	.word	0x0800a9ed
 800aa1c:	0800aa71 	.word	0x0800aa71
 800aa20:	0800a9ed 	.word	0x0800a9ed
 800aa24:	0800a9ed 	.word	0x0800a9ed
 800aa28:	0800a9ed 	.word	0x0800a9ed
 800aa2c:	0800a9ed 	.word	0x0800a9ed
 800aa30:	0800ab75 	.word	0x0800ab75
 800aa34:	0800aa9d 	.word	0x0800aa9d
 800aa38:	0800ab2f 	.word	0x0800ab2f
 800aa3c:	0800a9ed 	.word	0x0800a9ed
 800aa40:	0800a9ed 	.word	0x0800a9ed
 800aa44:	0800ab97 	.word	0x0800ab97
 800aa48:	0800a9ed 	.word	0x0800a9ed
 800aa4c:	0800aa9d 	.word	0x0800aa9d
 800aa50:	0800a9ed 	.word	0x0800a9ed
 800aa54:	0800a9ed 	.word	0x0800a9ed
 800aa58:	0800ab37 	.word	0x0800ab37
 800aa5c:	682b      	ldr	r3, [r5, #0]
 800aa5e:	1d1a      	adds	r2, r3, #4
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	602a      	str	r2, [r5, #0]
 800aa64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e09f      	b.n	800abb0 <_printf_i+0x1ec>
 800aa70:	6820      	ldr	r0, [r4, #0]
 800aa72:	682b      	ldr	r3, [r5, #0]
 800aa74:	0607      	lsls	r7, r0, #24
 800aa76:	f103 0104 	add.w	r1, r3, #4
 800aa7a:	6029      	str	r1, [r5, #0]
 800aa7c:	d501      	bpl.n	800aa82 <_printf_i+0xbe>
 800aa7e:	681e      	ldr	r6, [r3, #0]
 800aa80:	e003      	b.n	800aa8a <_printf_i+0xc6>
 800aa82:	0646      	lsls	r6, r0, #25
 800aa84:	d5fb      	bpl.n	800aa7e <_printf_i+0xba>
 800aa86:	f9b3 6000 	ldrsh.w	r6, [r3]
 800aa8a:	2e00      	cmp	r6, #0
 800aa8c:	da03      	bge.n	800aa96 <_printf_i+0xd2>
 800aa8e:	232d      	movs	r3, #45	; 0x2d
 800aa90:	4276      	negs	r6, r6
 800aa92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa96:	485a      	ldr	r0, [pc, #360]	; (800ac00 <_printf_i+0x23c>)
 800aa98:	230a      	movs	r3, #10
 800aa9a:	e012      	b.n	800aac2 <_printf_i+0xfe>
 800aa9c:	682b      	ldr	r3, [r5, #0]
 800aa9e:	6820      	ldr	r0, [r4, #0]
 800aaa0:	1d19      	adds	r1, r3, #4
 800aaa2:	6029      	str	r1, [r5, #0]
 800aaa4:	0605      	lsls	r5, r0, #24
 800aaa6:	d501      	bpl.n	800aaac <_printf_i+0xe8>
 800aaa8:	681e      	ldr	r6, [r3, #0]
 800aaaa:	e002      	b.n	800aab2 <_printf_i+0xee>
 800aaac:	0641      	lsls	r1, r0, #25
 800aaae:	d5fb      	bpl.n	800aaa8 <_printf_i+0xe4>
 800aab0:	881e      	ldrh	r6, [r3, #0]
 800aab2:	4853      	ldr	r0, [pc, #332]	; (800ac00 <_printf_i+0x23c>)
 800aab4:	2f6f      	cmp	r7, #111	; 0x6f
 800aab6:	bf0c      	ite	eq
 800aab8:	2308      	moveq	r3, #8
 800aaba:	230a      	movne	r3, #10
 800aabc:	2100      	movs	r1, #0
 800aabe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aac2:	6865      	ldr	r5, [r4, #4]
 800aac4:	60a5      	str	r5, [r4, #8]
 800aac6:	2d00      	cmp	r5, #0
 800aac8:	bfa2      	ittt	ge
 800aaca:	6821      	ldrge	r1, [r4, #0]
 800aacc:	f021 0104 	bicge.w	r1, r1, #4
 800aad0:	6021      	strge	r1, [r4, #0]
 800aad2:	b90e      	cbnz	r6, 800aad8 <_printf_i+0x114>
 800aad4:	2d00      	cmp	r5, #0
 800aad6:	d04b      	beq.n	800ab70 <_printf_i+0x1ac>
 800aad8:	4615      	mov	r5, r2
 800aada:	fbb6 f1f3 	udiv	r1, r6, r3
 800aade:	fb03 6711 	mls	r7, r3, r1, r6
 800aae2:	5dc7      	ldrb	r7, [r0, r7]
 800aae4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aae8:	4637      	mov	r7, r6
 800aaea:	42bb      	cmp	r3, r7
 800aaec:	460e      	mov	r6, r1
 800aaee:	d9f4      	bls.n	800aada <_printf_i+0x116>
 800aaf0:	2b08      	cmp	r3, #8
 800aaf2:	d10b      	bne.n	800ab0c <_printf_i+0x148>
 800aaf4:	6823      	ldr	r3, [r4, #0]
 800aaf6:	07de      	lsls	r6, r3, #31
 800aaf8:	d508      	bpl.n	800ab0c <_printf_i+0x148>
 800aafa:	6923      	ldr	r3, [r4, #16]
 800aafc:	6861      	ldr	r1, [r4, #4]
 800aafe:	4299      	cmp	r1, r3
 800ab00:	bfde      	ittt	le
 800ab02:	2330      	movle	r3, #48	; 0x30
 800ab04:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ab08:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ab0c:	1b52      	subs	r2, r2, r5
 800ab0e:	6122      	str	r2, [r4, #16]
 800ab10:	f8cd a000 	str.w	sl, [sp]
 800ab14:	464b      	mov	r3, r9
 800ab16:	aa03      	add	r2, sp, #12
 800ab18:	4621      	mov	r1, r4
 800ab1a:	4640      	mov	r0, r8
 800ab1c:	f7ff fee4 	bl	800a8e8 <_printf_common>
 800ab20:	3001      	adds	r0, #1
 800ab22:	d14a      	bne.n	800abba <_printf_i+0x1f6>
 800ab24:	f04f 30ff 	mov.w	r0, #4294967295
 800ab28:	b004      	add	sp, #16
 800ab2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab2e:	6823      	ldr	r3, [r4, #0]
 800ab30:	f043 0320 	orr.w	r3, r3, #32
 800ab34:	6023      	str	r3, [r4, #0]
 800ab36:	4833      	ldr	r0, [pc, #204]	; (800ac04 <_printf_i+0x240>)
 800ab38:	2778      	movs	r7, #120	; 0x78
 800ab3a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ab3e:	6823      	ldr	r3, [r4, #0]
 800ab40:	6829      	ldr	r1, [r5, #0]
 800ab42:	061f      	lsls	r7, r3, #24
 800ab44:	f851 6b04 	ldr.w	r6, [r1], #4
 800ab48:	d402      	bmi.n	800ab50 <_printf_i+0x18c>
 800ab4a:	065f      	lsls	r7, r3, #25
 800ab4c:	bf48      	it	mi
 800ab4e:	b2b6      	uxthmi	r6, r6
 800ab50:	07df      	lsls	r7, r3, #31
 800ab52:	bf48      	it	mi
 800ab54:	f043 0320 	orrmi.w	r3, r3, #32
 800ab58:	6029      	str	r1, [r5, #0]
 800ab5a:	bf48      	it	mi
 800ab5c:	6023      	strmi	r3, [r4, #0]
 800ab5e:	b91e      	cbnz	r6, 800ab68 <_printf_i+0x1a4>
 800ab60:	6823      	ldr	r3, [r4, #0]
 800ab62:	f023 0320 	bic.w	r3, r3, #32
 800ab66:	6023      	str	r3, [r4, #0]
 800ab68:	2310      	movs	r3, #16
 800ab6a:	e7a7      	b.n	800aabc <_printf_i+0xf8>
 800ab6c:	4824      	ldr	r0, [pc, #144]	; (800ac00 <_printf_i+0x23c>)
 800ab6e:	e7e4      	b.n	800ab3a <_printf_i+0x176>
 800ab70:	4615      	mov	r5, r2
 800ab72:	e7bd      	b.n	800aaf0 <_printf_i+0x12c>
 800ab74:	682b      	ldr	r3, [r5, #0]
 800ab76:	6826      	ldr	r6, [r4, #0]
 800ab78:	6961      	ldr	r1, [r4, #20]
 800ab7a:	1d18      	adds	r0, r3, #4
 800ab7c:	6028      	str	r0, [r5, #0]
 800ab7e:	0635      	lsls	r5, r6, #24
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	d501      	bpl.n	800ab88 <_printf_i+0x1c4>
 800ab84:	6019      	str	r1, [r3, #0]
 800ab86:	e002      	b.n	800ab8e <_printf_i+0x1ca>
 800ab88:	0670      	lsls	r0, r6, #25
 800ab8a:	d5fb      	bpl.n	800ab84 <_printf_i+0x1c0>
 800ab8c:	8019      	strh	r1, [r3, #0]
 800ab8e:	2300      	movs	r3, #0
 800ab90:	6123      	str	r3, [r4, #16]
 800ab92:	4615      	mov	r5, r2
 800ab94:	e7bc      	b.n	800ab10 <_printf_i+0x14c>
 800ab96:	682b      	ldr	r3, [r5, #0]
 800ab98:	1d1a      	adds	r2, r3, #4
 800ab9a:	602a      	str	r2, [r5, #0]
 800ab9c:	681d      	ldr	r5, [r3, #0]
 800ab9e:	6862      	ldr	r2, [r4, #4]
 800aba0:	2100      	movs	r1, #0
 800aba2:	4628      	mov	r0, r5
 800aba4:	f7f5 fb24 	bl	80001f0 <memchr>
 800aba8:	b108      	cbz	r0, 800abae <_printf_i+0x1ea>
 800abaa:	1b40      	subs	r0, r0, r5
 800abac:	6060      	str	r0, [r4, #4]
 800abae:	6863      	ldr	r3, [r4, #4]
 800abb0:	6123      	str	r3, [r4, #16]
 800abb2:	2300      	movs	r3, #0
 800abb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abb8:	e7aa      	b.n	800ab10 <_printf_i+0x14c>
 800abba:	6923      	ldr	r3, [r4, #16]
 800abbc:	462a      	mov	r2, r5
 800abbe:	4649      	mov	r1, r9
 800abc0:	4640      	mov	r0, r8
 800abc2:	47d0      	blx	sl
 800abc4:	3001      	adds	r0, #1
 800abc6:	d0ad      	beq.n	800ab24 <_printf_i+0x160>
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	079b      	lsls	r3, r3, #30
 800abcc:	d413      	bmi.n	800abf6 <_printf_i+0x232>
 800abce:	68e0      	ldr	r0, [r4, #12]
 800abd0:	9b03      	ldr	r3, [sp, #12]
 800abd2:	4298      	cmp	r0, r3
 800abd4:	bfb8      	it	lt
 800abd6:	4618      	movlt	r0, r3
 800abd8:	e7a6      	b.n	800ab28 <_printf_i+0x164>
 800abda:	2301      	movs	r3, #1
 800abdc:	4632      	mov	r2, r6
 800abde:	4649      	mov	r1, r9
 800abe0:	4640      	mov	r0, r8
 800abe2:	47d0      	blx	sl
 800abe4:	3001      	adds	r0, #1
 800abe6:	d09d      	beq.n	800ab24 <_printf_i+0x160>
 800abe8:	3501      	adds	r5, #1
 800abea:	68e3      	ldr	r3, [r4, #12]
 800abec:	9903      	ldr	r1, [sp, #12]
 800abee:	1a5b      	subs	r3, r3, r1
 800abf0:	42ab      	cmp	r3, r5
 800abf2:	dcf2      	bgt.n	800abda <_printf_i+0x216>
 800abf4:	e7eb      	b.n	800abce <_printf_i+0x20a>
 800abf6:	2500      	movs	r5, #0
 800abf8:	f104 0619 	add.w	r6, r4, #25
 800abfc:	e7f5      	b.n	800abea <_printf_i+0x226>
 800abfe:	bf00      	nop
 800ac00:	0800ae92 	.word	0x0800ae92
 800ac04:	0800aea3 	.word	0x0800aea3

0800ac08 <memmove>:
 800ac08:	4288      	cmp	r0, r1
 800ac0a:	b510      	push	{r4, lr}
 800ac0c:	eb01 0402 	add.w	r4, r1, r2
 800ac10:	d902      	bls.n	800ac18 <memmove+0x10>
 800ac12:	4284      	cmp	r4, r0
 800ac14:	4623      	mov	r3, r4
 800ac16:	d807      	bhi.n	800ac28 <memmove+0x20>
 800ac18:	1e43      	subs	r3, r0, #1
 800ac1a:	42a1      	cmp	r1, r4
 800ac1c:	d008      	beq.n	800ac30 <memmove+0x28>
 800ac1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac26:	e7f8      	b.n	800ac1a <memmove+0x12>
 800ac28:	4402      	add	r2, r0
 800ac2a:	4601      	mov	r1, r0
 800ac2c:	428a      	cmp	r2, r1
 800ac2e:	d100      	bne.n	800ac32 <memmove+0x2a>
 800ac30:	bd10      	pop	{r4, pc}
 800ac32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac3a:	e7f7      	b.n	800ac2c <memmove+0x24>

0800ac3c <_sbrk_r>:
 800ac3c:	b538      	push	{r3, r4, r5, lr}
 800ac3e:	4d06      	ldr	r5, [pc, #24]	; (800ac58 <_sbrk_r+0x1c>)
 800ac40:	2300      	movs	r3, #0
 800ac42:	4604      	mov	r4, r0
 800ac44:	4608      	mov	r0, r1
 800ac46:	602b      	str	r3, [r5, #0]
 800ac48:	f7f5 fed2 	bl	80009f0 <_sbrk>
 800ac4c:	1c43      	adds	r3, r0, #1
 800ac4e:	d102      	bne.n	800ac56 <_sbrk_r+0x1a>
 800ac50:	682b      	ldr	r3, [r5, #0]
 800ac52:	b103      	cbz	r3, 800ac56 <_sbrk_r+0x1a>
 800ac54:	6023      	str	r3, [r4, #0]
 800ac56:	bd38      	pop	{r3, r4, r5, pc}
 800ac58:	20001da8 	.word	0x20001da8

0800ac5c <memcpy>:
 800ac5c:	440a      	add	r2, r1
 800ac5e:	4291      	cmp	r1, r2
 800ac60:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac64:	d100      	bne.n	800ac68 <memcpy+0xc>
 800ac66:	4770      	bx	lr
 800ac68:	b510      	push	{r4, lr}
 800ac6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac72:	4291      	cmp	r1, r2
 800ac74:	d1f9      	bne.n	800ac6a <memcpy+0xe>
 800ac76:	bd10      	pop	{r4, pc}

0800ac78 <_realloc_r>:
 800ac78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac7c:	4680      	mov	r8, r0
 800ac7e:	4614      	mov	r4, r2
 800ac80:	460e      	mov	r6, r1
 800ac82:	b921      	cbnz	r1, 800ac8e <_realloc_r+0x16>
 800ac84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac88:	4611      	mov	r1, r2
 800ac8a:	f7ff bc49 	b.w	800a520 <_malloc_r>
 800ac8e:	b92a      	cbnz	r2, 800ac9c <_realloc_r+0x24>
 800ac90:	f7ff fbda 	bl	800a448 <_free_r>
 800ac94:	4625      	mov	r5, r4
 800ac96:	4628      	mov	r0, r5
 800ac98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac9c:	f000 f81b 	bl	800acd6 <_malloc_usable_size_r>
 800aca0:	4284      	cmp	r4, r0
 800aca2:	4607      	mov	r7, r0
 800aca4:	d802      	bhi.n	800acac <_realloc_r+0x34>
 800aca6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800acaa:	d812      	bhi.n	800acd2 <_realloc_r+0x5a>
 800acac:	4621      	mov	r1, r4
 800acae:	4640      	mov	r0, r8
 800acb0:	f7ff fc36 	bl	800a520 <_malloc_r>
 800acb4:	4605      	mov	r5, r0
 800acb6:	2800      	cmp	r0, #0
 800acb8:	d0ed      	beq.n	800ac96 <_realloc_r+0x1e>
 800acba:	42bc      	cmp	r4, r7
 800acbc:	4622      	mov	r2, r4
 800acbe:	4631      	mov	r1, r6
 800acc0:	bf28      	it	cs
 800acc2:	463a      	movcs	r2, r7
 800acc4:	f7ff ffca 	bl	800ac5c <memcpy>
 800acc8:	4631      	mov	r1, r6
 800acca:	4640      	mov	r0, r8
 800accc:	f7ff fbbc 	bl	800a448 <_free_r>
 800acd0:	e7e1      	b.n	800ac96 <_realloc_r+0x1e>
 800acd2:	4635      	mov	r5, r6
 800acd4:	e7df      	b.n	800ac96 <_realloc_r+0x1e>

0800acd6 <_malloc_usable_size_r>:
 800acd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acda:	1f18      	subs	r0, r3, #4
 800acdc:	2b00      	cmp	r3, #0
 800acde:	bfbc      	itt	lt
 800ace0:	580b      	ldrlt	r3, [r1, r0]
 800ace2:	18c0      	addlt	r0, r0, r3
 800ace4:	4770      	bx	lr
	...

0800ace8 <_init>:
 800ace8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acea:	bf00      	nop
 800acec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acee:	bc08      	pop	{r3}
 800acf0:	469e      	mov	lr, r3
 800acf2:	4770      	bx	lr

0800acf4 <_fini>:
 800acf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acf6:	bf00      	nop
 800acf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acfa:	bc08      	pop	{r3}
 800acfc:	469e      	mov	lr, r3
 800acfe:	4770      	bx	lr
