

================================================================
== Vivado HLS Report for 'hls_divider'
================================================================
* Date:           Thu Mar 21 15:26:34 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_divider
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.649|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     516|    414|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|      20|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     536|    515|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |hls_divider_CRTLS_s_axi_U  |hls_divider_CRTLS_s_axi  |        0|      0|  112|  168|
    |hls_divider_udiv_bkb_U1    |hls_divider_udiv_bkb     |        0|      0|  202|  123|
    |hls_divider_urem_cud_U2    |hls_divider_urem_cud     |        0|      0|  202|  123|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        0|      0|  516|  414|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  101|         21|    1|         21|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  101|         21|    1|         21|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  20|   0|   20|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  20|   0|   20|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_AWREADY  | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_AWADDR   |  in |    6|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WVALID   |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WREADY   | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WDATA    |  in |   32|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_WSTRB    |  in |    4|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_ARVALID  |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_ARREADY  | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_ARADDR   |  in |    6|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RVALID   | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RREADY   |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RDATA    | out |   32|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_RRESP    | out |    2|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_BVALID   | out |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_BREADY   |  in |    1|    s_axi   |     CRTLS    |    scalar    |
|s_axi_CRTLS_BRESP    | out |    2|    s_axi   |     CRTLS    |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |  hls_divider | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |  hls_divider | return value |
|interrupt            | out |    1| ap_ctrl_hs |  hls_divider | return value |
+---------------------+-----+-----+------------+--------------+--------------+

