
*** Running vivado
    with args -log ID.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ID.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ID.tcl -notrace
Command: synth_design -top ID -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3944 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 445.895 ; gain = 154.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ID' [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/ID.vhd:37]
INFO: [Synth 8-3491] module 'DEC' declared at 'C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/DEC.vhd:13' bound to instance 'DEC_i' of component 'DEC' [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/ID.vhd:81]
INFO: [Synth 8-638] synthesizing module 'DEC' [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/DEC.vhd:34]
WARNING: [Synth 8-614] signal 'sgnExtInstruction11DT0' is read in the process but is not in the sensitivity list [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/DEC.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'DEC' (1#1) [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/DEC.vhd:34]
INFO: [Synth 8-3491] module 'RB' declared at 'C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/RB.vhd:27' bound to instance 'RB_i' of component 'RB' [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/ID.vhd:101]
INFO: [Synth 8-638] synthesizing module 'RB' [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/RB.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RB' (2#1) [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/RB.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ID' (3#1) [C:/RISC_FYP/RISC-VV/RISCV_vicilogic/HDLmodel/ID/ID.vhd:37]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[31]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[30]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[29]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[28]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[27]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[26]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[25]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[14]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[13]
WARNING: [Synth 8-3331] design DEC has unconnected port instruction[12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 508.430 ; gain = 216.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 508.430 ; gain = 216.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 508.430 ; gain = 216.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 508.430 ; gain = 216.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ID has port jalr driven by constant 0
WARNING: [Synth 8-3917] design ID has port auipc driven by constant 0
WARNING: [Synth 8-3917] design ID has port selALUBSrc driven by constant 0
WARNING: [Synth 8-3917] design ID has port selALUOp[3] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selALUOp[2] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selALUOp[1] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selALUOp[0] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selDToM[1] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selDToM[0] driven by constant 0
WARNING: [Synth 8-3917] design ID has port MWr driven by constant 0
WARNING: [Synth 8-3917] design ID has port MRd driven by constant 0
WARNING: [Synth 8-3917] design ID has port selDFrM[2] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selDFrM[1] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selDFrM[0] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selWBDat[1] driven by constant 0
WARNING: [Synth 8-3917] design ID has port selWBDat[0] driven by constant 0
WARNING: [Synth 8-3331] design ID has unconnected port instruction[31]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[30]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[29]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[28]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[27]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[26]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[25]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[14]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[13]
WARNING: [Synth 8-3331] design ID has unconnected port instruction[12]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RB_i/CS_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     4|
|3     |LUT5  |    64|
|4     |LUT6  |   543|
|5     |MUXF7 |   256|
|6     |FDCE  |   992|
|7     |IBUF  |    58|
|8     |OBUF  |   113|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2031|
|2     |  RB_i   |RB     |  1859|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 697.754 ; gain = 405.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ID' is not ideal for floorplanning, since the cellview 'RB' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 799.129 ; gain = 507.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/RISC_FYP/RISC-VV/RISCV_vicilogic/xilinxprj/ID/ID.runs/synth_1/ID.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ID_utilization_synth.rpt -pb ID_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 28 11:38:32 2020...
