library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Bit2TO16 is
    port (
        DATA_IN  : in  STD_LOGIC_VECTOR(1 downto 0);  -- 2位输入数据
        DATA_OUT : out STD_LOGIC_VECTOR(15 downto 0)  -- 16位输出数据，高位填充0
    );
end Bit2TO16;

architecture BEHAVIORAL of Bit2TO16 is
begin
    -- 使用并置操作符'&'将2位输入与14个'0'拼接起来
    DATA_OUT <= (others => '0') & DATA_IN;
    -- 或者更明确地写作：DATA_OUT <= "00000000000000" & DATA_IN;
    -- 但使用(others => '0')更为简洁且易于维护，特别是当位数较多时
end BEHAVIORAL;