// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resonator_dds_ddc (
        ap_clk,
        ap_rst,
        in_r,
        ddsgroup,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [255:0] in_r;
input  [255:0] ddsgroup;
output  [255:0] ap_return;
input   ap_ce;

reg[255:0] ap_return;

wire  signed [31:0] sext_ln1116_fu_150_p1;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] sext_ln1118_fu_154_p1;
wire  signed [31:0] sext_ln1116_2_fu_158_p1;
reg  signed [31:0] sext_ln1116_2_reg_3374;
wire  signed [31:0] sext_ln1118_1_fu_162_p1;
reg  signed [31:0] sext_ln1118_1_reg_3380;
wire  signed [31:0] sext_ln1116_1_fu_206_p1;
wire  signed [31:0] sext_ln1118_8_fu_210_p1;
wire  signed [31:0] sext_ln1116_8_fu_214_p1;
reg  signed [31:0] sext_ln1116_8_reg_3398;
wire  signed [31:0] sext_ln1118_9_fu_218_p1;
reg  signed [31:0] sext_ln1118_9_reg_3404;
wire  signed [31:0] sext_ln1116_9_fu_262_p1;
wire  signed [31:0] sext_ln1118_2_fu_266_p1;
wire  signed [31:0] sext_ln1116_10_fu_270_p1;
reg  signed [31:0] sext_ln1116_10_reg_3422;
wire  signed [31:0] sext_ln1118_10_fu_274_p1;
reg  signed [31:0] sext_ln1118_10_reg_3428;
wire  signed [31:0] sext_ln1116_3_fu_318_p1;
wire  signed [31:0] sext_ln1118_3_fu_322_p1;
wire  signed [31:0] sext_ln1116_11_fu_326_p1;
reg  signed [31:0] sext_ln1116_11_reg_3446;
wire  signed [31:0] sext_ln1118_11_fu_330_p1;
reg  signed [31:0] sext_ln1118_11_reg_3452;
wire  signed [31:0] sext_ln1116_4_fu_374_p1;
wire  signed [31:0] sext_ln1118_4_fu_378_p1;
wire  signed [31:0] sext_ln1116_12_fu_382_p1;
reg  signed [31:0] sext_ln1116_12_reg_3470;
wire  signed [31:0] sext_ln1118_12_fu_386_p1;
reg  signed [31:0] sext_ln1118_12_reg_3476;
wire  signed [31:0] sext_ln1116_5_fu_430_p1;
wire  signed [31:0] sext_ln1118_5_fu_434_p1;
wire  signed [31:0] sext_ln1116_13_fu_438_p1;
reg  signed [31:0] sext_ln1116_13_reg_3494;
wire  signed [31:0] sext_ln1118_13_fu_442_p1;
reg  signed [31:0] sext_ln1118_13_reg_3500;
wire  signed [31:0] sext_ln1116_6_fu_486_p1;
wire  signed [31:0] sext_ln1118_6_fu_490_p1;
wire  signed [31:0] sext_ln1116_14_fu_494_p1;
reg  signed [31:0] sext_ln1116_14_reg_3518;
wire  signed [31:0] sext_ln1118_14_fu_498_p1;
reg  signed [31:0] sext_ln1118_14_reg_3524;
wire  signed [31:0] sext_ln1116_7_fu_542_p1;
wire  signed [31:0] sext_ln1118_7_fu_546_p1;
wire  signed [31:0] sext_ln1116_15_fu_550_p1;
reg  signed [31:0] sext_ln1116_15_reg_3542;
wire  signed [31:0] sext_ln1118_15_fu_554_p1;
reg  signed [31:0] sext_ln1118_15_reg_3548;
wire  signed [31:0] grp_fu_3114_p2;
wire  signed [31:0] grp_fu_3120_p2;
reg  signed [31:0] mul_ln1118_2_reg_3559;
wire   [17:0] trunc_ln1118_fu_558_p1;
reg   [17:0] trunc_ln1118_reg_3564;
wire   [15:0] trunc_ln1118_1_fu_561_p1;
reg   [15:0] trunc_ln1118_1_reg_3569;
wire  signed [31:0] grp_fu_3129_p2;
reg  signed [31:0] mul_ln1118_3_reg_3574;
wire   [17:0] trunc_ln703_fu_564_p1;
reg   [17:0] trunc_ln703_reg_3579;
wire   [15:0] trunc_ln703_1_fu_567_p1;
reg   [15:0] trunc_ln703_1_reg_3584;
wire   [16:0] trunc_ln1192_fu_570_p1;
reg   [16:0] trunc_ln1192_reg_3589;
wire   [16:0] trunc_ln1192_3_fu_573_p1;
reg   [16:0] trunc_ln1192_3_reg_3594;
wire  signed [31:0] grp_fu_3138_p2;
wire  signed [31:0] grp_fu_3144_p2;
reg  signed [31:0] mul_ln1118_10_reg_3604;
wire   [17:0] trunc_ln1118_2_fu_576_p1;
reg   [17:0] trunc_ln1118_2_reg_3609;
wire   [15:0] trunc_ln1118_3_fu_579_p1;
reg   [15:0] trunc_ln1118_3_reg_3614;
wire  signed [31:0] grp_fu_3153_p2;
reg  signed [31:0] mul_ln1118_11_reg_3619;
wire   [17:0] trunc_ln703_2_fu_582_p1;
reg   [17:0] trunc_ln703_2_reg_3624;
wire   [15:0] trunc_ln703_3_fu_585_p1;
reg   [15:0] trunc_ln703_3_reg_3629;
wire   [16:0] trunc_ln1192_4_fu_588_p1;
reg   [16:0] trunc_ln1192_4_reg_3634;
wire   [16:0] trunc_ln1192_5_fu_591_p1;
reg   [16:0] trunc_ln1192_5_reg_3639;
wire  signed [31:0] grp_fu_3162_p2;
wire  signed [31:0] grp_fu_3168_p2;
reg  signed [31:0] mul_ln1118_14_reg_3649;
wire   [17:0] trunc_ln1118_4_fu_594_p1;
reg   [17:0] trunc_ln1118_4_reg_3654;
wire   [15:0] trunc_ln1118_5_fu_597_p1;
reg   [15:0] trunc_ln1118_5_reg_3659;
wire  signed [31:0] grp_fu_3177_p2;
reg  signed [31:0] mul_ln1118_15_reg_3664;
wire   [17:0] trunc_ln703_4_fu_600_p1;
reg   [17:0] trunc_ln703_4_reg_3669;
wire   [15:0] trunc_ln703_5_fu_603_p1;
reg   [15:0] trunc_ln703_5_reg_3674;
wire   [16:0] trunc_ln1192_6_fu_606_p1;
reg   [16:0] trunc_ln1192_6_reg_3679;
wire   [16:0] trunc_ln1192_7_fu_609_p1;
reg   [16:0] trunc_ln1192_7_reg_3684;
wire  signed [31:0] grp_fu_3186_p2;
wire  signed [31:0] grp_fu_3192_p2;
reg  signed [31:0] mul_ln1118_18_reg_3694;
wire   [17:0] trunc_ln1118_6_fu_612_p1;
reg   [17:0] trunc_ln1118_6_reg_3699;
wire   [15:0] trunc_ln1118_7_fu_615_p1;
reg   [15:0] trunc_ln1118_7_reg_3704;
wire  signed [31:0] grp_fu_3201_p2;
reg  signed [31:0] mul_ln1118_19_reg_3709;
wire   [17:0] trunc_ln703_6_fu_618_p1;
reg   [17:0] trunc_ln703_6_reg_3714;
wire   [15:0] trunc_ln703_7_fu_621_p1;
reg   [15:0] trunc_ln703_7_reg_3719;
wire   [16:0] trunc_ln1192_8_fu_624_p1;
reg   [16:0] trunc_ln1192_8_reg_3724;
wire   [16:0] trunc_ln1192_9_fu_627_p1;
reg   [16:0] trunc_ln1192_9_reg_3729;
wire  signed [31:0] grp_fu_3210_p2;
wire  signed [31:0] grp_fu_3216_p2;
reg  signed [31:0] mul_ln1118_21_reg_3739;
wire   [17:0] trunc_ln1118_8_fu_630_p1;
reg   [17:0] trunc_ln1118_8_reg_3744;
wire   [15:0] trunc_ln1118_9_fu_633_p1;
reg   [15:0] trunc_ln1118_9_reg_3749;
wire  signed [31:0] grp_fu_3225_p2;
reg  signed [31:0] mul_ln1118_22_reg_3754;
wire   [17:0] trunc_ln703_8_fu_636_p1;
reg   [17:0] trunc_ln703_8_reg_3759;
wire   [15:0] trunc_ln703_9_fu_639_p1;
reg   [15:0] trunc_ln703_9_reg_3764;
wire   [16:0] trunc_ln1192_10_fu_642_p1;
reg   [16:0] trunc_ln1192_10_reg_3769;
wire   [16:0] trunc_ln1192_11_fu_645_p1;
reg   [16:0] trunc_ln1192_11_reg_3774;
wire  signed [31:0] grp_fu_3234_p2;
wire  signed [31:0] grp_fu_3240_p2;
reg  signed [31:0] mul_ln1118_24_reg_3784;
wire   [17:0] trunc_ln1118_10_fu_648_p1;
reg   [17:0] trunc_ln1118_10_reg_3789;
wire   [15:0] trunc_ln1118_11_fu_651_p1;
reg   [15:0] trunc_ln1118_11_reg_3794;
wire  signed [31:0] grp_fu_3249_p2;
reg  signed [31:0] mul_ln1118_25_reg_3799;
wire   [17:0] trunc_ln703_10_fu_654_p1;
reg   [17:0] trunc_ln703_10_reg_3804;
wire   [15:0] trunc_ln703_11_fu_657_p1;
reg   [15:0] trunc_ln703_11_reg_3809;
wire   [16:0] trunc_ln1192_12_fu_660_p1;
reg   [16:0] trunc_ln1192_12_reg_3814;
wire   [16:0] trunc_ln1192_13_fu_663_p1;
reg   [16:0] trunc_ln1192_13_reg_3819;
wire  signed [31:0] grp_fu_3258_p2;
wire  signed [31:0] grp_fu_3264_p2;
reg  signed [31:0] mul_ln1118_27_reg_3829;
wire   [17:0] trunc_ln1118_12_fu_666_p1;
reg   [17:0] trunc_ln1118_12_reg_3834;
wire   [15:0] trunc_ln1118_13_fu_669_p1;
reg   [15:0] trunc_ln1118_13_reg_3839;
wire  signed [31:0] grp_fu_3273_p2;
reg  signed [31:0] mul_ln1118_28_reg_3844;
wire   [17:0] trunc_ln703_12_fu_672_p1;
reg   [17:0] trunc_ln703_12_reg_3849;
wire   [15:0] trunc_ln703_13_fu_675_p1;
reg   [15:0] trunc_ln703_13_reg_3854;
wire   [16:0] trunc_ln1192_14_fu_678_p1;
reg   [16:0] trunc_ln1192_14_reg_3859;
wire   [16:0] trunc_ln1192_15_fu_681_p1;
reg   [16:0] trunc_ln1192_15_reg_3864;
wire  signed [31:0] grp_fu_3282_p2;
wire  signed [31:0] grp_fu_3288_p2;
reg  signed [31:0] mul_ln1118_30_reg_3874;
wire   [17:0] trunc_ln1118_14_fu_684_p1;
reg   [17:0] trunc_ln1118_14_reg_3879;
wire   [15:0] trunc_ln1118_15_fu_687_p1;
reg   [15:0] trunc_ln1118_15_reg_3884;
wire  signed [31:0] grp_fu_3297_p2;
reg  signed [31:0] mul_ln1118_31_reg_3889;
wire   [17:0] trunc_ln703_14_fu_690_p1;
reg   [17:0] trunc_ln703_14_reg_3894;
wire   [15:0] trunc_ln703_15_fu_693_p1;
reg   [15:0] trunc_ln703_15_reg_3899;
wire   [16:0] trunc_ln1192_16_fu_696_p1;
reg   [16:0] trunc_ln1192_16_reg_3904;
wire   [16:0] trunc_ln1192_17_fu_699_p1;
reg   [16:0] trunc_ln1192_17_reg_3909;
wire  signed [31:0] grp_fu_3306_p3;
reg  signed [31:0] sub_ln1193_reg_3914;
reg  signed [31:0] sub_ln1193_reg_3914_pp0_iter5_reg;
reg   [0:0] tmp_reg_3923;
reg   [0:0] tmp_reg_3923_pp0_iter5_reg;
reg   [0:0] tmp_reg_3923_pp0_iter6_reg;
reg   [0:0] tmp_reg_3923_pp0_iter7_reg;
wire   [15:0] add_ln1192_fu_715_p2;
reg   [15:0] add_ln1192_reg_3929;
wire   [17:0] add_ln1192_16_fu_719_p2;
reg   [17:0] add_ln1192_16_reg_3935;
wire   [32:0] add_ln1192_1_fu_723_p2;
reg   [32:0] add_ln1192_1_reg_3940;
reg   [32:0] add_ln1192_1_reg_3940_pp0_iter5_reg;
wire   [16:0] add_ln700_fu_729_p2;
reg   [16:0] add_ln700_reg_3945;
reg   [16:0] add_ln700_reg_3945_pp0_iter5_reg;
reg   [0:0] tmp_13_reg_3950;
reg   [0:0] tmp_13_reg_3950_pp0_iter5_reg;
reg   [0:0] tmp_13_reg_3950_pp0_iter6_reg;
reg   [0:0] tmp_13_reg_3950_pp0_iter7_reg;
wire  signed [31:0] grp_fu_3313_p3;
reg  signed [31:0] sub_ln1193_1_reg_3956;
reg  signed [31:0] sub_ln1193_1_reg_3956_pp0_iter5_reg;
reg   [0:0] tmp_21_reg_3965;
reg   [0:0] tmp_21_reg_3965_pp0_iter5_reg;
reg   [0:0] tmp_21_reg_3965_pp0_iter6_reg;
reg   [0:0] tmp_21_reg_3965_pp0_iter7_reg;
wire   [15:0] add_ln1192_2_fu_754_p2;
reg   [15:0] add_ln1192_2_reg_3971;
wire   [17:0] add_ln1192_17_fu_758_p2;
reg   [17:0] add_ln1192_17_reg_3977;
wire   [32:0] add_ln1192_3_fu_762_p2;
reg   [32:0] add_ln1192_3_reg_3982;
reg   [32:0] add_ln1192_3_reg_3982_pp0_iter5_reg;
wire   [16:0] add_ln700_1_fu_768_p2;
reg   [16:0] add_ln700_1_reg_3987;
reg   [16:0] add_ln700_1_reg_3987_pp0_iter5_reg;
reg   [0:0] tmp_29_reg_3992;
reg   [0:0] tmp_29_reg_3992_pp0_iter5_reg;
reg   [0:0] tmp_29_reg_3992_pp0_iter6_reg;
reg   [0:0] tmp_29_reg_3992_pp0_iter7_reg;
wire  signed [31:0] grp_fu_3320_p3;
reg  signed [31:0] sub_ln1193_2_reg_3998;
reg  signed [31:0] sub_ln1193_2_reg_3998_pp0_iter5_reg;
reg   [0:0] tmp_34_reg_4007;
reg   [0:0] tmp_34_reg_4007_pp0_iter5_reg;
reg   [0:0] tmp_34_reg_4007_pp0_iter6_reg;
reg   [0:0] tmp_34_reg_4007_pp0_iter7_reg;
wire   [15:0] add_ln1192_4_fu_793_p2;
reg   [15:0] add_ln1192_4_reg_4013;
wire   [17:0] add_ln1192_18_fu_797_p2;
reg   [17:0] add_ln1192_18_reg_4019;
wire   [32:0] add_ln1192_5_fu_801_p2;
reg   [32:0] add_ln1192_5_reg_4024;
reg   [32:0] add_ln1192_5_reg_4024_pp0_iter5_reg;
wire   [16:0] add_ln700_2_fu_807_p2;
reg   [16:0] add_ln700_2_reg_4029;
reg   [16:0] add_ln700_2_reg_4029_pp0_iter5_reg;
reg   [0:0] tmp_38_reg_4034;
reg   [0:0] tmp_38_reg_4034_pp0_iter5_reg;
reg   [0:0] tmp_38_reg_4034_pp0_iter6_reg;
reg   [0:0] tmp_38_reg_4034_pp0_iter7_reg;
wire  signed [31:0] grp_fu_3327_p3;
reg  signed [31:0] sub_ln1193_3_reg_4040;
reg  signed [31:0] sub_ln1193_3_reg_4040_pp0_iter5_reg;
reg   [0:0] tmp_42_reg_4049;
reg   [0:0] tmp_42_reg_4049_pp0_iter5_reg;
reg   [0:0] tmp_42_reg_4049_pp0_iter6_reg;
reg   [0:0] tmp_42_reg_4049_pp0_iter7_reg;
wire   [15:0] add_ln1192_6_fu_832_p2;
reg   [15:0] add_ln1192_6_reg_4055;
wire   [17:0] add_ln1192_19_fu_836_p2;
reg   [17:0] add_ln1192_19_reg_4061;
wire   [32:0] add_ln1192_7_fu_840_p2;
reg   [32:0] add_ln1192_7_reg_4066;
reg   [32:0] add_ln1192_7_reg_4066_pp0_iter5_reg;
wire   [16:0] add_ln700_3_fu_846_p2;
reg   [16:0] add_ln700_3_reg_4071;
reg   [16:0] add_ln700_3_reg_4071_pp0_iter5_reg;
reg   [0:0] tmp_46_reg_4076;
reg   [0:0] tmp_46_reg_4076_pp0_iter5_reg;
reg   [0:0] tmp_46_reg_4076_pp0_iter6_reg;
reg   [0:0] tmp_46_reg_4076_pp0_iter7_reg;
wire  signed [31:0] grp_fu_3334_p3;
reg  signed [31:0] sub_ln1193_4_reg_4082;
reg  signed [31:0] sub_ln1193_4_reg_4082_pp0_iter5_reg;
reg   [0:0] tmp_50_reg_4091;
reg   [0:0] tmp_50_reg_4091_pp0_iter5_reg;
reg   [0:0] tmp_50_reg_4091_pp0_iter6_reg;
reg   [0:0] tmp_50_reg_4091_pp0_iter7_reg;
wire   [15:0] add_ln1192_8_fu_871_p2;
reg   [15:0] add_ln1192_8_reg_4097;
wire   [17:0] add_ln1192_20_fu_875_p2;
reg   [17:0] add_ln1192_20_reg_4103;
wire   [32:0] add_ln1192_9_fu_879_p2;
reg   [32:0] add_ln1192_9_reg_4108;
reg   [32:0] add_ln1192_9_reg_4108_pp0_iter5_reg;
wire   [16:0] add_ln700_4_fu_885_p2;
reg   [16:0] add_ln700_4_reg_4113;
reg   [16:0] add_ln700_4_reg_4113_pp0_iter5_reg;
reg   [0:0] tmp_54_reg_4118;
reg   [0:0] tmp_54_reg_4118_pp0_iter5_reg;
reg   [0:0] tmp_54_reg_4118_pp0_iter6_reg;
reg   [0:0] tmp_54_reg_4118_pp0_iter7_reg;
wire  signed [31:0] grp_fu_3341_p3;
reg  signed [31:0] sub_ln1193_5_reg_4124;
reg  signed [31:0] sub_ln1193_5_reg_4124_pp0_iter5_reg;
reg   [0:0] tmp_58_reg_4133;
reg   [0:0] tmp_58_reg_4133_pp0_iter5_reg;
reg   [0:0] tmp_58_reg_4133_pp0_iter6_reg;
reg   [0:0] tmp_58_reg_4133_pp0_iter7_reg;
wire   [15:0] add_ln1192_10_fu_910_p2;
reg   [15:0] add_ln1192_10_reg_4139;
wire   [17:0] add_ln1192_21_fu_914_p2;
reg   [17:0] add_ln1192_21_reg_4145;
wire   [32:0] add_ln1192_11_fu_918_p2;
reg   [32:0] add_ln1192_11_reg_4150;
reg   [32:0] add_ln1192_11_reg_4150_pp0_iter5_reg;
wire   [16:0] add_ln700_5_fu_924_p2;
reg   [16:0] add_ln700_5_reg_4155;
reg   [16:0] add_ln700_5_reg_4155_pp0_iter5_reg;
reg   [0:0] tmp_62_reg_4160;
reg   [0:0] tmp_62_reg_4160_pp0_iter5_reg;
reg   [0:0] tmp_62_reg_4160_pp0_iter6_reg;
reg   [0:0] tmp_62_reg_4160_pp0_iter7_reg;
wire  signed [31:0] grp_fu_3348_p3;
reg  signed [31:0] sub_ln1193_6_reg_4166;
reg  signed [31:0] sub_ln1193_6_reg_4166_pp0_iter5_reg;
reg   [0:0] tmp_66_reg_4175;
reg   [0:0] tmp_66_reg_4175_pp0_iter5_reg;
reg   [0:0] tmp_66_reg_4175_pp0_iter6_reg;
reg   [0:0] tmp_66_reg_4175_pp0_iter7_reg;
wire   [15:0] add_ln1192_12_fu_949_p2;
reg   [15:0] add_ln1192_12_reg_4181;
wire   [17:0] add_ln1192_22_fu_953_p2;
reg   [17:0] add_ln1192_22_reg_4187;
wire   [32:0] add_ln1192_13_fu_957_p2;
reg   [32:0] add_ln1192_13_reg_4192;
reg   [32:0] add_ln1192_13_reg_4192_pp0_iter5_reg;
wire   [16:0] add_ln700_6_fu_963_p2;
reg   [16:0] add_ln700_6_reg_4197;
reg   [16:0] add_ln700_6_reg_4197_pp0_iter5_reg;
reg   [0:0] tmp_70_reg_4202;
reg   [0:0] tmp_70_reg_4202_pp0_iter5_reg;
reg   [0:0] tmp_70_reg_4202_pp0_iter6_reg;
reg   [0:0] tmp_70_reg_4202_pp0_iter7_reg;
wire  signed [31:0] grp_fu_3355_p3;
reg  signed [31:0] sub_ln1193_7_reg_4208;
reg  signed [31:0] sub_ln1193_7_reg_4208_pp0_iter5_reg;
reg   [0:0] tmp_74_reg_4217;
reg   [0:0] tmp_74_reg_4217_pp0_iter5_reg;
reg   [0:0] tmp_74_reg_4217_pp0_iter6_reg;
reg   [0:0] tmp_74_reg_4217_pp0_iter7_reg;
wire   [15:0] add_ln1192_14_fu_988_p2;
reg   [15:0] add_ln1192_14_reg_4223;
wire   [17:0] add_ln1192_23_fu_992_p2;
reg   [17:0] add_ln1192_23_reg_4229;
wire   [32:0] add_ln1192_15_fu_996_p2;
reg   [32:0] add_ln1192_15_reg_4234;
reg   [32:0] add_ln1192_15_reg_4234_pp0_iter5_reg;
wire   [16:0] add_ln700_7_fu_1002_p2;
reg   [16:0] add_ln700_7_reg_4239;
reg   [16:0] add_ln700_7_reg_4239_pp0_iter5_reg;
reg   [0:0] tmp_78_reg_4244;
reg   [0:0] tmp_78_reg_4244_pp0_iter5_reg;
reg   [0:0] tmp_78_reg_4244_pp0_iter6_reg;
reg   [0:0] tmp_78_reg_4244_pp0_iter7_reg;
wire   [0:0] icmp_ln412_fu_1047_p2;
reg   [0:0] icmp_ln412_reg_4250;
wire   [0:0] icmp_ln412_1_fu_1086_p2;
reg   [0:0] icmp_ln412_1_reg_4255;
wire   [0:0] icmp_ln412_2_fu_1125_p2;
reg   [0:0] icmp_ln412_2_reg_4260;
wire   [0:0] icmp_ln412_3_fu_1164_p2;
reg   [0:0] icmp_ln412_3_reg_4265;
wire   [0:0] icmp_ln412_4_fu_1203_p2;
reg   [0:0] icmp_ln412_4_reg_4270;
wire   [0:0] icmp_ln412_5_fu_1242_p2;
reg   [0:0] icmp_ln412_5_reg_4275;
wire   [0:0] icmp_ln412_6_fu_1281_p2;
reg   [0:0] icmp_ln412_6_reg_4280;
wire   [0:0] icmp_ln412_7_fu_1320_p2;
reg   [0:0] icmp_ln412_7_reg_4285;
wire   [0:0] icmp_ln412_8_fu_1359_p2;
reg   [0:0] icmp_ln412_8_reg_4290;
wire   [0:0] icmp_ln412_9_fu_1398_p2;
reg   [0:0] icmp_ln412_9_reg_4295;
wire   [0:0] icmp_ln412_10_fu_1437_p2;
reg   [0:0] icmp_ln412_10_reg_4300;
wire   [0:0] icmp_ln412_11_fu_1476_p2;
reg   [0:0] icmp_ln412_11_reg_4305;
wire   [0:0] icmp_ln412_12_fu_1515_p2;
reg   [0:0] icmp_ln412_12_reg_4310;
wire   [0:0] icmp_ln412_13_fu_1554_p2;
reg   [0:0] icmp_ln412_13_reg_4315;
wire   [0:0] icmp_ln412_14_fu_1593_p2;
reg   [0:0] icmp_ln412_14_reg_4320;
wire   [0:0] icmp_ln412_15_fu_1632_p2;
reg   [0:0] icmp_ln412_15_reg_4325;
wire   [15:0] add_ln415_fu_1667_p2;
reg   [15:0] add_ln415_reg_4330;
reg   [15:0] add_ln415_reg_4330_pp0_iter7_reg;
reg   [0:0] tmp_11_reg_4335;
reg   [0:0] tmp_11_reg_4335_pp0_iter7_reg;
wire   [14:0] trunc_ln790_fu_1681_p1;
reg   [14:0] trunc_ln790_reg_4341;
wire   [15:0] add_ln415_1_fu_1710_p2;
reg   [15:0] add_ln415_1_reg_4346;
reg   [15:0] add_ln415_1_reg_4346_pp0_iter7_reg;
reg   [0:0] tmp_19_reg_4351;
reg   [0:0] tmp_19_reg_4351_pp0_iter7_reg;
wire   [14:0] trunc_ln790_4_fu_1724_p1;
reg   [14:0] trunc_ln790_4_reg_4357;
wire   [15:0] add_ln415_2_fu_1757_p2;
reg   [15:0] add_ln415_2_reg_4362;
reg   [15:0] add_ln415_2_reg_4362_pp0_iter7_reg;
reg   [0:0] tmp_27_reg_4367;
reg   [0:0] tmp_27_reg_4367_pp0_iter7_reg;
wire   [14:0] trunc_ln790_5_fu_1771_p1;
reg   [14:0] trunc_ln790_5_reg_4373;
wire   [15:0] add_ln415_3_fu_1800_p2;
reg   [15:0] add_ln415_3_reg_4378;
reg   [15:0] add_ln415_3_reg_4378_pp0_iter7_reg;
reg   [0:0] tmp_33_reg_4383;
reg   [0:0] tmp_33_reg_4383_pp0_iter7_reg;
wire   [14:0] trunc_ln790_6_fu_1814_p1;
reg   [14:0] trunc_ln790_6_reg_4389;
wire   [15:0] add_ln415_4_fu_1847_p2;
reg   [15:0] add_ln415_4_reg_4394;
reg   [15:0] add_ln415_4_reg_4394_pp0_iter7_reg;
reg   [0:0] tmp_37_reg_4399;
reg   [0:0] tmp_37_reg_4399_pp0_iter7_reg;
wire   [14:0] trunc_ln790_7_fu_1861_p1;
reg   [14:0] trunc_ln790_7_reg_4405;
wire   [15:0] add_ln415_5_fu_1890_p2;
reg   [15:0] add_ln415_5_reg_4410;
reg   [15:0] add_ln415_5_reg_4410_pp0_iter7_reg;
reg   [0:0] tmp_41_reg_4415;
reg   [0:0] tmp_41_reg_4415_pp0_iter7_reg;
wire   [14:0] trunc_ln790_8_fu_1904_p1;
reg   [14:0] trunc_ln790_8_reg_4421;
wire   [15:0] add_ln415_6_fu_1937_p2;
reg   [15:0] add_ln415_6_reg_4426;
reg   [15:0] add_ln415_6_reg_4426_pp0_iter7_reg;
reg   [0:0] tmp_45_reg_4431;
reg   [0:0] tmp_45_reg_4431_pp0_iter7_reg;
wire   [14:0] trunc_ln790_9_fu_1951_p1;
reg   [14:0] trunc_ln790_9_reg_4437;
wire   [15:0] add_ln415_7_fu_1980_p2;
reg   [15:0] add_ln415_7_reg_4442;
reg   [15:0] add_ln415_7_reg_4442_pp0_iter7_reg;
reg   [0:0] tmp_49_reg_4447;
reg   [0:0] tmp_49_reg_4447_pp0_iter7_reg;
wire   [14:0] trunc_ln790_10_fu_1994_p1;
reg   [14:0] trunc_ln790_10_reg_4453;
wire   [15:0] add_ln415_8_fu_2027_p2;
reg   [15:0] add_ln415_8_reg_4458;
reg   [15:0] add_ln415_8_reg_4458_pp0_iter7_reg;
reg   [0:0] tmp_53_reg_4463;
reg   [0:0] tmp_53_reg_4463_pp0_iter7_reg;
wire   [14:0] trunc_ln790_11_fu_2041_p1;
reg   [14:0] trunc_ln790_11_reg_4469;
wire   [15:0] add_ln415_9_fu_2070_p2;
reg   [15:0] add_ln415_9_reg_4474;
reg   [15:0] add_ln415_9_reg_4474_pp0_iter7_reg;
reg   [0:0] tmp_57_reg_4479;
reg   [0:0] tmp_57_reg_4479_pp0_iter7_reg;
wire   [14:0] trunc_ln790_12_fu_2084_p1;
reg   [14:0] trunc_ln790_12_reg_4485;
wire   [15:0] add_ln415_10_fu_2117_p2;
reg   [15:0] add_ln415_10_reg_4490;
reg   [15:0] add_ln415_10_reg_4490_pp0_iter7_reg;
reg   [0:0] tmp_61_reg_4495;
reg   [0:0] tmp_61_reg_4495_pp0_iter7_reg;
wire   [14:0] trunc_ln790_13_fu_2131_p1;
reg   [14:0] trunc_ln790_13_reg_4501;
wire   [15:0] add_ln415_11_fu_2160_p2;
reg   [15:0] add_ln415_11_reg_4506;
reg   [15:0] add_ln415_11_reg_4506_pp0_iter7_reg;
reg   [0:0] tmp_65_reg_4511;
reg   [0:0] tmp_65_reg_4511_pp0_iter7_reg;
wire   [14:0] trunc_ln790_14_fu_2174_p1;
reg   [14:0] trunc_ln790_14_reg_4517;
wire   [15:0] add_ln415_12_fu_2207_p2;
reg   [15:0] add_ln415_12_reg_4522;
reg   [15:0] add_ln415_12_reg_4522_pp0_iter7_reg;
reg   [0:0] tmp_69_reg_4527;
reg   [0:0] tmp_69_reg_4527_pp0_iter7_reg;
wire   [14:0] trunc_ln790_15_fu_2221_p1;
reg   [14:0] trunc_ln790_15_reg_4533;
wire   [15:0] add_ln415_13_fu_2250_p2;
reg   [15:0] add_ln415_13_reg_4538;
reg   [15:0] add_ln415_13_reg_4538_pp0_iter7_reg;
reg   [0:0] tmp_73_reg_4543;
reg   [0:0] tmp_73_reg_4543_pp0_iter7_reg;
wire   [14:0] trunc_ln790_16_fu_2264_p1;
reg   [14:0] trunc_ln790_16_reg_4549;
wire   [15:0] add_ln415_14_fu_2297_p2;
reg   [15:0] add_ln415_14_reg_4554;
reg   [15:0] add_ln415_14_reg_4554_pp0_iter7_reg;
reg   [0:0] tmp_77_reg_4559;
reg   [0:0] tmp_77_reg_4559_pp0_iter7_reg;
wire   [14:0] trunc_ln790_17_fu_2311_p1;
reg   [14:0] trunc_ln790_17_reg_4565;
wire   [15:0] add_ln415_15_fu_2340_p2;
reg   [15:0] add_ln415_15_reg_4570;
reg   [15:0] add_ln415_15_reg_4570_pp0_iter7_reg;
reg   [0:0] tmp_81_reg_4575;
reg   [0:0] tmp_81_reg_4575_pp0_iter7_reg;
wire   [14:0] trunc_ln790_18_fu_2354_p1;
reg   [14:0] trunc_ln790_18_reg_4581;
wire   [0:0] icmp_ln790_fu_2358_p2;
reg   [0:0] icmp_ln790_reg_4586;
wire   [0:0] icmp_ln790_6_fu_2363_p2;
reg   [0:0] icmp_ln790_6_reg_4591;
wire   [0:0] icmp_ln790_1_fu_2368_p2;
reg   [0:0] icmp_ln790_1_reg_4596;
wire   [0:0] icmp_ln790_8_fu_2373_p2;
reg   [0:0] icmp_ln790_8_reg_4601;
wire   [0:0] icmp_ln790_2_fu_2378_p2;
reg   [0:0] icmp_ln790_2_reg_4606;
wire   [0:0] icmp_ln790_9_fu_2383_p2;
reg   [0:0] icmp_ln790_9_reg_4611;
wire   [0:0] icmp_ln790_3_fu_2388_p2;
reg   [0:0] icmp_ln790_3_reg_4616;
wire   [0:0] icmp_ln790_10_fu_2393_p2;
reg   [0:0] icmp_ln790_10_reg_4621;
wire   [0:0] icmp_ln790_4_fu_2398_p2;
reg   [0:0] icmp_ln790_4_reg_4626;
wire   [0:0] icmp_ln790_11_fu_2403_p2;
reg   [0:0] icmp_ln790_11_reg_4631;
wire   [0:0] icmp_ln790_5_fu_2408_p2;
reg   [0:0] icmp_ln790_5_reg_4636;
wire   [0:0] icmp_ln790_12_fu_2413_p2;
reg   [0:0] icmp_ln790_12_reg_4641;
wire   [0:0] icmp_ln790_13_fu_2418_p2;
reg   [0:0] icmp_ln790_13_reg_4646;
wire   [0:0] icmp_ln790_14_fu_2423_p2;
reg   [0:0] icmp_ln790_14_reg_4651;
wire   [0:0] icmp_ln790_7_fu_2428_p2;
reg   [0:0] icmp_ln790_7_reg_4656;
wire   [0:0] icmp_ln790_15_fu_2433_p2;
reg   [0:0] icmp_ln790_15_reg_4661;
wire    ap_block_pp0_stage0;
wire   [15:0] trunc_ln674_fu_122_p1;
wire   [15:0] trunc_ln674_1_fu_136_p1;
wire  signed [15:0] p_Result_3_fu_126_p4;
wire  signed [15:0] p_Result_5_fu_140_p4;
wire   [15:0] p_Result_102_1_fu_166_p4;
wire   [15:0] p_Result_104_1_fu_186_p4;
wire  signed [15:0] p_Result_103_1_fu_176_p4;
wire  signed [15:0] p_Result_105_1_fu_196_p4;
wire   [15:0] p_Result_102_2_fu_222_p4;
wire   [15:0] p_Result_104_2_fu_242_p4;
wire  signed [15:0] p_Result_103_2_fu_232_p4;
wire  signed [15:0] p_Result_105_2_fu_252_p4;
wire   [15:0] p_Result_102_3_fu_278_p4;
wire   [15:0] p_Result_104_3_fu_298_p4;
wire  signed [15:0] p_Result_103_3_fu_288_p4;
wire  signed [15:0] p_Result_105_3_fu_308_p4;
wire   [15:0] p_Result_102_4_fu_334_p4;
wire   [15:0] p_Result_104_4_fu_354_p4;
wire  signed [15:0] p_Result_103_4_fu_344_p4;
wire  signed [15:0] p_Result_105_4_fu_364_p4;
wire   [15:0] p_Result_102_5_fu_390_p4;
wire   [15:0] p_Result_104_5_fu_410_p4;
wire  signed [15:0] p_Result_103_5_fu_400_p4;
wire  signed [15:0] p_Result_105_5_fu_420_p4;
wire   [15:0] p_Result_102_6_fu_446_p4;
wire   [15:0] p_Result_104_6_fu_466_p4;
wire  signed [15:0] p_Result_103_6_fu_456_p4;
wire  signed [15:0] p_Result_105_6_fu_476_p4;
wire   [15:0] p_Result_102_7_fu_502_p4;
wire   [15:0] p_Result_104_7_fu_522_p4;
wire  signed [15:0] p_Result_103_7_fu_512_p4;
wire  signed [15:0] p_Result_105_7_fu_532_p4;
wire  signed [32:0] sext_ln703_2_fu_712_p1;
wire  signed [32:0] sext_ln703_fu_709_p1;
wire  signed [32:0] sext_ln703_4_fu_751_p1;
wire  signed [32:0] sext_ln703_3_fu_748_p1;
wire  signed [32:0] sext_ln703_6_fu_790_p1;
wire  signed [32:0] sext_ln703_5_fu_787_p1;
wire  signed [32:0] sext_ln703_8_fu_829_p1;
wire  signed [32:0] sext_ln703_7_fu_826_p1;
wire  signed [32:0] sext_ln703_10_fu_868_p1;
wire  signed [32:0] sext_ln703_9_fu_865_p1;
wire  signed [32:0] sext_ln703_12_fu_907_p1;
wire  signed [32:0] sext_ln703_11_fu_904_p1;
wire  signed [32:0] sext_ln703_14_fu_946_p1;
wire  signed [32:0] sext_ln703_13_fu_943_p1;
wire  signed [32:0] sext_ln703_16_fu_985_p1;
wire  signed [32:0] sext_ln703_15_fu_982_p1;
wire   [0:0] trunc_ln412_fu_1021_p1;
wire   [0:0] tmp_6_fu_1014_p3;
wire   [14:0] tmp_2_fu_1030_p4;
wire   [0:0] or_ln412_15_fu_1024_p2;
wire   [15:0] or_ln_fu_1039_p3;
wire   [0:0] trunc_ln412_1_fu_1060_p1;
wire   [0:0] tmp_15_fu_1053_p3;
wire   [14:0] tmp_3_fu_1069_p4;
wire   [0:0] or_ln412_fu_1063_p2;
wire   [15:0] or_ln412_2_fu_1078_p3;
wire   [0:0] trunc_ln412_2_fu_1099_p1;
wire   [0:0] tmp_23_fu_1092_p3;
wire   [14:0] tmp_5_fu_1108_p4;
wire   [0:0] or_ln412_16_fu_1102_p2;
wire   [15:0] or_ln412_3_fu_1117_p3;
wire   [0:0] trunc_ln412_3_fu_1138_p1;
wire   [0:0] tmp_31_fu_1131_p3;
wire   [14:0] tmp_7_fu_1147_p4;
wire   [0:0] or_ln412_17_fu_1141_p2;
wire   [15:0] or_ln412_4_fu_1156_p3;
wire   [0:0] trunc_ln412_4_fu_1177_p1;
wire   [0:0] tmp_35_fu_1170_p3;
wire   [14:0] tmp_9_fu_1186_p4;
wire   [0:0] or_ln412_18_fu_1180_p2;
wire   [15:0] or_ln412_5_fu_1195_p3;
wire   [0:0] trunc_ln412_5_fu_1216_p1;
wire   [0:0] tmp_39_fu_1209_p3;
wire   [14:0] tmp_s_fu_1225_p4;
wire   [0:0] or_ln412_19_fu_1219_p2;
wire   [15:0] or_ln412_6_fu_1234_p3;
wire   [0:0] trunc_ln412_6_fu_1255_p1;
wire   [0:0] tmp_43_fu_1248_p3;
wire   [14:0] tmp_1_fu_1264_p4;
wire   [0:0] or_ln412_20_fu_1258_p2;
wire   [15:0] or_ln412_7_fu_1273_p3;
wire   [0:0] trunc_ln412_7_fu_1294_p1;
wire   [0:0] tmp_47_fu_1287_p3;
wire   [14:0] tmp_4_fu_1303_p4;
wire   [0:0] or_ln412_21_fu_1297_p2;
wire   [15:0] or_ln412_8_fu_1312_p3;
wire   [0:0] trunc_ln412_8_fu_1333_p1;
wire   [0:0] tmp_51_fu_1326_p3;
wire   [14:0] tmp_10_fu_1342_p4;
wire   [0:0] or_ln412_22_fu_1336_p2;
wire   [15:0] or_ln412_9_fu_1351_p3;
wire   [0:0] trunc_ln412_9_fu_1372_p1;
wire   [0:0] tmp_55_fu_1365_p3;
wire   [14:0] tmp_12_fu_1381_p4;
wire   [0:0] or_ln412_23_fu_1375_p2;
wire   [15:0] or_ln412_s_fu_1390_p3;
wire   [0:0] trunc_ln412_10_fu_1411_p1;
wire   [0:0] tmp_59_fu_1404_p3;
wire   [14:0] tmp_14_fu_1420_p4;
wire   [0:0] or_ln412_24_fu_1414_p2;
wire   [15:0] or_ln412_1_fu_1429_p3;
wire   [0:0] trunc_ln412_11_fu_1450_p1;
wire   [0:0] tmp_63_fu_1443_p3;
wire   [14:0] tmp_16_fu_1459_p4;
wire   [0:0] or_ln412_25_fu_1453_p2;
wire   [15:0] or_ln412_10_fu_1468_p3;
wire   [0:0] trunc_ln412_12_fu_1489_p1;
wire   [0:0] tmp_67_fu_1482_p3;
wire   [14:0] tmp_18_fu_1498_p4;
wire   [0:0] or_ln412_26_fu_1492_p2;
wire   [15:0] or_ln412_11_fu_1507_p3;
wire   [0:0] trunc_ln412_13_fu_1528_p1;
wire   [0:0] tmp_71_fu_1521_p3;
wire   [14:0] tmp_20_fu_1537_p4;
wire   [0:0] or_ln412_27_fu_1531_p2;
wire   [15:0] or_ln412_12_fu_1546_p3;
wire   [0:0] trunc_ln412_14_fu_1567_p1;
wire   [0:0] tmp_75_fu_1560_p3;
wire   [14:0] tmp_22_fu_1576_p4;
wire   [0:0] or_ln412_28_fu_1570_p2;
wire   [15:0] or_ln412_13_fu_1585_p3;
wire   [0:0] trunc_ln412_15_fu_1606_p1;
wire   [0:0] tmp_79_fu_1599_p3;
wire   [14:0] tmp_24_fu_1615_p4;
wire   [0:0] or_ln412_29_fu_1609_p2;
wire   [15:0] or_ln412_14_fu_1624_p3;
wire   [14:0] trunc_ln2_fu_1638_p4;
wire   [0:0] tmp_8_fu_1651_p3;
wire   [0:0] and_ln412_fu_1658_p2;
wire   [15:0] zext_ln415_fu_1663_p1;
wire  signed [15:0] sext_ln708_fu_1647_p1;
wire   [0:0] tmp_17_fu_1694_p3;
wire   [0:0] and_ln412_1_fu_1701_p2;
wire   [15:0] zext_ln415_2_fu_1706_p1;
wire   [15:0] trunc_ln708_1_fu_1685_p4;
wire   [14:0] trunc_ln708_2_fu_1728_p4;
wire   [0:0] tmp_25_fu_1741_p3;
wire   [0:0] and_ln412_2_fu_1748_p2;
wire   [15:0] zext_ln415_1_fu_1753_p1;
wire  signed [15:0] sext_ln708_1_fu_1737_p1;
wire   [0:0] tmp_32_fu_1784_p3;
wire   [0:0] and_ln412_3_fu_1791_p2;
wire   [15:0] zext_ln415_8_fu_1796_p1;
wire   [15:0] trunc_ln708_3_fu_1775_p4;
wire   [14:0] trunc_ln708_4_fu_1818_p4;
wire   [0:0] tmp_36_fu_1831_p3;
wire   [0:0] and_ln412_4_fu_1838_p2;
wire   [15:0] zext_ln415_9_fu_1843_p1;
wire  signed [15:0] sext_ln708_2_fu_1827_p1;
wire   [0:0] tmp_40_fu_1874_p3;
wire   [0:0] and_ln412_5_fu_1881_p2;
wire   [15:0] zext_ln415_10_fu_1886_p1;
wire   [15:0] trunc_ln708_5_fu_1865_p4;
wire   [14:0] trunc_ln708_6_fu_1908_p4;
wire   [0:0] tmp_44_fu_1921_p3;
wire   [0:0] and_ln412_6_fu_1928_p2;
wire   [15:0] zext_ln415_3_fu_1933_p1;
wire  signed [15:0] sext_ln708_3_fu_1917_p1;
wire   [0:0] tmp_48_fu_1964_p3;
wire   [0:0] and_ln412_7_fu_1971_p2;
wire   [15:0] zext_ln415_11_fu_1976_p1;
wire   [15:0] trunc_ln708_7_fu_1955_p4;
wire   [14:0] trunc_ln708_8_fu_1998_p4;
wire   [0:0] tmp_52_fu_2011_p3;
wire   [0:0] and_ln412_8_fu_2018_p2;
wire   [15:0] zext_ln415_4_fu_2023_p1;
wire  signed [15:0] sext_ln708_4_fu_2007_p1;
wire   [0:0] tmp_56_fu_2054_p3;
wire   [0:0] and_ln412_9_fu_2061_p2;
wire   [15:0] zext_ln415_12_fu_2066_p1;
wire   [15:0] trunc_ln708_9_fu_2045_p4;
wire   [14:0] trunc_ln708_s_fu_2088_p4;
wire   [0:0] tmp_60_fu_2101_p3;
wire   [0:0] and_ln412_10_fu_2108_p2;
wire   [15:0] zext_ln415_5_fu_2113_p1;
wire  signed [15:0] sext_ln708_5_fu_2097_p1;
wire   [0:0] tmp_64_fu_2144_p3;
wire   [0:0] and_ln412_11_fu_2151_p2;
wire   [15:0] zext_ln415_13_fu_2156_p1;
wire   [15:0] trunc_ln708_10_fu_2135_p4;
wire   [14:0] trunc_ln708_11_fu_2178_p4;
wire   [0:0] tmp_68_fu_2191_p3;
wire   [0:0] and_ln412_12_fu_2198_p2;
wire   [15:0] zext_ln415_6_fu_2203_p1;
wire  signed [15:0] sext_ln708_6_fu_2187_p1;
wire   [0:0] tmp_72_fu_2234_p3;
wire   [0:0] and_ln412_13_fu_2241_p2;
wire   [15:0] zext_ln415_14_fu_2246_p1;
wire   [15:0] trunc_ln708_12_fu_2225_p4;
wire   [14:0] trunc_ln708_13_fu_2268_p4;
wire   [0:0] tmp_76_fu_2281_p3;
wire   [0:0] and_ln412_14_fu_2288_p2;
wire   [15:0] zext_ln415_7_fu_2293_p1;
wire  signed [15:0] sext_ln708_7_fu_2277_p1;
wire   [0:0] tmp_80_fu_2324_p3;
wire   [0:0] and_ln412_15_fu_2331_p2;
wire   [15:0] zext_ln415_15_fu_2336_p1;
wire   [15:0] trunc_ln708_14_fu_2315_p4;
wire   [0:0] xor_ln785_fu_2438_p2;
wire   [0:0] and_ln783_fu_2448_p2;
wire   [0:0] and_ln785_fu_2443_p2;
wire   [0:0] and_ln783_1_fu_2452_p2;
wire   [0:0] or_ln384_fu_2465_p2;
wire   [15:0] select_ln384_fu_2457_p3;
wire   [0:0] xor_ln785_6_fu_2478_p2;
wire   [0:0] and_ln783_2_fu_2488_p2;
wire   [0:0] and_ln785_1_fu_2483_p2;
wire   [0:0] and_ln783_3_fu_2492_p2;
wire   [0:0] or_ln384_1_fu_2505_p2;
wire   [15:0] select_ln384_8_fu_2497_p3;
wire   [0:0] xor_ln785_1_fu_2518_p2;
wire   [0:0] and_ln783_4_fu_2528_p2;
wire   [0:0] and_ln785_2_fu_2523_p2;
wire   [0:0] and_ln783_5_fu_2532_p2;
wire   [0:0] or_ln384_2_fu_2545_p2;
wire   [15:0] select_ln384_10_fu_2537_p3;
wire   [0:0] xor_ln785_8_fu_2558_p2;
wire   [0:0] and_ln783_6_fu_2568_p2;
wire   [0:0] and_ln785_3_fu_2563_p2;
wire   [0:0] and_ln783_7_fu_2572_p2;
wire   [0:0] or_ln384_3_fu_2585_p2;
wire   [15:0] select_ln384_12_fu_2577_p3;
wire   [0:0] xor_ln785_2_fu_2598_p2;
wire   [0:0] and_ln783_8_fu_2608_p2;
wire   [0:0] and_ln785_4_fu_2603_p2;
wire   [0:0] and_ln783_9_fu_2612_p2;
wire   [0:0] or_ln384_4_fu_2625_p2;
wire   [15:0] select_ln384_14_fu_2617_p3;
wire   [0:0] xor_ln785_9_fu_2638_p2;
wire   [0:0] and_ln783_10_fu_2648_p2;
wire   [0:0] and_ln785_5_fu_2643_p2;
wire   [0:0] and_ln783_11_fu_2652_p2;
wire   [0:0] or_ln384_5_fu_2665_p2;
wire   [15:0] select_ln384_15_fu_2657_p3;
wire   [0:0] xor_ln785_3_fu_2678_p2;
wire   [0:0] and_ln783_12_fu_2688_p2;
wire   [0:0] and_ln785_6_fu_2683_p2;
wire   [0:0] and_ln783_13_fu_2692_p2;
wire   [0:0] or_ln384_6_fu_2705_p2;
wire   [15:0] select_ln384_17_fu_2697_p3;
wire   [0:0] xor_ln785_10_fu_2718_p2;
wire   [0:0] and_ln783_14_fu_2728_p2;
wire   [0:0] and_ln785_7_fu_2723_p2;
wire   [0:0] and_ln783_15_fu_2732_p2;
wire   [0:0] or_ln384_7_fu_2745_p2;
wire   [15:0] select_ln384_18_fu_2737_p3;
wire   [0:0] xor_ln785_4_fu_2758_p2;
wire   [0:0] and_ln783_16_fu_2768_p2;
wire   [0:0] and_ln785_8_fu_2763_p2;
wire   [0:0] and_ln783_17_fu_2772_p2;
wire   [0:0] or_ln384_8_fu_2785_p2;
wire   [15:0] select_ln384_20_fu_2777_p3;
wire   [0:0] xor_ln785_11_fu_2798_p2;
wire   [0:0] and_ln783_18_fu_2808_p2;
wire   [0:0] and_ln785_9_fu_2803_p2;
wire   [0:0] and_ln783_19_fu_2812_p2;
wire   [0:0] or_ln384_9_fu_2825_p2;
wire   [15:0] select_ln384_21_fu_2817_p3;
wire   [0:0] xor_ln785_5_fu_2838_p2;
wire   [0:0] and_ln783_20_fu_2848_p2;
wire   [0:0] and_ln785_10_fu_2843_p2;
wire   [0:0] and_ln783_21_fu_2852_p2;
wire   [0:0] or_ln384_10_fu_2865_p2;
wire   [15:0] select_ln384_23_fu_2857_p3;
wire   [0:0] xor_ln785_12_fu_2878_p2;
wire   [0:0] and_ln783_22_fu_2888_p2;
wire   [0:0] and_ln785_11_fu_2883_p2;
wire   [0:0] and_ln783_23_fu_2892_p2;
wire   [0:0] or_ln384_11_fu_2905_p2;
wire   [15:0] select_ln384_24_fu_2897_p3;
wire   [0:0] xor_ln785_13_fu_2918_p2;
wire   [0:0] and_ln783_24_fu_2928_p2;
wire   [0:0] and_ln785_12_fu_2923_p2;
wire   [0:0] and_ln783_25_fu_2932_p2;
wire   [0:0] or_ln384_12_fu_2945_p2;
wire   [15:0] select_ln384_26_fu_2937_p3;
wire   [0:0] xor_ln785_14_fu_2958_p2;
wire   [0:0] and_ln783_26_fu_2968_p2;
wire   [0:0] and_ln785_13_fu_2963_p2;
wire   [0:0] and_ln783_27_fu_2972_p2;
wire   [0:0] or_ln384_13_fu_2985_p2;
wire   [15:0] select_ln384_27_fu_2977_p3;
wire   [0:0] xor_ln785_7_fu_2998_p2;
wire   [0:0] and_ln783_28_fu_3008_p2;
wire   [0:0] and_ln785_14_fu_3003_p2;
wire   [0:0] and_ln783_29_fu_3012_p2;
wire   [0:0] or_ln384_14_fu_3025_p2;
wire   [15:0] select_ln384_29_fu_3017_p3;
wire   [0:0] xor_ln785_15_fu_3038_p2;
wire   [0:0] and_ln783_30_fu_3048_p2;
wire   [0:0] and_ln785_15_fu_3043_p2;
wire   [0:0] and_ln783_31_fu_3052_p2;
wire   [0:0] or_ln384_15_fu_3065_p2;
wire   [15:0] select_ln384_30_fu_3057_p3;
wire   [15:0] select_ln384_31_fu_3071_p3;
wire   [15:0] select_ln384_7_fu_3031_p3;
wire   [15:0] select_ln384_28_fu_2991_p3;
wire   [15:0] select_ln384_6_fu_2951_p3;
wire   [15:0] select_ln384_25_fu_2911_p3;
wire   [15:0] select_ln384_5_fu_2871_p3;
wire   [15:0] select_ln384_22_fu_2831_p3;
wire   [15:0] select_ln384_4_fu_2791_p3;
wire   [15:0] select_ln384_19_fu_2751_p3;
wire   [15:0] select_ln384_3_fu_2711_p3;
wire   [15:0] select_ln384_16_fu_2671_p3;
wire   [15:0] select_ln384_2_fu_2631_p3;
wire   [15:0] select_ln384_13_fu_2591_p3;
wire   [15:0] select_ln384_11_fu_2551_p3;
wire   [15:0] select_ln384_9_fu_2511_p3;
wire   [15:0] select_ln384_1_fu_2471_p3;
wire  signed [15:0] grp_fu_3114_p0;
wire  signed [15:0] grp_fu_3114_p1;
wire  signed [15:0] grp_fu_3120_p0;
wire  signed [15:0] grp_fu_3129_p1;
wire  signed [15:0] grp_fu_3138_p0;
wire  signed [15:0] grp_fu_3138_p1;
wire  signed [15:0] grp_fu_3144_p0;
wire  signed [15:0] grp_fu_3153_p1;
wire  signed [15:0] grp_fu_3162_p0;
wire  signed [15:0] grp_fu_3162_p1;
wire  signed [15:0] grp_fu_3168_p0;
wire  signed [15:0] grp_fu_3177_p1;
wire  signed [15:0] grp_fu_3186_p0;
wire  signed [15:0] grp_fu_3186_p1;
wire  signed [15:0] grp_fu_3192_p0;
wire  signed [15:0] grp_fu_3201_p1;
wire  signed [15:0] grp_fu_3210_p0;
wire  signed [15:0] grp_fu_3210_p1;
wire  signed [15:0] grp_fu_3216_p0;
wire  signed [15:0] grp_fu_3225_p1;
wire  signed [15:0] grp_fu_3234_p0;
wire  signed [15:0] grp_fu_3234_p1;
wire  signed [15:0] grp_fu_3240_p0;
wire  signed [15:0] grp_fu_3249_p1;
wire  signed [15:0] grp_fu_3258_p0;
wire  signed [15:0] grp_fu_3258_p1;
wire  signed [15:0] grp_fu_3264_p0;
wire  signed [15:0] grp_fu_3273_p1;
wire  signed [15:0] grp_fu_3282_p0;
wire  signed [15:0] grp_fu_3282_p1;
wire  signed [15:0] grp_fu_3288_p0;
wire  signed [15:0] grp_fu_3297_p1;
wire  signed [15:0] grp_fu_3306_p0;
wire  signed [15:0] grp_fu_3306_p1;
wire  signed [15:0] grp_fu_3313_p0;
wire  signed [15:0] grp_fu_3313_p1;
wire  signed [15:0] grp_fu_3320_p0;
wire  signed [15:0] grp_fu_3320_p1;
wire  signed [15:0] grp_fu_3327_p0;
wire  signed [15:0] grp_fu_3327_p1;
wire  signed [15:0] grp_fu_3334_p0;
wire  signed [15:0] grp_fu_3334_p1;
wire  signed [15:0] grp_fu_3341_p0;
wire  signed [15:0] grp_fu_3341_p1;
wire  signed [15:0] grp_fu_3348_p0;
wire  signed [15:0] grp_fu_3348_p1;
wire  signed [15:0] grp_fu_3355_p0;
wire  signed [15:0] grp_fu_3355_p1;
wire   [255:0] p_Result_101_7_fu_3078_p17;
reg    grp_fu_3114_ce;
reg    grp_fu_3120_ce;
reg    grp_fu_3129_ce;
reg    grp_fu_3138_ce;
reg    grp_fu_3144_ce;
reg    grp_fu_3153_ce;
reg    grp_fu_3162_ce;
reg    grp_fu_3168_ce;
reg    grp_fu_3177_ce;
reg    grp_fu_3186_ce;
reg    grp_fu_3192_ce;
reg    grp_fu_3201_ce;
reg    grp_fu_3210_ce;
reg    grp_fu_3216_ce;
reg    grp_fu_3225_ce;
reg    grp_fu_3234_ce;
reg    grp_fu_3240_ce;
reg    grp_fu_3249_ce;
reg    grp_fu_3258_ce;
reg    grp_fu_3264_ce;
reg    grp_fu_3273_ce;
reg    grp_fu_3282_ce;
reg    grp_fu_3288_ce;
reg    grp_fu_3297_ce;
reg    grp_fu_3306_ce;
reg    grp_fu_3313_ce;
reg    grp_fu_3320_ce;
reg    grp_fu_3327_ce;
reg    grp_fu_3334_ce;
reg    grp_fu_3341_ce;
reg    grp_fu_3348_ce;
reg    grp_fu_3355_ce;
reg    ap_ce_reg;
reg   [255:0] in_r_int_reg;
reg   [255:0] ddsgroup_int_reg;
reg   [255:0] ap_return_int_reg;

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3114_p0),
    .din1(grp_fu_3114_p1),
    .ce(grp_fu_3114_ce),
    .dout(grp_fu_3114_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3120_p0),
    .din1(p_Result_5_fu_140_p4),
    .ce(grp_fu_3120_ce),
    .dout(grp_fu_3120_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_3_fu_126_p4),
    .din1(grp_fu_3129_p1),
    .ce(grp_fu_3129_ce),
    .dout(grp_fu_3129_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3138_p0),
    .din1(grp_fu_3138_p1),
    .ce(grp_fu_3138_ce),
    .dout(grp_fu_3138_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3144_p0),
    .din1(p_Result_105_1_fu_196_p4),
    .ce(grp_fu_3144_ce),
    .dout(grp_fu_3144_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_103_1_fu_176_p4),
    .din1(grp_fu_3153_p1),
    .ce(grp_fu_3153_ce),
    .dout(grp_fu_3153_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3162_p0),
    .din1(grp_fu_3162_p1),
    .ce(grp_fu_3162_ce),
    .dout(grp_fu_3162_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3168_p0),
    .din1(p_Result_105_2_fu_252_p4),
    .ce(grp_fu_3168_ce),
    .dout(grp_fu_3168_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_103_2_fu_232_p4),
    .din1(grp_fu_3177_p1),
    .ce(grp_fu_3177_ce),
    .dout(grp_fu_3177_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3186_p0),
    .din1(grp_fu_3186_p1),
    .ce(grp_fu_3186_ce),
    .dout(grp_fu_3186_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3192_p0),
    .din1(p_Result_105_3_fu_308_p4),
    .ce(grp_fu_3192_ce),
    .dout(grp_fu_3192_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_103_3_fu_288_p4),
    .din1(grp_fu_3201_p1),
    .ce(grp_fu_3201_ce),
    .dout(grp_fu_3201_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3210_p0),
    .din1(grp_fu_3210_p1),
    .ce(grp_fu_3210_ce),
    .dout(grp_fu_3210_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3216_p0),
    .din1(p_Result_105_4_fu_364_p4),
    .ce(grp_fu_3216_ce),
    .dout(grp_fu_3216_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_103_4_fu_344_p4),
    .din1(grp_fu_3225_p1),
    .ce(grp_fu_3225_ce),
    .dout(grp_fu_3225_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3234_p0),
    .din1(grp_fu_3234_p1),
    .ce(grp_fu_3234_ce),
    .dout(grp_fu_3234_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3240_p0),
    .din1(p_Result_105_5_fu_420_p4),
    .ce(grp_fu_3240_ce),
    .dout(grp_fu_3240_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_103_5_fu_400_p4),
    .din1(grp_fu_3249_p1),
    .ce(grp_fu_3249_ce),
    .dout(grp_fu_3249_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3258_p0),
    .din1(grp_fu_3258_p1),
    .ce(grp_fu_3258_ce),
    .dout(grp_fu_3258_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3264_p0),
    .din1(p_Result_105_6_fu_476_p4),
    .ce(grp_fu_3264_ce),
    .dout(grp_fu_3264_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_103_6_fu_456_p4),
    .din1(grp_fu_3273_p1),
    .ce(grp_fu_3273_ce),
    .dout(grp_fu_3273_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3282_p0),
    .din1(grp_fu_3282_p1),
    .ce(grp_fu_3282_ce),
    .dout(grp_fu_3282_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3288_p0),
    .din1(p_Result_105_7_fu_532_p4),
    .ce(grp_fu_3288_ce),
    .dout(grp_fu_3288_p2)
);

resonator_dds_mul_mul_16s_16s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16s_16s_32_4_0_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Result_103_7_fu_512_p4),
    .din1(grp_fu_3297_p1),
    .ce(grp_fu_3297_ce),
    .dout(grp_fu_3297_p2)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3306_p0),
    .din1(grp_fu_3306_p1),
    .din2(grp_fu_3114_p2),
    .ce(grp_fu_3306_ce),
    .dout(grp_fu_3306_p3)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3313_p0),
    .din1(grp_fu_3313_p1),
    .din2(grp_fu_3138_p2),
    .ce(grp_fu_3313_ce),
    .dout(grp_fu_3313_p3)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3320_p0),
    .din1(grp_fu_3320_p1),
    .din2(grp_fu_3162_p2),
    .ce(grp_fu_3320_ce),
    .dout(grp_fu_3320_p3)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3327_p0),
    .din1(grp_fu_3327_p1),
    .din2(grp_fu_3186_p2),
    .ce(grp_fu_3327_ce),
    .dout(grp_fu_3327_p3)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3334_p0),
    .din1(grp_fu_3334_p1),
    .din2(grp_fu_3210_p2),
    .ce(grp_fu_3334_ce),
    .dout(grp_fu_3334_p3)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3341_p0),
    .din1(grp_fu_3341_p1),
    .din2(grp_fu_3234_p2),
    .ce(grp_fu_3341_ce),
    .dout(grp_fu_3341_p3)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3348_p0),
    .din1(grp_fu_3348_p1),
    .din2(grp_fu_3258_p2),
    .ce(grp_fu_3348_ce),
    .dout(grp_fu_3348_p3)
);

resonator_dds_mac_mulsub_16s_16s_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_0_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3355_p0),
    .din1(grp_fu_3355_p1),
    .din2(grp_fu_3282_p2),
    .ce(grp_fu_3355_ce),
    .dout(grp_fu_3355_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln1192_10_reg_4139 <= add_ln1192_10_fu_910_p2;
        add_ln1192_11_reg_4150 <= add_ln1192_11_fu_918_p2;
        add_ln1192_11_reg_4150_pp0_iter5_reg <= add_ln1192_11_reg_4150;
        add_ln1192_12_reg_4181 <= add_ln1192_12_fu_949_p2;
        add_ln1192_13_reg_4192 <= add_ln1192_13_fu_957_p2;
        add_ln1192_13_reg_4192_pp0_iter5_reg <= add_ln1192_13_reg_4192;
        add_ln1192_14_reg_4223 <= add_ln1192_14_fu_988_p2;
        add_ln1192_15_reg_4234 <= add_ln1192_15_fu_996_p2;
        add_ln1192_15_reg_4234_pp0_iter5_reg <= add_ln1192_15_reg_4234;
        add_ln1192_16_reg_3935 <= add_ln1192_16_fu_719_p2;
        add_ln1192_17_reg_3977 <= add_ln1192_17_fu_758_p2;
        add_ln1192_18_reg_4019 <= add_ln1192_18_fu_797_p2;
        add_ln1192_19_reg_4061 <= add_ln1192_19_fu_836_p2;
        add_ln1192_1_reg_3940 <= add_ln1192_1_fu_723_p2;
        add_ln1192_1_reg_3940_pp0_iter5_reg <= add_ln1192_1_reg_3940;
        add_ln1192_20_reg_4103 <= add_ln1192_20_fu_875_p2;
        add_ln1192_21_reg_4145 <= add_ln1192_21_fu_914_p2;
        add_ln1192_22_reg_4187 <= add_ln1192_22_fu_953_p2;
        add_ln1192_23_reg_4229 <= add_ln1192_23_fu_992_p2;
        add_ln1192_2_reg_3971 <= add_ln1192_2_fu_754_p2;
        add_ln1192_3_reg_3982 <= add_ln1192_3_fu_762_p2;
        add_ln1192_3_reg_3982_pp0_iter5_reg <= add_ln1192_3_reg_3982;
        add_ln1192_4_reg_4013 <= add_ln1192_4_fu_793_p2;
        add_ln1192_5_reg_4024 <= add_ln1192_5_fu_801_p2;
        add_ln1192_5_reg_4024_pp0_iter5_reg <= add_ln1192_5_reg_4024;
        add_ln1192_6_reg_4055 <= add_ln1192_6_fu_832_p2;
        add_ln1192_7_reg_4066 <= add_ln1192_7_fu_840_p2;
        add_ln1192_7_reg_4066_pp0_iter5_reg <= add_ln1192_7_reg_4066;
        add_ln1192_8_reg_4097 <= add_ln1192_8_fu_871_p2;
        add_ln1192_9_reg_4108 <= add_ln1192_9_fu_879_p2;
        add_ln1192_9_reg_4108_pp0_iter5_reg <= add_ln1192_9_reg_4108;
        add_ln1192_reg_3929 <= add_ln1192_fu_715_p2;
        add_ln415_10_reg_4490 <= add_ln415_10_fu_2117_p2;
        add_ln415_10_reg_4490_pp0_iter7_reg <= add_ln415_10_reg_4490;
        add_ln415_11_reg_4506 <= add_ln415_11_fu_2160_p2;
        add_ln415_11_reg_4506_pp0_iter7_reg <= add_ln415_11_reg_4506;
        add_ln415_12_reg_4522 <= add_ln415_12_fu_2207_p2;
        add_ln415_12_reg_4522_pp0_iter7_reg <= add_ln415_12_reg_4522;
        add_ln415_13_reg_4538 <= add_ln415_13_fu_2250_p2;
        add_ln415_13_reg_4538_pp0_iter7_reg <= add_ln415_13_reg_4538;
        add_ln415_14_reg_4554 <= add_ln415_14_fu_2297_p2;
        add_ln415_14_reg_4554_pp0_iter7_reg <= add_ln415_14_reg_4554;
        add_ln415_15_reg_4570 <= add_ln415_15_fu_2340_p2;
        add_ln415_15_reg_4570_pp0_iter7_reg <= add_ln415_15_reg_4570;
        add_ln415_1_reg_4346 <= add_ln415_1_fu_1710_p2;
        add_ln415_1_reg_4346_pp0_iter7_reg <= add_ln415_1_reg_4346;
        add_ln415_2_reg_4362 <= add_ln415_2_fu_1757_p2;
        add_ln415_2_reg_4362_pp0_iter7_reg <= add_ln415_2_reg_4362;
        add_ln415_3_reg_4378 <= add_ln415_3_fu_1800_p2;
        add_ln415_3_reg_4378_pp0_iter7_reg <= add_ln415_3_reg_4378;
        add_ln415_4_reg_4394 <= add_ln415_4_fu_1847_p2;
        add_ln415_4_reg_4394_pp0_iter7_reg <= add_ln415_4_reg_4394;
        add_ln415_5_reg_4410 <= add_ln415_5_fu_1890_p2;
        add_ln415_5_reg_4410_pp0_iter7_reg <= add_ln415_5_reg_4410;
        add_ln415_6_reg_4426 <= add_ln415_6_fu_1937_p2;
        add_ln415_6_reg_4426_pp0_iter7_reg <= add_ln415_6_reg_4426;
        add_ln415_7_reg_4442 <= add_ln415_7_fu_1980_p2;
        add_ln415_7_reg_4442_pp0_iter7_reg <= add_ln415_7_reg_4442;
        add_ln415_8_reg_4458 <= add_ln415_8_fu_2027_p2;
        add_ln415_8_reg_4458_pp0_iter7_reg <= add_ln415_8_reg_4458;
        add_ln415_9_reg_4474 <= add_ln415_9_fu_2070_p2;
        add_ln415_9_reg_4474_pp0_iter7_reg <= add_ln415_9_reg_4474;
        add_ln415_reg_4330 <= add_ln415_fu_1667_p2;
        add_ln415_reg_4330_pp0_iter7_reg <= add_ln415_reg_4330;
        add_ln700_1_reg_3987 <= add_ln700_1_fu_768_p2;
        add_ln700_1_reg_3987_pp0_iter5_reg <= add_ln700_1_reg_3987;
        add_ln700_2_reg_4029 <= add_ln700_2_fu_807_p2;
        add_ln700_2_reg_4029_pp0_iter5_reg <= add_ln700_2_reg_4029;
        add_ln700_3_reg_4071 <= add_ln700_3_fu_846_p2;
        add_ln700_3_reg_4071_pp0_iter5_reg <= add_ln700_3_reg_4071;
        add_ln700_4_reg_4113 <= add_ln700_4_fu_885_p2;
        add_ln700_4_reg_4113_pp0_iter5_reg <= add_ln700_4_reg_4113;
        add_ln700_5_reg_4155 <= add_ln700_5_fu_924_p2;
        add_ln700_5_reg_4155_pp0_iter5_reg <= add_ln700_5_reg_4155;
        add_ln700_6_reg_4197 <= add_ln700_6_fu_963_p2;
        add_ln700_6_reg_4197_pp0_iter5_reg <= add_ln700_6_reg_4197;
        add_ln700_7_reg_4239 <= add_ln700_7_fu_1002_p2;
        add_ln700_7_reg_4239_pp0_iter5_reg <= add_ln700_7_reg_4239;
        add_ln700_reg_3945 <= add_ln700_fu_729_p2;
        add_ln700_reg_3945_pp0_iter5_reg <= add_ln700_reg_3945;
        icmp_ln412_10_reg_4300 <= icmp_ln412_10_fu_1437_p2;
        icmp_ln412_11_reg_4305 <= icmp_ln412_11_fu_1476_p2;
        icmp_ln412_12_reg_4310 <= icmp_ln412_12_fu_1515_p2;
        icmp_ln412_13_reg_4315 <= icmp_ln412_13_fu_1554_p2;
        icmp_ln412_14_reg_4320 <= icmp_ln412_14_fu_1593_p2;
        icmp_ln412_15_reg_4325 <= icmp_ln412_15_fu_1632_p2;
        icmp_ln412_1_reg_4255 <= icmp_ln412_1_fu_1086_p2;
        icmp_ln412_2_reg_4260 <= icmp_ln412_2_fu_1125_p2;
        icmp_ln412_3_reg_4265 <= icmp_ln412_3_fu_1164_p2;
        icmp_ln412_4_reg_4270 <= icmp_ln412_4_fu_1203_p2;
        icmp_ln412_5_reg_4275 <= icmp_ln412_5_fu_1242_p2;
        icmp_ln412_6_reg_4280 <= icmp_ln412_6_fu_1281_p2;
        icmp_ln412_7_reg_4285 <= icmp_ln412_7_fu_1320_p2;
        icmp_ln412_8_reg_4290 <= icmp_ln412_8_fu_1359_p2;
        icmp_ln412_9_reg_4295 <= icmp_ln412_9_fu_1398_p2;
        icmp_ln412_reg_4250 <= icmp_ln412_fu_1047_p2;
        icmp_ln790_10_reg_4621 <= icmp_ln790_10_fu_2393_p2;
        icmp_ln790_11_reg_4631 <= icmp_ln790_11_fu_2403_p2;
        icmp_ln790_12_reg_4641 <= icmp_ln790_12_fu_2413_p2;
        icmp_ln790_13_reg_4646 <= icmp_ln790_13_fu_2418_p2;
        icmp_ln790_14_reg_4651 <= icmp_ln790_14_fu_2423_p2;
        icmp_ln790_15_reg_4661 <= icmp_ln790_15_fu_2433_p2;
        icmp_ln790_1_reg_4596 <= icmp_ln790_1_fu_2368_p2;
        icmp_ln790_2_reg_4606 <= icmp_ln790_2_fu_2378_p2;
        icmp_ln790_3_reg_4616 <= icmp_ln790_3_fu_2388_p2;
        icmp_ln790_4_reg_4626 <= icmp_ln790_4_fu_2398_p2;
        icmp_ln790_5_reg_4636 <= icmp_ln790_5_fu_2408_p2;
        icmp_ln790_6_reg_4591 <= icmp_ln790_6_fu_2363_p2;
        icmp_ln790_7_reg_4656 <= icmp_ln790_7_fu_2428_p2;
        icmp_ln790_8_reg_4601 <= icmp_ln790_8_fu_2373_p2;
        icmp_ln790_9_reg_4611 <= icmp_ln790_9_fu_2383_p2;
        icmp_ln790_reg_4586 <= icmp_ln790_fu_2358_p2;
        mul_ln1118_10_reg_3604 <= grp_fu_3144_p2;
        mul_ln1118_11_reg_3619 <= grp_fu_3153_p2;
        mul_ln1118_14_reg_3649 <= grp_fu_3168_p2;
        mul_ln1118_15_reg_3664 <= grp_fu_3177_p2;
        mul_ln1118_18_reg_3694 <= grp_fu_3192_p2;
        mul_ln1118_19_reg_3709 <= grp_fu_3201_p2;
        mul_ln1118_21_reg_3739 <= grp_fu_3216_p2;
        mul_ln1118_22_reg_3754 <= grp_fu_3225_p2;
        mul_ln1118_24_reg_3784 <= grp_fu_3240_p2;
        mul_ln1118_25_reg_3799 <= grp_fu_3249_p2;
        mul_ln1118_27_reg_3829 <= grp_fu_3264_p2;
        mul_ln1118_28_reg_3844 <= grp_fu_3273_p2;
        mul_ln1118_2_reg_3559 <= grp_fu_3120_p2;
        mul_ln1118_30_reg_3874 <= grp_fu_3288_p2;
        mul_ln1118_31_reg_3889 <= grp_fu_3297_p2;
        mul_ln1118_3_reg_3574 <= grp_fu_3129_p2;
        sext_ln1116_10_reg_3422 <= sext_ln1116_10_fu_270_p1;
        sext_ln1116_11_reg_3446 <= sext_ln1116_11_fu_326_p1;
        sext_ln1116_12_reg_3470 <= sext_ln1116_12_fu_382_p1;
        sext_ln1116_13_reg_3494 <= sext_ln1116_13_fu_438_p1;
        sext_ln1116_14_reg_3518 <= sext_ln1116_14_fu_494_p1;
        sext_ln1116_15_reg_3542 <= sext_ln1116_15_fu_550_p1;
        sext_ln1116_2_reg_3374 <= sext_ln1116_2_fu_158_p1;
        sext_ln1116_8_reg_3398 <= sext_ln1116_8_fu_214_p1;
        sext_ln1118_10_reg_3428 <= sext_ln1118_10_fu_274_p1;
        sext_ln1118_11_reg_3452 <= sext_ln1118_11_fu_330_p1;
        sext_ln1118_12_reg_3476 <= sext_ln1118_12_fu_386_p1;
        sext_ln1118_13_reg_3500 <= sext_ln1118_13_fu_442_p1;
        sext_ln1118_14_reg_3524 <= sext_ln1118_14_fu_498_p1;
        sext_ln1118_15_reg_3548 <= sext_ln1118_15_fu_554_p1;
        sext_ln1118_1_reg_3380 <= sext_ln1118_1_fu_162_p1;
        sext_ln1118_9_reg_3404 <= sext_ln1118_9_fu_218_p1;
        sub_ln1193_1_reg_3956 <= grp_fu_3313_p3;
        sub_ln1193_1_reg_3956_pp0_iter5_reg <= sub_ln1193_1_reg_3956;
        sub_ln1193_2_reg_3998 <= grp_fu_3320_p3;
        sub_ln1193_2_reg_3998_pp0_iter5_reg <= sub_ln1193_2_reg_3998;
        sub_ln1193_3_reg_4040 <= grp_fu_3327_p3;
        sub_ln1193_3_reg_4040_pp0_iter5_reg <= sub_ln1193_3_reg_4040;
        sub_ln1193_4_reg_4082 <= grp_fu_3334_p3;
        sub_ln1193_4_reg_4082_pp0_iter5_reg <= sub_ln1193_4_reg_4082;
        sub_ln1193_5_reg_4124 <= grp_fu_3341_p3;
        sub_ln1193_5_reg_4124_pp0_iter5_reg <= sub_ln1193_5_reg_4124;
        sub_ln1193_6_reg_4166 <= grp_fu_3348_p3;
        sub_ln1193_6_reg_4166_pp0_iter5_reg <= sub_ln1193_6_reg_4166;
        sub_ln1193_7_reg_4208 <= grp_fu_3355_p3;
        sub_ln1193_7_reg_4208_pp0_iter5_reg <= sub_ln1193_7_reg_4208;
        sub_ln1193_reg_3914 <= grp_fu_3306_p3;
        sub_ln1193_reg_3914_pp0_iter5_reg <= sub_ln1193_reg_3914;
        tmp_11_reg_4335 <= add_ln415_fu_1667_p2[32'd15];
        tmp_11_reg_4335_pp0_iter7_reg <= tmp_11_reg_4335;
        tmp_13_reg_3950 <= add_ln1192_1_fu_723_p2[32'd32];
        tmp_13_reg_3950_pp0_iter5_reg <= tmp_13_reg_3950;
        tmp_13_reg_3950_pp0_iter6_reg <= tmp_13_reg_3950_pp0_iter5_reg;
        tmp_13_reg_3950_pp0_iter7_reg <= tmp_13_reg_3950_pp0_iter6_reg;
        tmp_19_reg_4351 <= add_ln415_1_fu_1710_p2[32'd15];
        tmp_19_reg_4351_pp0_iter7_reg <= tmp_19_reg_4351;
        tmp_21_reg_3965 <= grp_fu_3313_p3[32'd31];
        tmp_21_reg_3965_pp0_iter5_reg <= tmp_21_reg_3965;
        tmp_21_reg_3965_pp0_iter6_reg <= tmp_21_reg_3965_pp0_iter5_reg;
        tmp_21_reg_3965_pp0_iter7_reg <= tmp_21_reg_3965_pp0_iter6_reg;
        tmp_27_reg_4367 <= add_ln415_2_fu_1757_p2[32'd15];
        tmp_27_reg_4367_pp0_iter7_reg <= tmp_27_reg_4367;
        tmp_29_reg_3992 <= add_ln1192_3_fu_762_p2[32'd32];
        tmp_29_reg_3992_pp0_iter5_reg <= tmp_29_reg_3992;
        tmp_29_reg_3992_pp0_iter6_reg <= tmp_29_reg_3992_pp0_iter5_reg;
        tmp_29_reg_3992_pp0_iter7_reg <= tmp_29_reg_3992_pp0_iter6_reg;
        tmp_33_reg_4383 <= add_ln415_3_fu_1800_p2[32'd15];
        tmp_33_reg_4383_pp0_iter7_reg <= tmp_33_reg_4383;
        tmp_34_reg_4007 <= grp_fu_3320_p3[32'd31];
        tmp_34_reg_4007_pp0_iter5_reg <= tmp_34_reg_4007;
        tmp_34_reg_4007_pp0_iter6_reg <= tmp_34_reg_4007_pp0_iter5_reg;
        tmp_34_reg_4007_pp0_iter7_reg <= tmp_34_reg_4007_pp0_iter6_reg;
        tmp_37_reg_4399 <= add_ln415_4_fu_1847_p2[32'd15];
        tmp_37_reg_4399_pp0_iter7_reg <= tmp_37_reg_4399;
        tmp_38_reg_4034 <= add_ln1192_5_fu_801_p2[32'd32];
        tmp_38_reg_4034_pp0_iter5_reg <= tmp_38_reg_4034;
        tmp_38_reg_4034_pp0_iter6_reg <= tmp_38_reg_4034_pp0_iter5_reg;
        tmp_38_reg_4034_pp0_iter7_reg <= tmp_38_reg_4034_pp0_iter6_reg;
        tmp_41_reg_4415 <= add_ln415_5_fu_1890_p2[32'd15];
        tmp_41_reg_4415_pp0_iter7_reg <= tmp_41_reg_4415;
        tmp_42_reg_4049 <= grp_fu_3327_p3[32'd31];
        tmp_42_reg_4049_pp0_iter5_reg <= tmp_42_reg_4049;
        tmp_42_reg_4049_pp0_iter6_reg <= tmp_42_reg_4049_pp0_iter5_reg;
        tmp_42_reg_4049_pp0_iter7_reg <= tmp_42_reg_4049_pp0_iter6_reg;
        tmp_45_reg_4431 <= add_ln415_6_fu_1937_p2[32'd15];
        tmp_45_reg_4431_pp0_iter7_reg <= tmp_45_reg_4431;
        tmp_46_reg_4076 <= add_ln1192_7_fu_840_p2[32'd32];
        tmp_46_reg_4076_pp0_iter5_reg <= tmp_46_reg_4076;
        tmp_46_reg_4076_pp0_iter6_reg <= tmp_46_reg_4076_pp0_iter5_reg;
        tmp_46_reg_4076_pp0_iter7_reg <= tmp_46_reg_4076_pp0_iter6_reg;
        tmp_49_reg_4447 <= add_ln415_7_fu_1980_p2[32'd15];
        tmp_49_reg_4447_pp0_iter7_reg <= tmp_49_reg_4447;
        tmp_50_reg_4091 <= grp_fu_3334_p3[32'd31];
        tmp_50_reg_4091_pp0_iter5_reg <= tmp_50_reg_4091;
        tmp_50_reg_4091_pp0_iter6_reg <= tmp_50_reg_4091_pp0_iter5_reg;
        tmp_50_reg_4091_pp0_iter7_reg <= tmp_50_reg_4091_pp0_iter6_reg;
        tmp_53_reg_4463 <= add_ln415_8_fu_2027_p2[32'd15];
        tmp_53_reg_4463_pp0_iter7_reg <= tmp_53_reg_4463;
        tmp_54_reg_4118 <= add_ln1192_9_fu_879_p2[32'd32];
        tmp_54_reg_4118_pp0_iter5_reg <= tmp_54_reg_4118;
        tmp_54_reg_4118_pp0_iter6_reg <= tmp_54_reg_4118_pp0_iter5_reg;
        tmp_54_reg_4118_pp0_iter7_reg <= tmp_54_reg_4118_pp0_iter6_reg;
        tmp_57_reg_4479 <= add_ln415_9_fu_2070_p2[32'd15];
        tmp_57_reg_4479_pp0_iter7_reg <= tmp_57_reg_4479;
        tmp_58_reg_4133 <= grp_fu_3341_p3[32'd31];
        tmp_58_reg_4133_pp0_iter5_reg <= tmp_58_reg_4133;
        tmp_58_reg_4133_pp0_iter6_reg <= tmp_58_reg_4133_pp0_iter5_reg;
        tmp_58_reg_4133_pp0_iter7_reg <= tmp_58_reg_4133_pp0_iter6_reg;
        tmp_61_reg_4495 <= add_ln415_10_fu_2117_p2[32'd15];
        tmp_61_reg_4495_pp0_iter7_reg <= tmp_61_reg_4495;
        tmp_62_reg_4160 <= add_ln1192_11_fu_918_p2[32'd32];
        tmp_62_reg_4160_pp0_iter5_reg <= tmp_62_reg_4160;
        tmp_62_reg_4160_pp0_iter6_reg <= tmp_62_reg_4160_pp0_iter5_reg;
        tmp_62_reg_4160_pp0_iter7_reg <= tmp_62_reg_4160_pp0_iter6_reg;
        tmp_65_reg_4511 <= add_ln415_11_fu_2160_p2[32'd15];
        tmp_65_reg_4511_pp0_iter7_reg <= tmp_65_reg_4511;
        tmp_66_reg_4175 <= grp_fu_3348_p3[32'd31];
        tmp_66_reg_4175_pp0_iter5_reg <= tmp_66_reg_4175;
        tmp_66_reg_4175_pp0_iter6_reg <= tmp_66_reg_4175_pp0_iter5_reg;
        tmp_66_reg_4175_pp0_iter7_reg <= tmp_66_reg_4175_pp0_iter6_reg;
        tmp_69_reg_4527 <= add_ln415_12_fu_2207_p2[32'd15];
        tmp_69_reg_4527_pp0_iter7_reg <= tmp_69_reg_4527;
        tmp_70_reg_4202 <= add_ln1192_13_fu_957_p2[32'd32];
        tmp_70_reg_4202_pp0_iter5_reg <= tmp_70_reg_4202;
        tmp_70_reg_4202_pp0_iter6_reg <= tmp_70_reg_4202_pp0_iter5_reg;
        tmp_70_reg_4202_pp0_iter7_reg <= tmp_70_reg_4202_pp0_iter6_reg;
        tmp_73_reg_4543 <= add_ln415_13_fu_2250_p2[32'd15];
        tmp_73_reg_4543_pp0_iter7_reg <= tmp_73_reg_4543;
        tmp_74_reg_4217 <= grp_fu_3355_p3[32'd31];
        tmp_74_reg_4217_pp0_iter5_reg <= tmp_74_reg_4217;
        tmp_74_reg_4217_pp0_iter6_reg <= tmp_74_reg_4217_pp0_iter5_reg;
        tmp_74_reg_4217_pp0_iter7_reg <= tmp_74_reg_4217_pp0_iter6_reg;
        tmp_77_reg_4559 <= add_ln415_14_fu_2297_p2[32'd15];
        tmp_77_reg_4559_pp0_iter7_reg <= tmp_77_reg_4559;
        tmp_78_reg_4244 <= add_ln1192_15_fu_996_p2[32'd32];
        tmp_78_reg_4244_pp0_iter5_reg <= tmp_78_reg_4244;
        tmp_78_reg_4244_pp0_iter6_reg <= tmp_78_reg_4244_pp0_iter5_reg;
        tmp_78_reg_4244_pp0_iter7_reg <= tmp_78_reg_4244_pp0_iter6_reg;
        tmp_81_reg_4575 <= add_ln415_15_fu_2340_p2[32'd15];
        tmp_81_reg_4575_pp0_iter7_reg <= tmp_81_reg_4575;
        tmp_reg_3923 <= grp_fu_3306_p3[32'd31];
        tmp_reg_3923_pp0_iter5_reg <= tmp_reg_3923;
        tmp_reg_3923_pp0_iter6_reg <= tmp_reg_3923_pp0_iter5_reg;
        tmp_reg_3923_pp0_iter7_reg <= tmp_reg_3923_pp0_iter6_reg;
        trunc_ln1118_10_reg_3789 <= trunc_ln1118_10_fu_648_p1;
        trunc_ln1118_11_reg_3794 <= trunc_ln1118_11_fu_651_p1;
        trunc_ln1118_12_reg_3834 <= trunc_ln1118_12_fu_666_p1;
        trunc_ln1118_13_reg_3839 <= trunc_ln1118_13_fu_669_p1;
        trunc_ln1118_14_reg_3879 <= trunc_ln1118_14_fu_684_p1;
        trunc_ln1118_15_reg_3884 <= trunc_ln1118_15_fu_687_p1;
        trunc_ln1118_1_reg_3569 <= trunc_ln1118_1_fu_561_p1;
        trunc_ln1118_2_reg_3609 <= trunc_ln1118_2_fu_576_p1;
        trunc_ln1118_3_reg_3614 <= trunc_ln1118_3_fu_579_p1;
        trunc_ln1118_4_reg_3654 <= trunc_ln1118_4_fu_594_p1;
        trunc_ln1118_5_reg_3659 <= trunc_ln1118_5_fu_597_p1;
        trunc_ln1118_6_reg_3699 <= trunc_ln1118_6_fu_612_p1;
        trunc_ln1118_7_reg_3704 <= trunc_ln1118_7_fu_615_p1;
        trunc_ln1118_8_reg_3744 <= trunc_ln1118_8_fu_630_p1;
        trunc_ln1118_9_reg_3749 <= trunc_ln1118_9_fu_633_p1;
        trunc_ln1118_reg_3564 <= trunc_ln1118_fu_558_p1;
        trunc_ln1192_10_reg_3769 <= trunc_ln1192_10_fu_642_p1;
        trunc_ln1192_11_reg_3774 <= trunc_ln1192_11_fu_645_p1;
        trunc_ln1192_12_reg_3814 <= trunc_ln1192_12_fu_660_p1;
        trunc_ln1192_13_reg_3819 <= trunc_ln1192_13_fu_663_p1;
        trunc_ln1192_14_reg_3859 <= trunc_ln1192_14_fu_678_p1;
        trunc_ln1192_15_reg_3864 <= trunc_ln1192_15_fu_681_p1;
        trunc_ln1192_16_reg_3904 <= trunc_ln1192_16_fu_696_p1;
        trunc_ln1192_17_reg_3909 <= trunc_ln1192_17_fu_699_p1;
        trunc_ln1192_3_reg_3594 <= trunc_ln1192_3_fu_573_p1;
        trunc_ln1192_4_reg_3634 <= trunc_ln1192_4_fu_588_p1;
        trunc_ln1192_5_reg_3639 <= trunc_ln1192_5_fu_591_p1;
        trunc_ln1192_6_reg_3679 <= trunc_ln1192_6_fu_606_p1;
        trunc_ln1192_7_reg_3684 <= trunc_ln1192_7_fu_609_p1;
        trunc_ln1192_8_reg_3724 <= trunc_ln1192_8_fu_624_p1;
        trunc_ln1192_9_reg_3729 <= trunc_ln1192_9_fu_627_p1;
        trunc_ln1192_reg_3589 <= trunc_ln1192_fu_570_p1;
        trunc_ln703_10_reg_3804 <= trunc_ln703_10_fu_654_p1;
        trunc_ln703_11_reg_3809 <= trunc_ln703_11_fu_657_p1;
        trunc_ln703_12_reg_3849 <= trunc_ln703_12_fu_672_p1;
        trunc_ln703_13_reg_3854 <= trunc_ln703_13_fu_675_p1;
        trunc_ln703_14_reg_3894 <= trunc_ln703_14_fu_690_p1;
        trunc_ln703_15_reg_3899 <= trunc_ln703_15_fu_693_p1;
        trunc_ln703_1_reg_3584 <= trunc_ln703_1_fu_567_p1;
        trunc_ln703_2_reg_3624 <= trunc_ln703_2_fu_582_p1;
        trunc_ln703_3_reg_3629 <= trunc_ln703_3_fu_585_p1;
        trunc_ln703_4_reg_3669 <= trunc_ln703_4_fu_600_p1;
        trunc_ln703_5_reg_3674 <= trunc_ln703_5_fu_603_p1;
        trunc_ln703_6_reg_3714 <= trunc_ln703_6_fu_618_p1;
        trunc_ln703_7_reg_3719 <= trunc_ln703_7_fu_621_p1;
        trunc_ln703_8_reg_3759 <= trunc_ln703_8_fu_636_p1;
        trunc_ln703_9_reg_3764 <= trunc_ln703_9_fu_639_p1;
        trunc_ln703_reg_3579 <= trunc_ln703_fu_564_p1;
        trunc_ln790_10_reg_4453 <= trunc_ln790_10_fu_1994_p1;
        trunc_ln790_11_reg_4469 <= trunc_ln790_11_fu_2041_p1;
        trunc_ln790_12_reg_4485 <= trunc_ln790_12_fu_2084_p1;
        trunc_ln790_13_reg_4501 <= trunc_ln790_13_fu_2131_p1;
        trunc_ln790_14_reg_4517 <= trunc_ln790_14_fu_2174_p1;
        trunc_ln790_15_reg_4533 <= trunc_ln790_15_fu_2221_p1;
        trunc_ln790_16_reg_4549 <= trunc_ln790_16_fu_2264_p1;
        trunc_ln790_17_reg_4565 <= trunc_ln790_17_fu_2311_p1;
        trunc_ln790_18_reg_4581 <= trunc_ln790_18_fu_2354_p1;
        trunc_ln790_4_reg_4357 <= trunc_ln790_4_fu_1724_p1;
        trunc_ln790_5_reg_4373 <= trunc_ln790_5_fu_1771_p1;
        trunc_ln790_6_reg_4389 <= trunc_ln790_6_fu_1814_p1;
        trunc_ln790_7_reg_4405 <= trunc_ln790_7_fu_1861_p1;
        trunc_ln790_8_reg_4421 <= trunc_ln790_8_fu_1904_p1;
        trunc_ln790_9_reg_4437 <= trunc_ln790_9_fu_1951_p1;
        trunc_ln790_reg_4341 <= trunc_ln790_fu_1681_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= p_Result_101_7_fu_3078_p17;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        ddsgroup_int_reg <= ddsgroup;
        in_r_int_reg <= in_r;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = p_Result_101_7_fu_3078_p17;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3114_ce = 1'b1;
    end else begin
        grp_fu_3114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3120_ce = 1'b1;
    end else begin
        grp_fu_3120_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3129_ce = 1'b1;
    end else begin
        grp_fu_3129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3138_ce = 1'b1;
    end else begin
        grp_fu_3138_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3144_ce = 1'b1;
    end else begin
        grp_fu_3144_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3153_ce = 1'b1;
    end else begin
        grp_fu_3153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3162_ce = 1'b1;
    end else begin
        grp_fu_3162_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3168_ce = 1'b1;
    end else begin
        grp_fu_3168_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3177_ce = 1'b1;
    end else begin
        grp_fu_3177_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3186_ce = 1'b1;
    end else begin
        grp_fu_3186_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3192_ce = 1'b1;
    end else begin
        grp_fu_3192_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3201_ce = 1'b1;
    end else begin
        grp_fu_3201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3210_ce = 1'b1;
    end else begin
        grp_fu_3210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3216_ce = 1'b1;
    end else begin
        grp_fu_3216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3225_ce = 1'b1;
    end else begin
        grp_fu_3225_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3234_ce = 1'b1;
    end else begin
        grp_fu_3234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3240_ce = 1'b1;
    end else begin
        grp_fu_3240_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3249_ce = 1'b1;
    end else begin
        grp_fu_3249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3258_ce = 1'b1;
    end else begin
        grp_fu_3258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3264_ce = 1'b1;
    end else begin
        grp_fu_3264_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3273_ce = 1'b1;
    end else begin
        grp_fu_3273_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3282_ce = 1'b1;
    end else begin
        grp_fu_3282_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3288_ce = 1'b1;
    end else begin
        grp_fu_3288_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3297_ce = 1'b1;
    end else begin
        grp_fu_3297_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3306_ce = 1'b1;
    end else begin
        grp_fu_3306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3313_ce = 1'b1;
    end else begin
        grp_fu_3313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3320_ce = 1'b1;
    end else begin
        grp_fu_3320_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3327_ce = 1'b1;
    end else begin
        grp_fu_3327_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3334_ce = 1'b1;
    end else begin
        grp_fu_3334_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3341_ce = 1'b1;
    end else begin
        grp_fu_3341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3348_ce = 1'b1;
    end else begin
        grp_fu_3348_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3355_ce = 1'b1;
    end else begin
        grp_fu_3355_ce = 1'b0;
    end
end

assign add_ln1192_10_fu_910_p2 = (trunc_ln1118_11_reg_3794 + trunc_ln703_11_reg_3809);

assign add_ln1192_11_fu_918_p2 = ($signed(sext_ln703_12_fu_907_p1) + $signed(sext_ln703_11_fu_904_p1));

assign add_ln1192_12_fu_949_p2 = (trunc_ln1118_13_reg_3839 + trunc_ln703_13_reg_3854);

assign add_ln1192_13_fu_957_p2 = ($signed(sext_ln703_14_fu_946_p1) + $signed(sext_ln703_13_fu_943_p1));

assign add_ln1192_14_fu_988_p2 = (trunc_ln1118_15_reg_3884 + trunc_ln703_15_reg_3899);

assign add_ln1192_15_fu_996_p2 = ($signed(sext_ln703_16_fu_985_p1) + $signed(sext_ln703_15_fu_982_p1));

assign add_ln1192_16_fu_719_p2 = (trunc_ln1118_reg_3564 + trunc_ln703_reg_3579);

assign add_ln1192_17_fu_758_p2 = (trunc_ln1118_2_reg_3609 + trunc_ln703_2_reg_3624);

assign add_ln1192_18_fu_797_p2 = (trunc_ln1118_4_reg_3654 + trunc_ln703_4_reg_3669);

assign add_ln1192_19_fu_836_p2 = (trunc_ln1118_6_reg_3699 + trunc_ln703_6_reg_3714);

assign add_ln1192_1_fu_723_p2 = ($signed(sext_ln703_2_fu_712_p1) + $signed(sext_ln703_fu_709_p1));

assign add_ln1192_20_fu_875_p2 = (trunc_ln1118_8_reg_3744 + trunc_ln703_8_reg_3759);

assign add_ln1192_21_fu_914_p2 = (trunc_ln1118_10_reg_3789 + trunc_ln703_10_reg_3804);

assign add_ln1192_22_fu_953_p2 = (trunc_ln1118_12_reg_3834 + trunc_ln703_12_reg_3849);

assign add_ln1192_23_fu_992_p2 = (trunc_ln1118_14_reg_3879 + trunc_ln703_14_reg_3894);

assign add_ln1192_2_fu_754_p2 = (trunc_ln1118_3_reg_3614 + trunc_ln703_3_reg_3629);

assign add_ln1192_3_fu_762_p2 = ($signed(sext_ln703_4_fu_751_p1) + $signed(sext_ln703_3_fu_748_p1));

assign add_ln1192_4_fu_793_p2 = (trunc_ln1118_5_reg_3659 + trunc_ln703_5_reg_3674);

assign add_ln1192_5_fu_801_p2 = ($signed(sext_ln703_6_fu_790_p1) + $signed(sext_ln703_5_fu_787_p1));

assign add_ln1192_6_fu_832_p2 = (trunc_ln1118_7_reg_3704 + trunc_ln703_7_reg_3719);

assign add_ln1192_7_fu_840_p2 = ($signed(sext_ln703_8_fu_829_p1) + $signed(sext_ln703_7_fu_826_p1));

assign add_ln1192_8_fu_871_p2 = (trunc_ln1118_9_reg_3749 + trunc_ln703_9_reg_3764);

assign add_ln1192_9_fu_879_p2 = ($signed(sext_ln703_10_fu_868_p1) + $signed(sext_ln703_9_fu_865_p1));

assign add_ln1192_fu_715_p2 = (trunc_ln1118_1_reg_3569 + trunc_ln703_1_reg_3584);

assign add_ln415_10_fu_2117_p2 = ($signed(zext_ln415_5_fu_2113_p1) + $signed(sext_ln708_5_fu_2097_p1));

assign add_ln415_11_fu_2160_p2 = (zext_ln415_13_fu_2156_p1 + trunc_ln708_10_fu_2135_p4);

assign add_ln415_12_fu_2207_p2 = ($signed(zext_ln415_6_fu_2203_p1) + $signed(sext_ln708_6_fu_2187_p1));

assign add_ln415_13_fu_2250_p2 = (zext_ln415_14_fu_2246_p1 + trunc_ln708_12_fu_2225_p4);

assign add_ln415_14_fu_2297_p2 = ($signed(zext_ln415_7_fu_2293_p1) + $signed(sext_ln708_7_fu_2277_p1));

assign add_ln415_15_fu_2340_p2 = (zext_ln415_15_fu_2336_p1 + trunc_ln708_14_fu_2315_p4);

assign add_ln415_1_fu_1710_p2 = (zext_ln415_2_fu_1706_p1 + trunc_ln708_1_fu_1685_p4);

assign add_ln415_2_fu_1757_p2 = ($signed(zext_ln415_1_fu_1753_p1) + $signed(sext_ln708_1_fu_1737_p1));

assign add_ln415_3_fu_1800_p2 = (zext_ln415_8_fu_1796_p1 + trunc_ln708_3_fu_1775_p4);

assign add_ln415_4_fu_1847_p2 = ($signed(zext_ln415_9_fu_1843_p1) + $signed(sext_ln708_2_fu_1827_p1));

assign add_ln415_5_fu_1890_p2 = (zext_ln415_10_fu_1886_p1 + trunc_ln708_5_fu_1865_p4);

assign add_ln415_6_fu_1937_p2 = ($signed(zext_ln415_3_fu_1933_p1) + $signed(sext_ln708_3_fu_1917_p1));

assign add_ln415_7_fu_1980_p2 = (zext_ln415_11_fu_1976_p1 + trunc_ln708_7_fu_1955_p4);

assign add_ln415_8_fu_2027_p2 = ($signed(zext_ln415_4_fu_2023_p1) + $signed(sext_ln708_4_fu_2007_p1));

assign add_ln415_9_fu_2070_p2 = (zext_ln415_12_fu_2066_p1 + trunc_ln708_9_fu_2045_p4);

assign add_ln415_fu_1667_p2 = ($signed(zext_ln415_fu_1663_p1) + $signed(sext_ln708_fu_1647_p1));

assign add_ln700_1_fu_768_p2 = (trunc_ln1192_5_reg_3639 + trunc_ln1192_4_reg_3634);

assign add_ln700_2_fu_807_p2 = (trunc_ln1192_7_reg_3684 + trunc_ln1192_6_reg_3679);

assign add_ln700_3_fu_846_p2 = (trunc_ln1192_9_reg_3729 + trunc_ln1192_8_reg_3724);

assign add_ln700_4_fu_885_p2 = (trunc_ln1192_11_reg_3774 + trunc_ln1192_10_reg_3769);

assign add_ln700_5_fu_924_p2 = (trunc_ln1192_13_reg_3819 + trunc_ln1192_12_reg_3814);

assign add_ln700_6_fu_963_p2 = (trunc_ln1192_15_reg_3864 + trunc_ln1192_14_reg_3859);

assign add_ln700_7_fu_1002_p2 = (trunc_ln1192_17_reg_3909 + trunc_ln1192_16_reg_3904);

assign add_ln700_fu_729_p2 = (trunc_ln1192_3_reg_3594 + trunc_ln1192_reg_3589);

assign and_ln412_10_fu_2108_p2 = (tmp_60_fu_2101_p3 & icmp_ln412_10_reg_4300);

assign and_ln412_11_fu_2151_p2 = (tmp_64_fu_2144_p3 & icmp_ln412_11_reg_4305);

assign and_ln412_12_fu_2198_p2 = (tmp_68_fu_2191_p3 & icmp_ln412_12_reg_4310);

assign and_ln412_13_fu_2241_p2 = (tmp_72_fu_2234_p3 & icmp_ln412_13_reg_4315);

assign and_ln412_14_fu_2288_p2 = (tmp_76_fu_2281_p3 & icmp_ln412_14_reg_4320);

assign and_ln412_15_fu_2331_p2 = (tmp_80_fu_2324_p3 & icmp_ln412_15_reg_4325);

assign and_ln412_1_fu_1701_p2 = (tmp_17_fu_1694_p3 & icmp_ln412_1_reg_4255);

assign and_ln412_2_fu_1748_p2 = (tmp_25_fu_1741_p3 & icmp_ln412_2_reg_4260);

assign and_ln412_3_fu_1791_p2 = (tmp_32_fu_1784_p3 & icmp_ln412_3_reg_4265);

assign and_ln412_4_fu_1838_p2 = (tmp_36_fu_1831_p3 & icmp_ln412_4_reg_4270);

assign and_ln412_5_fu_1881_p2 = (tmp_40_fu_1874_p3 & icmp_ln412_5_reg_4275);

assign and_ln412_6_fu_1928_p2 = (tmp_44_fu_1921_p3 & icmp_ln412_6_reg_4280);

assign and_ln412_7_fu_1971_p2 = (tmp_48_fu_1964_p3 & icmp_ln412_7_reg_4285);

assign and_ln412_8_fu_2018_p2 = (tmp_52_fu_2011_p3 & icmp_ln412_8_reg_4290);

assign and_ln412_9_fu_2061_p2 = (tmp_56_fu_2054_p3 & icmp_ln412_9_reg_4295);

assign and_ln412_fu_1658_p2 = (tmp_8_fu_1651_p3 & icmp_ln412_reg_4250);

assign and_ln783_10_fu_2648_p2 = (tmp_41_reg_4415_pp0_iter7_reg & icmp_ln790_9_reg_4611);

assign and_ln783_11_fu_2652_p2 = (tmp_38_reg_4034_pp0_iter7_reg & and_ln783_10_fu_2648_p2);

assign and_ln783_12_fu_2688_p2 = (tmp_45_reg_4431_pp0_iter7_reg & icmp_ln790_3_reg_4616);

assign and_ln783_13_fu_2692_p2 = (tmp_42_reg_4049_pp0_iter7_reg & and_ln783_12_fu_2688_p2);

assign and_ln783_14_fu_2728_p2 = (tmp_49_reg_4447_pp0_iter7_reg & icmp_ln790_10_reg_4621);

assign and_ln783_15_fu_2732_p2 = (tmp_46_reg_4076_pp0_iter7_reg & and_ln783_14_fu_2728_p2);

assign and_ln783_16_fu_2768_p2 = (tmp_53_reg_4463_pp0_iter7_reg & icmp_ln790_4_reg_4626);

assign and_ln783_17_fu_2772_p2 = (tmp_50_reg_4091_pp0_iter7_reg & and_ln783_16_fu_2768_p2);

assign and_ln783_18_fu_2808_p2 = (tmp_57_reg_4479_pp0_iter7_reg & icmp_ln790_11_reg_4631);

assign and_ln783_19_fu_2812_p2 = (tmp_54_reg_4118_pp0_iter7_reg & and_ln783_18_fu_2808_p2);

assign and_ln783_1_fu_2452_p2 = (tmp_reg_3923_pp0_iter7_reg & and_ln783_fu_2448_p2);

assign and_ln783_20_fu_2848_p2 = (tmp_61_reg_4495_pp0_iter7_reg & icmp_ln790_5_reg_4636);

assign and_ln783_21_fu_2852_p2 = (tmp_58_reg_4133_pp0_iter7_reg & and_ln783_20_fu_2848_p2);

assign and_ln783_22_fu_2888_p2 = (tmp_65_reg_4511_pp0_iter7_reg & icmp_ln790_12_reg_4641);

assign and_ln783_23_fu_2892_p2 = (tmp_62_reg_4160_pp0_iter7_reg & and_ln783_22_fu_2888_p2);

assign and_ln783_24_fu_2928_p2 = (tmp_69_reg_4527_pp0_iter7_reg & icmp_ln790_13_reg_4646);

assign and_ln783_25_fu_2932_p2 = (tmp_66_reg_4175_pp0_iter7_reg & and_ln783_24_fu_2928_p2);

assign and_ln783_26_fu_2968_p2 = (tmp_73_reg_4543_pp0_iter7_reg & icmp_ln790_14_reg_4651);

assign and_ln783_27_fu_2972_p2 = (tmp_70_reg_4202_pp0_iter7_reg & and_ln783_26_fu_2968_p2);

assign and_ln783_28_fu_3008_p2 = (tmp_77_reg_4559_pp0_iter7_reg & icmp_ln790_7_reg_4656);

assign and_ln783_29_fu_3012_p2 = (tmp_74_reg_4217_pp0_iter7_reg & and_ln783_28_fu_3008_p2);

assign and_ln783_2_fu_2488_p2 = (tmp_19_reg_4351_pp0_iter7_reg & icmp_ln790_6_reg_4591);

assign and_ln783_30_fu_3048_p2 = (tmp_81_reg_4575_pp0_iter7_reg & icmp_ln790_15_reg_4661);

assign and_ln783_31_fu_3052_p2 = (tmp_78_reg_4244_pp0_iter7_reg & and_ln783_30_fu_3048_p2);

assign and_ln783_3_fu_2492_p2 = (tmp_13_reg_3950_pp0_iter7_reg & and_ln783_2_fu_2488_p2);

assign and_ln783_4_fu_2528_p2 = (tmp_27_reg_4367_pp0_iter7_reg & icmp_ln790_1_reg_4596);

assign and_ln783_5_fu_2532_p2 = (tmp_21_reg_3965_pp0_iter7_reg & and_ln783_4_fu_2528_p2);

assign and_ln783_6_fu_2568_p2 = (tmp_33_reg_4383_pp0_iter7_reg & icmp_ln790_8_reg_4601);

assign and_ln783_7_fu_2572_p2 = (tmp_29_reg_3992_pp0_iter7_reg & and_ln783_6_fu_2568_p2);

assign and_ln783_8_fu_2608_p2 = (tmp_37_reg_4399_pp0_iter7_reg & icmp_ln790_2_reg_4606);

assign and_ln783_9_fu_2612_p2 = (tmp_34_reg_4007_pp0_iter7_reg & and_ln783_8_fu_2608_p2);

assign and_ln783_fu_2448_p2 = (tmp_11_reg_4335_pp0_iter7_reg & icmp_ln790_reg_4586);

assign and_ln785_10_fu_2843_p2 = (xor_ln785_5_fu_2838_p2 & tmp_61_reg_4495_pp0_iter7_reg);

assign and_ln785_11_fu_2883_p2 = (xor_ln785_12_fu_2878_p2 & tmp_65_reg_4511_pp0_iter7_reg);

assign and_ln785_12_fu_2923_p2 = (xor_ln785_13_fu_2918_p2 & tmp_69_reg_4527_pp0_iter7_reg);

assign and_ln785_13_fu_2963_p2 = (xor_ln785_14_fu_2958_p2 & tmp_73_reg_4543_pp0_iter7_reg);

assign and_ln785_14_fu_3003_p2 = (xor_ln785_7_fu_2998_p2 & tmp_77_reg_4559_pp0_iter7_reg);

assign and_ln785_15_fu_3043_p2 = (xor_ln785_15_fu_3038_p2 & tmp_81_reg_4575_pp0_iter7_reg);

assign and_ln785_1_fu_2483_p2 = (xor_ln785_6_fu_2478_p2 & tmp_19_reg_4351_pp0_iter7_reg);

assign and_ln785_2_fu_2523_p2 = (xor_ln785_1_fu_2518_p2 & tmp_27_reg_4367_pp0_iter7_reg);

assign and_ln785_3_fu_2563_p2 = (xor_ln785_8_fu_2558_p2 & tmp_33_reg_4383_pp0_iter7_reg);

assign and_ln785_4_fu_2603_p2 = (xor_ln785_2_fu_2598_p2 & tmp_37_reg_4399_pp0_iter7_reg);

assign and_ln785_5_fu_2643_p2 = (xor_ln785_9_fu_2638_p2 & tmp_41_reg_4415_pp0_iter7_reg);

assign and_ln785_6_fu_2683_p2 = (xor_ln785_3_fu_2678_p2 & tmp_45_reg_4431_pp0_iter7_reg);

assign and_ln785_7_fu_2723_p2 = (xor_ln785_10_fu_2718_p2 & tmp_49_reg_4447_pp0_iter7_reg);

assign and_ln785_8_fu_2763_p2 = (xor_ln785_4_fu_2758_p2 & tmp_53_reg_4463_pp0_iter7_reg);

assign and_ln785_9_fu_2803_p2 = (xor_ln785_11_fu_2798_p2 & tmp_57_reg_4479_pp0_iter7_reg);

assign and_ln785_fu_2443_p2 = (xor_ln785_fu_2438_p2 & tmp_11_reg_4335_pp0_iter7_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign grp_fu_3114_p0 = sext_ln1118_fu_154_p1;

assign grp_fu_3114_p1 = sext_ln1116_fu_150_p1;

assign grp_fu_3120_p0 = sext_ln1116_fu_150_p1;

assign grp_fu_3129_p1 = sext_ln1118_fu_154_p1;

assign grp_fu_3138_p0 = sext_ln1118_8_fu_210_p1;

assign grp_fu_3138_p1 = sext_ln1116_1_fu_206_p1;

assign grp_fu_3144_p0 = sext_ln1116_1_fu_206_p1;

assign grp_fu_3153_p1 = sext_ln1118_8_fu_210_p1;

assign grp_fu_3162_p0 = sext_ln1118_2_fu_266_p1;

assign grp_fu_3162_p1 = sext_ln1116_9_fu_262_p1;

assign grp_fu_3168_p0 = sext_ln1116_9_fu_262_p1;

assign grp_fu_3177_p1 = sext_ln1118_2_fu_266_p1;

assign grp_fu_3186_p0 = sext_ln1118_3_fu_322_p1;

assign grp_fu_3186_p1 = sext_ln1116_3_fu_318_p1;

assign grp_fu_3192_p0 = sext_ln1116_3_fu_318_p1;

assign grp_fu_3201_p1 = sext_ln1118_3_fu_322_p1;

assign grp_fu_3210_p0 = sext_ln1118_4_fu_378_p1;

assign grp_fu_3210_p1 = sext_ln1116_4_fu_374_p1;

assign grp_fu_3216_p0 = sext_ln1116_4_fu_374_p1;

assign grp_fu_3225_p1 = sext_ln1118_4_fu_378_p1;

assign grp_fu_3234_p0 = sext_ln1118_5_fu_434_p1;

assign grp_fu_3234_p1 = sext_ln1116_5_fu_430_p1;

assign grp_fu_3240_p0 = sext_ln1116_5_fu_430_p1;

assign grp_fu_3249_p1 = sext_ln1118_5_fu_434_p1;

assign grp_fu_3258_p0 = sext_ln1118_6_fu_490_p1;

assign grp_fu_3258_p1 = sext_ln1116_6_fu_486_p1;

assign grp_fu_3264_p0 = sext_ln1116_6_fu_486_p1;

assign grp_fu_3273_p1 = sext_ln1118_6_fu_490_p1;

assign grp_fu_3282_p0 = sext_ln1118_7_fu_546_p1;

assign grp_fu_3282_p1 = sext_ln1116_7_fu_542_p1;

assign grp_fu_3288_p0 = sext_ln1116_7_fu_542_p1;

assign grp_fu_3297_p1 = sext_ln1118_7_fu_546_p1;

assign grp_fu_3306_p0 = sext_ln1118_1_reg_3380;

assign grp_fu_3306_p1 = sext_ln1116_2_reg_3374;

assign grp_fu_3313_p0 = sext_ln1118_9_reg_3404;

assign grp_fu_3313_p1 = sext_ln1116_8_reg_3398;

assign grp_fu_3320_p0 = sext_ln1118_10_reg_3428;

assign grp_fu_3320_p1 = sext_ln1116_10_reg_3422;

assign grp_fu_3327_p0 = sext_ln1118_11_reg_3452;

assign grp_fu_3327_p1 = sext_ln1116_11_reg_3446;

assign grp_fu_3334_p0 = sext_ln1118_12_reg_3476;

assign grp_fu_3334_p1 = sext_ln1116_12_reg_3470;

assign grp_fu_3341_p0 = sext_ln1118_13_reg_3500;

assign grp_fu_3341_p1 = sext_ln1116_13_reg_3494;

assign grp_fu_3348_p0 = sext_ln1118_14_reg_3524;

assign grp_fu_3348_p1 = sext_ln1116_14_reg_3518;

assign grp_fu_3355_p0 = sext_ln1118_15_reg_3548;

assign grp_fu_3355_p1 = sext_ln1116_15_reg_3542;

assign icmp_ln412_10_fu_1437_p2 = ((or_ln412_1_fu_1429_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_11_fu_1476_p2 = ((or_ln412_10_fu_1468_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_12_fu_1515_p2 = ((or_ln412_11_fu_1507_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_13_fu_1554_p2 = ((or_ln412_12_fu_1546_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_14_fu_1593_p2 = ((or_ln412_13_fu_1585_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_15_fu_1632_p2 = ((or_ln412_14_fu_1624_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_1_fu_1086_p2 = ((or_ln412_2_fu_1078_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_2_fu_1125_p2 = ((or_ln412_3_fu_1117_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_3_fu_1164_p2 = ((or_ln412_4_fu_1156_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_4_fu_1203_p2 = ((or_ln412_5_fu_1195_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_5_fu_1242_p2 = ((or_ln412_6_fu_1234_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_6_fu_1281_p2 = ((or_ln412_7_fu_1273_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_7_fu_1320_p2 = ((or_ln412_8_fu_1312_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_8_fu_1359_p2 = ((or_ln412_9_fu_1351_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_9_fu_1398_p2 = ((or_ln412_s_fu_1390_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_fu_1047_p2 = ((or_ln_fu_1039_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_10_fu_2393_p2 = ((trunc_ln790_10_reg_4453 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_11_fu_2403_p2 = ((trunc_ln790_12_reg_4485 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_12_fu_2413_p2 = ((trunc_ln790_14_reg_4517 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_13_fu_2418_p2 = ((trunc_ln790_15_reg_4533 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_14_fu_2423_p2 = ((trunc_ln790_16_reg_4549 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_15_fu_2433_p2 = ((trunc_ln790_18_reg_4581 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_1_fu_2368_p2 = ((trunc_ln790_5_reg_4373 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_2_fu_2378_p2 = ((trunc_ln790_7_reg_4405 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_3_fu_2388_p2 = ((trunc_ln790_9_reg_4437 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_4_fu_2398_p2 = ((trunc_ln790_11_reg_4469 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_5_fu_2408_p2 = ((trunc_ln790_13_reg_4501 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_6_fu_2363_p2 = ((trunc_ln790_4_reg_4357 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_7_fu_2428_p2 = ((trunc_ln790_17_reg_4565 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_8_fu_2373_p2 = ((trunc_ln790_6_reg_4389 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_9_fu_2383_p2 = ((trunc_ln790_8_reg_4421 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_fu_2358_p2 = ((trunc_ln790_reg_4341 == 15'd0) ? 1'b1 : 1'b0);

assign or_ln384_10_fu_2865_p2 = (and_ln785_10_fu_2843_p2 | and_ln783_21_fu_2852_p2);

assign or_ln384_11_fu_2905_p2 = (and_ln785_11_fu_2883_p2 | and_ln783_23_fu_2892_p2);

assign or_ln384_12_fu_2945_p2 = (and_ln785_12_fu_2923_p2 | and_ln783_25_fu_2932_p2);

assign or_ln384_13_fu_2985_p2 = (and_ln785_13_fu_2963_p2 | and_ln783_27_fu_2972_p2);

assign or_ln384_14_fu_3025_p2 = (and_ln785_14_fu_3003_p2 | and_ln783_29_fu_3012_p2);

assign or_ln384_15_fu_3065_p2 = (and_ln785_15_fu_3043_p2 | and_ln783_31_fu_3052_p2);

assign or_ln384_1_fu_2505_p2 = (and_ln785_1_fu_2483_p2 | and_ln783_3_fu_2492_p2);

assign or_ln384_2_fu_2545_p2 = (and_ln785_2_fu_2523_p2 | and_ln783_5_fu_2532_p2);

assign or_ln384_3_fu_2585_p2 = (and_ln785_3_fu_2563_p2 | and_ln783_7_fu_2572_p2);

assign or_ln384_4_fu_2625_p2 = (and_ln785_4_fu_2603_p2 | and_ln783_9_fu_2612_p2);

assign or_ln384_5_fu_2665_p2 = (and_ln785_5_fu_2643_p2 | and_ln783_11_fu_2652_p2);

assign or_ln384_6_fu_2705_p2 = (and_ln785_6_fu_2683_p2 | and_ln783_13_fu_2692_p2);

assign or_ln384_7_fu_2745_p2 = (and_ln785_7_fu_2723_p2 | and_ln783_15_fu_2732_p2);

assign or_ln384_8_fu_2785_p2 = (and_ln785_8_fu_2763_p2 | and_ln783_17_fu_2772_p2);

assign or_ln384_9_fu_2825_p2 = (and_ln785_9_fu_2803_p2 | and_ln783_19_fu_2812_p2);

assign or_ln384_fu_2465_p2 = (and_ln785_fu_2443_p2 | and_ln783_1_fu_2452_p2);

assign or_ln412_10_fu_1468_p3 = {{tmp_16_fu_1459_p4}, {or_ln412_25_fu_1453_p2}};

assign or_ln412_11_fu_1507_p3 = {{tmp_18_fu_1498_p4}, {or_ln412_26_fu_1492_p2}};

assign or_ln412_12_fu_1546_p3 = {{tmp_20_fu_1537_p4}, {or_ln412_27_fu_1531_p2}};

assign or_ln412_13_fu_1585_p3 = {{tmp_22_fu_1576_p4}, {or_ln412_28_fu_1570_p2}};

assign or_ln412_14_fu_1624_p3 = {{tmp_24_fu_1615_p4}, {or_ln412_29_fu_1609_p2}};

assign or_ln412_15_fu_1024_p2 = (trunc_ln412_fu_1021_p1 | tmp_6_fu_1014_p3);

assign or_ln412_16_fu_1102_p2 = (trunc_ln412_2_fu_1099_p1 | tmp_23_fu_1092_p3);

assign or_ln412_17_fu_1141_p2 = (trunc_ln412_3_fu_1138_p1 | tmp_31_fu_1131_p3);

assign or_ln412_18_fu_1180_p2 = (trunc_ln412_4_fu_1177_p1 | tmp_35_fu_1170_p3);

assign or_ln412_19_fu_1219_p2 = (trunc_ln412_5_fu_1216_p1 | tmp_39_fu_1209_p3);

assign or_ln412_1_fu_1429_p3 = {{tmp_14_fu_1420_p4}, {or_ln412_24_fu_1414_p2}};

assign or_ln412_20_fu_1258_p2 = (trunc_ln412_6_fu_1255_p1 | tmp_43_fu_1248_p3);

assign or_ln412_21_fu_1297_p2 = (trunc_ln412_7_fu_1294_p1 | tmp_47_fu_1287_p3);

assign or_ln412_22_fu_1336_p2 = (trunc_ln412_8_fu_1333_p1 | tmp_51_fu_1326_p3);

assign or_ln412_23_fu_1375_p2 = (trunc_ln412_9_fu_1372_p1 | tmp_55_fu_1365_p3);

assign or_ln412_24_fu_1414_p2 = (trunc_ln412_10_fu_1411_p1 | tmp_59_fu_1404_p3);

assign or_ln412_25_fu_1453_p2 = (trunc_ln412_11_fu_1450_p1 | tmp_63_fu_1443_p3);

assign or_ln412_26_fu_1492_p2 = (trunc_ln412_12_fu_1489_p1 | tmp_67_fu_1482_p3);

assign or_ln412_27_fu_1531_p2 = (trunc_ln412_13_fu_1528_p1 | tmp_71_fu_1521_p3);

assign or_ln412_28_fu_1570_p2 = (trunc_ln412_14_fu_1567_p1 | tmp_75_fu_1560_p3);

assign or_ln412_29_fu_1609_p2 = (trunc_ln412_15_fu_1606_p1 | tmp_79_fu_1599_p3);

assign or_ln412_2_fu_1078_p3 = {{tmp_3_fu_1069_p4}, {or_ln412_fu_1063_p2}};

assign or_ln412_3_fu_1117_p3 = {{tmp_5_fu_1108_p4}, {or_ln412_16_fu_1102_p2}};

assign or_ln412_4_fu_1156_p3 = {{tmp_7_fu_1147_p4}, {or_ln412_17_fu_1141_p2}};

assign or_ln412_5_fu_1195_p3 = {{tmp_9_fu_1186_p4}, {or_ln412_18_fu_1180_p2}};

assign or_ln412_6_fu_1234_p3 = {{tmp_s_fu_1225_p4}, {or_ln412_19_fu_1219_p2}};

assign or_ln412_7_fu_1273_p3 = {{tmp_1_fu_1264_p4}, {or_ln412_20_fu_1258_p2}};

assign or_ln412_8_fu_1312_p3 = {{tmp_4_fu_1303_p4}, {or_ln412_21_fu_1297_p2}};

assign or_ln412_9_fu_1351_p3 = {{tmp_10_fu_1342_p4}, {or_ln412_22_fu_1336_p2}};

assign or_ln412_fu_1063_p2 = (trunc_ln412_1_fu_1060_p1 | tmp_15_fu_1053_p3);

assign or_ln412_s_fu_1390_p3 = {{tmp_12_fu_1381_p4}, {or_ln412_23_fu_1375_p2}};

assign or_ln_fu_1039_p3 = {{tmp_2_fu_1030_p4}, {or_ln412_15_fu_1024_p2}};

assign p_Result_101_7_fu_3078_p17 = {{{{{{{{{{{{{{{{select_ln384_31_fu_3071_p3}, {select_ln384_7_fu_3031_p3}}, {select_ln384_28_fu_2991_p3}}, {select_ln384_6_fu_2951_p3}}, {select_ln384_25_fu_2911_p3}}, {select_ln384_5_fu_2871_p3}}, {select_ln384_22_fu_2831_p3}}, {select_ln384_4_fu_2791_p3}}, {select_ln384_19_fu_2751_p3}}, {select_ln384_3_fu_2711_p3}}, {select_ln384_16_fu_2671_p3}}, {select_ln384_2_fu_2631_p3}}, {select_ln384_13_fu_2591_p3}}, {select_ln384_11_fu_2551_p3}}, {select_ln384_9_fu_2511_p3}}, {select_ln384_1_fu_2471_p3}};

assign p_Result_102_1_fu_166_p4 = {{in_r_int_reg[47:32]}};

assign p_Result_102_2_fu_222_p4 = {{in_r_int_reg[79:64]}};

assign p_Result_102_3_fu_278_p4 = {{in_r_int_reg[111:96]}};

assign p_Result_102_4_fu_334_p4 = {{in_r_int_reg[143:128]}};

assign p_Result_102_5_fu_390_p4 = {{in_r_int_reg[175:160]}};

assign p_Result_102_6_fu_446_p4 = {{in_r_int_reg[207:192]}};

assign p_Result_102_7_fu_502_p4 = {{in_r_int_reg[239:224]}};

assign p_Result_103_1_fu_176_p4 = {{in_r_int_reg[63:48]}};

assign p_Result_103_2_fu_232_p4 = {{in_r_int_reg[95:80]}};

assign p_Result_103_3_fu_288_p4 = {{in_r_int_reg[127:112]}};

assign p_Result_103_4_fu_344_p4 = {{in_r_int_reg[159:144]}};

assign p_Result_103_5_fu_400_p4 = {{in_r_int_reg[191:176]}};

assign p_Result_103_6_fu_456_p4 = {{in_r_int_reg[223:208]}};

assign p_Result_103_7_fu_512_p4 = {{in_r_int_reg[255:240]}};

assign p_Result_104_1_fu_186_p4 = {{ddsgroup_int_reg[47:32]}};

assign p_Result_104_2_fu_242_p4 = {{ddsgroup_int_reg[79:64]}};

assign p_Result_104_3_fu_298_p4 = {{ddsgroup_int_reg[111:96]}};

assign p_Result_104_4_fu_354_p4 = {{ddsgroup_int_reg[143:128]}};

assign p_Result_104_5_fu_410_p4 = {{ddsgroup_int_reg[175:160]}};

assign p_Result_104_6_fu_466_p4 = {{ddsgroup_int_reg[207:192]}};

assign p_Result_104_7_fu_522_p4 = {{ddsgroup_int_reg[239:224]}};

assign p_Result_105_1_fu_196_p4 = {{ddsgroup_int_reg[63:48]}};

assign p_Result_105_2_fu_252_p4 = {{ddsgroup_int_reg[95:80]}};

assign p_Result_105_3_fu_308_p4 = {{ddsgroup_int_reg[127:112]}};

assign p_Result_105_4_fu_364_p4 = {{ddsgroup_int_reg[159:144]}};

assign p_Result_105_5_fu_420_p4 = {{ddsgroup_int_reg[191:176]}};

assign p_Result_105_6_fu_476_p4 = {{ddsgroup_int_reg[223:208]}};

assign p_Result_105_7_fu_532_p4 = {{ddsgroup_int_reg[255:240]}};

assign p_Result_3_fu_126_p4 = {{in_r_int_reg[31:16]}};

assign p_Result_5_fu_140_p4 = {{ddsgroup_int_reg[31:16]}};

assign select_ln384_10_fu_2537_p3 = ((and_ln785_2_fu_2523_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_11_fu_2551_p3 = ((or_ln384_2_fu_2545_p2[0:0] === 1'b1) ? select_ln384_10_fu_2537_p3 : add_ln415_2_reg_4362_pp0_iter7_reg);

assign select_ln384_12_fu_2577_p3 = ((and_ln785_3_fu_2563_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_13_fu_2591_p3 = ((or_ln384_3_fu_2585_p2[0:0] === 1'b1) ? select_ln384_12_fu_2577_p3 : add_ln415_3_reg_4378_pp0_iter7_reg);

assign select_ln384_14_fu_2617_p3 = ((and_ln785_4_fu_2603_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_15_fu_2657_p3 = ((and_ln785_5_fu_2643_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_16_fu_2671_p3 = ((or_ln384_5_fu_2665_p2[0:0] === 1'b1) ? select_ln384_15_fu_2657_p3 : add_ln415_5_reg_4410_pp0_iter7_reg);

assign select_ln384_17_fu_2697_p3 = ((and_ln785_6_fu_2683_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_18_fu_2737_p3 = ((and_ln785_7_fu_2723_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_19_fu_2751_p3 = ((or_ln384_7_fu_2745_p2[0:0] === 1'b1) ? select_ln384_18_fu_2737_p3 : add_ln415_7_reg_4442_pp0_iter7_reg);

assign select_ln384_1_fu_2471_p3 = ((or_ln384_fu_2465_p2[0:0] === 1'b1) ? select_ln384_fu_2457_p3 : add_ln415_reg_4330_pp0_iter7_reg);

assign select_ln384_20_fu_2777_p3 = ((and_ln785_8_fu_2763_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_21_fu_2817_p3 = ((and_ln785_9_fu_2803_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_22_fu_2831_p3 = ((or_ln384_9_fu_2825_p2[0:0] === 1'b1) ? select_ln384_21_fu_2817_p3 : add_ln415_9_reg_4474_pp0_iter7_reg);

assign select_ln384_23_fu_2857_p3 = ((and_ln785_10_fu_2843_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_24_fu_2897_p3 = ((and_ln785_11_fu_2883_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_25_fu_2911_p3 = ((or_ln384_11_fu_2905_p2[0:0] === 1'b1) ? select_ln384_24_fu_2897_p3 : add_ln415_11_reg_4506_pp0_iter7_reg);

assign select_ln384_26_fu_2937_p3 = ((and_ln785_12_fu_2923_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_27_fu_2977_p3 = ((and_ln785_13_fu_2963_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_28_fu_2991_p3 = ((or_ln384_13_fu_2985_p2[0:0] === 1'b1) ? select_ln384_27_fu_2977_p3 : add_ln415_13_reg_4538_pp0_iter7_reg);

assign select_ln384_29_fu_3017_p3 = ((and_ln785_14_fu_3003_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_2_fu_2631_p3 = ((or_ln384_4_fu_2625_p2[0:0] === 1'b1) ? select_ln384_14_fu_2617_p3 : add_ln415_4_reg_4394_pp0_iter7_reg);

assign select_ln384_30_fu_3057_p3 = ((and_ln785_15_fu_3043_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_31_fu_3071_p3 = ((or_ln384_15_fu_3065_p2[0:0] === 1'b1) ? select_ln384_30_fu_3057_p3 : add_ln415_15_reg_4570_pp0_iter7_reg);

assign select_ln384_3_fu_2711_p3 = ((or_ln384_6_fu_2705_p2[0:0] === 1'b1) ? select_ln384_17_fu_2697_p3 : add_ln415_6_reg_4426_pp0_iter7_reg);

assign select_ln384_4_fu_2791_p3 = ((or_ln384_8_fu_2785_p2[0:0] === 1'b1) ? select_ln384_20_fu_2777_p3 : add_ln415_8_reg_4458_pp0_iter7_reg);

assign select_ln384_5_fu_2871_p3 = ((or_ln384_10_fu_2865_p2[0:0] === 1'b1) ? select_ln384_23_fu_2857_p3 : add_ln415_10_reg_4490_pp0_iter7_reg);

assign select_ln384_6_fu_2951_p3 = ((or_ln384_12_fu_2945_p2[0:0] === 1'b1) ? select_ln384_26_fu_2937_p3 : add_ln415_12_reg_4522_pp0_iter7_reg);

assign select_ln384_7_fu_3031_p3 = ((or_ln384_14_fu_3025_p2[0:0] === 1'b1) ? select_ln384_29_fu_3017_p3 : add_ln415_14_reg_4554_pp0_iter7_reg);

assign select_ln384_8_fu_2497_p3 = ((and_ln785_1_fu_2483_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_9_fu_2511_p3 = ((or_ln384_1_fu_2505_p2[0:0] === 1'b1) ? select_ln384_8_fu_2497_p3 : add_ln415_1_reg_4346_pp0_iter7_reg);

assign select_ln384_fu_2457_p3 = ((and_ln785_fu_2443_p2[0:0] === 1'b1) ? 16'd32767 : 16'd32769);

assign sext_ln1116_10_fu_270_p1 = p_Result_103_2_fu_232_p4;

assign sext_ln1116_11_fu_326_p1 = p_Result_103_3_fu_288_p4;

assign sext_ln1116_12_fu_382_p1 = p_Result_103_4_fu_344_p4;

assign sext_ln1116_13_fu_438_p1 = p_Result_103_5_fu_400_p4;

assign sext_ln1116_14_fu_494_p1 = p_Result_103_6_fu_456_p4;

assign sext_ln1116_15_fu_550_p1 = p_Result_103_7_fu_512_p4;

assign sext_ln1116_1_fu_206_p1 = $signed(p_Result_102_1_fu_166_p4);

assign sext_ln1116_2_fu_158_p1 = p_Result_3_fu_126_p4;

assign sext_ln1116_3_fu_318_p1 = $signed(p_Result_102_3_fu_278_p4);

assign sext_ln1116_4_fu_374_p1 = $signed(p_Result_102_4_fu_334_p4);

assign sext_ln1116_5_fu_430_p1 = $signed(p_Result_102_5_fu_390_p4);

assign sext_ln1116_6_fu_486_p1 = $signed(p_Result_102_6_fu_446_p4);

assign sext_ln1116_7_fu_542_p1 = $signed(p_Result_102_7_fu_502_p4);

assign sext_ln1116_8_fu_214_p1 = p_Result_103_1_fu_176_p4;

assign sext_ln1116_9_fu_262_p1 = $signed(p_Result_102_2_fu_222_p4);

assign sext_ln1116_fu_150_p1 = $signed(trunc_ln674_fu_122_p1);

assign sext_ln1118_10_fu_274_p1 = p_Result_105_2_fu_252_p4;

assign sext_ln1118_11_fu_330_p1 = p_Result_105_3_fu_308_p4;

assign sext_ln1118_12_fu_386_p1 = p_Result_105_4_fu_364_p4;

assign sext_ln1118_13_fu_442_p1 = p_Result_105_5_fu_420_p4;

assign sext_ln1118_14_fu_498_p1 = p_Result_105_6_fu_476_p4;

assign sext_ln1118_15_fu_554_p1 = p_Result_105_7_fu_532_p4;

assign sext_ln1118_1_fu_162_p1 = p_Result_5_fu_140_p4;

assign sext_ln1118_2_fu_266_p1 = $signed(p_Result_104_2_fu_242_p4);

assign sext_ln1118_3_fu_322_p1 = $signed(p_Result_104_3_fu_298_p4);

assign sext_ln1118_4_fu_378_p1 = $signed(p_Result_104_4_fu_354_p4);

assign sext_ln1118_5_fu_434_p1 = $signed(p_Result_104_5_fu_410_p4);

assign sext_ln1118_6_fu_490_p1 = $signed(p_Result_104_6_fu_466_p4);

assign sext_ln1118_7_fu_546_p1 = $signed(p_Result_104_7_fu_522_p4);

assign sext_ln1118_8_fu_210_p1 = $signed(p_Result_104_1_fu_186_p4);

assign sext_ln1118_9_fu_218_p1 = p_Result_105_1_fu_196_p4;

assign sext_ln1118_fu_154_p1 = $signed(trunc_ln674_1_fu_136_p1);

assign sext_ln703_10_fu_868_p1 = mul_ln1118_22_reg_3754;

assign sext_ln703_11_fu_904_p1 = mul_ln1118_24_reg_3784;

assign sext_ln703_12_fu_907_p1 = mul_ln1118_25_reg_3799;

assign sext_ln703_13_fu_943_p1 = mul_ln1118_27_reg_3829;

assign sext_ln703_14_fu_946_p1 = mul_ln1118_28_reg_3844;

assign sext_ln703_15_fu_982_p1 = mul_ln1118_30_reg_3874;

assign sext_ln703_16_fu_985_p1 = mul_ln1118_31_reg_3889;

assign sext_ln703_2_fu_712_p1 = mul_ln1118_3_reg_3574;

assign sext_ln703_3_fu_748_p1 = mul_ln1118_10_reg_3604;

assign sext_ln703_4_fu_751_p1 = mul_ln1118_11_reg_3619;

assign sext_ln703_5_fu_787_p1 = mul_ln1118_14_reg_3649;

assign sext_ln703_6_fu_790_p1 = mul_ln1118_15_reg_3664;

assign sext_ln703_7_fu_826_p1 = mul_ln1118_18_reg_3694;

assign sext_ln703_8_fu_829_p1 = mul_ln1118_19_reg_3709;

assign sext_ln703_9_fu_865_p1 = mul_ln1118_21_reg_3739;

assign sext_ln703_fu_709_p1 = mul_ln1118_2_reg_3559;

assign sext_ln708_1_fu_1737_p1 = $signed(trunc_ln708_2_fu_1728_p4);

assign sext_ln708_2_fu_1827_p1 = $signed(trunc_ln708_4_fu_1818_p4);

assign sext_ln708_3_fu_1917_p1 = $signed(trunc_ln708_6_fu_1908_p4);

assign sext_ln708_4_fu_2007_p1 = $signed(trunc_ln708_8_fu_1998_p4);

assign sext_ln708_5_fu_2097_p1 = $signed(trunc_ln708_s_fu_2088_p4);

assign sext_ln708_6_fu_2187_p1 = $signed(trunc_ln708_11_fu_2178_p4);

assign sext_ln708_7_fu_2277_p1 = $signed(trunc_ln708_13_fu_2268_p4);

assign sext_ln708_fu_1647_p1 = $signed(trunc_ln2_fu_1638_p4);

assign tmp_10_fu_1342_p4 = {{sub_ln1193_4_reg_4082[15:1]}};

assign tmp_12_fu_1381_p4 = {{add_ln1192_8_reg_4097[15:1]}};

assign tmp_14_fu_1420_p4 = {{sub_ln1193_5_reg_4124[15:1]}};

assign tmp_15_fu_1053_p3 = add_ln1192_16_reg_3935[32'd17];

assign tmp_16_fu_1459_p4 = {{add_ln1192_10_reg_4139[15:1]}};

assign tmp_17_fu_1694_p3 = add_ln700_reg_3945_pp0_iter5_reg[32'd16];

assign tmp_18_fu_1498_p4 = {{sub_ln1193_6_reg_4166[15:1]}};

assign tmp_1_fu_1264_p4 = {{sub_ln1193_3_reg_4040[15:1]}};

assign tmp_20_fu_1537_p4 = {{add_ln1192_12_reg_4181[15:1]}};

assign tmp_22_fu_1576_p4 = {{sub_ln1193_7_reg_4208[15:1]}};

assign tmp_23_fu_1092_p3 = sub_ln1193_1_reg_3956[32'd17];

assign tmp_24_fu_1615_p4 = {{add_ln1192_14_reg_4223[15:1]}};

assign tmp_25_fu_1741_p3 = sub_ln1193_1_reg_3956_pp0_iter5_reg[32'd16];

assign tmp_2_fu_1030_p4 = {{sub_ln1193_reg_3914[15:1]}};

assign tmp_31_fu_1131_p3 = add_ln1192_17_reg_3977[32'd17];

assign tmp_32_fu_1784_p3 = add_ln700_1_reg_3987_pp0_iter5_reg[32'd16];

assign tmp_35_fu_1170_p3 = sub_ln1193_2_reg_3998[32'd17];

assign tmp_36_fu_1831_p3 = sub_ln1193_2_reg_3998_pp0_iter5_reg[32'd16];

assign tmp_39_fu_1209_p3 = add_ln1192_18_reg_4019[32'd17];

assign tmp_3_fu_1069_p4 = {{add_ln1192_reg_3929[15:1]}};

assign tmp_40_fu_1874_p3 = add_ln700_2_reg_4029_pp0_iter5_reg[32'd16];

assign tmp_43_fu_1248_p3 = sub_ln1193_3_reg_4040[32'd17];

assign tmp_44_fu_1921_p3 = sub_ln1193_3_reg_4040_pp0_iter5_reg[32'd16];

assign tmp_47_fu_1287_p3 = add_ln1192_19_reg_4061[32'd17];

assign tmp_48_fu_1964_p3 = add_ln700_3_reg_4071_pp0_iter5_reg[32'd16];

assign tmp_4_fu_1303_p4 = {{add_ln1192_6_reg_4055[15:1]}};

assign tmp_51_fu_1326_p3 = sub_ln1193_4_reg_4082[32'd17];

assign tmp_52_fu_2011_p3 = sub_ln1193_4_reg_4082_pp0_iter5_reg[32'd16];

assign tmp_55_fu_1365_p3 = add_ln1192_20_reg_4103[32'd17];

assign tmp_56_fu_2054_p3 = add_ln700_4_reg_4113_pp0_iter5_reg[32'd16];

assign tmp_59_fu_1404_p3 = sub_ln1193_5_reg_4124[32'd17];

assign tmp_5_fu_1108_p4 = {{sub_ln1193_1_reg_3956[15:1]}};

assign tmp_60_fu_2101_p3 = sub_ln1193_5_reg_4124_pp0_iter5_reg[32'd16];

assign tmp_63_fu_1443_p3 = add_ln1192_21_reg_4145[32'd17];

assign tmp_64_fu_2144_p3 = add_ln700_5_reg_4155_pp0_iter5_reg[32'd16];

assign tmp_67_fu_1482_p3 = sub_ln1193_6_reg_4166[32'd17];

assign tmp_68_fu_2191_p3 = sub_ln1193_6_reg_4166_pp0_iter5_reg[32'd16];

assign tmp_6_fu_1014_p3 = sub_ln1193_reg_3914[32'd17];

assign tmp_71_fu_1521_p3 = add_ln1192_22_reg_4187[32'd17];

assign tmp_72_fu_2234_p3 = add_ln700_6_reg_4197_pp0_iter5_reg[32'd16];

assign tmp_75_fu_1560_p3 = sub_ln1193_7_reg_4208[32'd17];

assign tmp_76_fu_2281_p3 = sub_ln1193_7_reg_4208_pp0_iter5_reg[32'd16];

assign tmp_79_fu_1599_p3 = add_ln1192_23_reg_4229[32'd17];

assign tmp_7_fu_1147_p4 = {{add_ln1192_2_reg_3971[15:1]}};

assign tmp_80_fu_2324_p3 = add_ln700_7_reg_4239_pp0_iter5_reg[32'd16];

assign tmp_8_fu_1651_p3 = sub_ln1193_reg_3914_pp0_iter5_reg[32'd16];

assign tmp_9_fu_1186_p4 = {{sub_ln1193_2_reg_3998[15:1]}};

assign tmp_s_fu_1225_p4 = {{add_ln1192_4_reg_4013[15:1]}};

assign trunc_ln1118_10_fu_648_p1 = grp_fu_3240_p2[17:0];

assign trunc_ln1118_11_fu_651_p1 = grp_fu_3240_p2[15:0];

assign trunc_ln1118_12_fu_666_p1 = grp_fu_3264_p2[17:0];

assign trunc_ln1118_13_fu_669_p1 = grp_fu_3264_p2[15:0];

assign trunc_ln1118_14_fu_684_p1 = grp_fu_3288_p2[17:0];

assign trunc_ln1118_15_fu_687_p1 = grp_fu_3288_p2[15:0];

assign trunc_ln1118_1_fu_561_p1 = grp_fu_3120_p2[15:0];

assign trunc_ln1118_2_fu_576_p1 = grp_fu_3144_p2[17:0];

assign trunc_ln1118_3_fu_579_p1 = grp_fu_3144_p2[15:0];

assign trunc_ln1118_4_fu_594_p1 = grp_fu_3168_p2[17:0];

assign trunc_ln1118_5_fu_597_p1 = grp_fu_3168_p2[15:0];

assign trunc_ln1118_6_fu_612_p1 = grp_fu_3192_p2[17:0];

assign trunc_ln1118_7_fu_615_p1 = grp_fu_3192_p2[15:0];

assign trunc_ln1118_8_fu_630_p1 = grp_fu_3216_p2[17:0];

assign trunc_ln1118_9_fu_633_p1 = grp_fu_3216_p2[15:0];

assign trunc_ln1118_fu_558_p1 = grp_fu_3120_p2[17:0];

assign trunc_ln1192_10_fu_642_p1 = grp_fu_3225_p2[16:0];

assign trunc_ln1192_11_fu_645_p1 = grp_fu_3216_p2[16:0];

assign trunc_ln1192_12_fu_660_p1 = grp_fu_3249_p2[16:0];

assign trunc_ln1192_13_fu_663_p1 = grp_fu_3240_p2[16:0];

assign trunc_ln1192_14_fu_678_p1 = grp_fu_3273_p2[16:0];

assign trunc_ln1192_15_fu_681_p1 = grp_fu_3264_p2[16:0];

assign trunc_ln1192_16_fu_696_p1 = grp_fu_3297_p2[16:0];

assign trunc_ln1192_17_fu_699_p1 = grp_fu_3288_p2[16:0];

assign trunc_ln1192_3_fu_573_p1 = grp_fu_3120_p2[16:0];

assign trunc_ln1192_4_fu_588_p1 = grp_fu_3153_p2[16:0];

assign trunc_ln1192_5_fu_591_p1 = grp_fu_3144_p2[16:0];

assign trunc_ln1192_6_fu_606_p1 = grp_fu_3177_p2[16:0];

assign trunc_ln1192_7_fu_609_p1 = grp_fu_3168_p2[16:0];

assign trunc_ln1192_8_fu_624_p1 = grp_fu_3201_p2[16:0];

assign trunc_ln1192_9_fu_627_p1 = grp_fu_3192_p2[16:0];

assign trunc_ln1192_fu_570_p1 = grp_fu_3129_p2[16:0];

assign trunc_ln2_fu_1638_p4 = {{sub_ln1193_reg_3914_pp0_iter5_reg[31:17]}};

assign trunc_ln412_10_fu_1411_p1 = sub_ln1193_5_reg_4124[0:0];

assign trunc_ln412_11_fu_1450_p1 = add_ln1192_10_reg_4139[0:0];

assign trunc_ln412_12_fu_1489_p1 = sub_ln1193_6_reg_4166[0:0];

assign trunc_ln412_13_fu_1528_p1 = add_ln1192_12_reg_4181[0:0];

assign trunc_ln412_14_fu_1567_p1 = sub_ln1193_7_reg_4208[0:0];

assign trunc_ln412_15_fu_1606_p1 = add_ln1192_14_reg_4223[0:0];

assign trunc_ln412_1_fu_1060_p1 = add_ln1192_reg_3929[0:0];

assign trunc_ln412_2_fu_1099_p1 = sub_ln1193_1_reg_3956[0:0];

assign trunc_ln412_3_fu_1138_p1 = add_ln1192_2_reg_3971[0:0];

assign trunc_ln412_4_fu_1177_p1 = sub_ln1193_2_reg_3998[0:0];

assign trunc_ln412_5_fu_1216_p1 = add_ln1192_4_reg_4013[0:0];

assign trunc_ln412_6_fu_1255_p1 = sub_ln1193_3_reg_4040[0:0];

assign trunc_ln412_7_fu_1294_p1 = add_ln1192_6_reg_4055[0:0];

assign trunc_ln412_8_fu_1333_p1 = sub_ln1193_4_reg_4082[0:0];

assign trunc_ln412_9_fu_1372_p1 = add_ln1192_8_reg_4097[0:0];

assign trunc_ln412_fu_1021_p1 = sub_ln1193_reg_3914[0:0];

assign trunc_ln674_1_fu_136_p1 = ddsgroup_int_reg[15:0];

assign trunc_ln674_fu_122_p1 = in_r_int_reg[15:0];

assign trunc_ln703_10_fu_654_p1 = grp_fu_3249_p2[17:0];

assign trunc_ln703_11_fu_657_p1 = grp_fu_3249_p2[15:0];

assign trunc_ln703_12_fu_672_p1 = grp_fu_3273_p2[17:0];

assign trunc_ln703_13_fu_675_p1 = grp_fu_3273_p2[15:0];

assign trunc_ln703_14_fu_690_p1 = grp_fu_3297_p2[17:0];

assign trunc_ln703_15_fu_693_p1 = grp_fu_3297_p2[15:0];

assign trunc_ln703_1_fu_567_p1 = grp_fu_3129_p2[15:0];

assign trunc_ln703_2_fu_582_p1 = grp_fu_3153_p2[17:0];

assign trunc_ln703_3_fu_585_p1 = grp_fu_3153_p2[15:0];

assign trunc_ln703_4_fu_600_p1 = grp_fu_3177_p2[17:0];

assign trunc_ln703_5_fu_603_p1 = grp_fu_3177_p2[15:0];

assign trunc_ln703_6_fu_618_p1 = grp_fu_3201_p2[17:0];

assign trunc_ln703_7_fu_621_p1 = grp_fu_3201_p2[15:0];

assign trunc_ln703_8_fu_636_p1 = grp_fu_3225_p2[17:0];

assign trunc_ln703_9_fu_639_p1 = grp_fu_3225_p2[15:0];

assign trunc_ln703_fu_564_p1 = grp_fu_3129_p2[17:0];

assign trunc_ln708_10_fu_2135_p4 = {{add_ln1192_11_reg_4150_pp0_iter5_reg[32:17]}};

assign trunc_ln708_11_fu_2178_p4 = {{sub_ln1193_6_reg_4166_pp0_iter5_reg[31:17]}};

assign trunc_ln708_12_fu_2225_p4 = {{add_ln1192_13_reg_4192_pp0_iter5_reg[32:17]}};

assign trunc_ln708_13_fu_2268_p4 = {{sub_ln1193_7_reg_4208_pp0_iter5_reg[31:17]}};

assign trunc_ln708_14_fu_2315_p4 = {{add_ln1192_15_reg_4234_pp0_iter5_reg[32:17]}};

assign trunc_ln708_1_fu_1685_p4 = {{add_ln1192_1_reg_3940_pp0_iter5_reg[32:17]}};

assign trunc_ln708_2_fu_1728_p4 = {{sub_ln1193_1_reg_3956_pp0_iter5_reg[31:17]}};

assign trunc_ln708_3_fu_1775_p4 = {{add_ln1192_3_reg_3982_pp0_iter5_reg[32:17]}};

assign trunc_ln708_4_fu_1818_p4 = {{sub_ln1193_2_reg_3998_pp0_iter5_reg[31:17]}};

assign trunc_ln708_5_fu_1865_p4 = {{add_ln1192_5_reg_4024_pp0_iter5_reg[32:17]}};

assign trunc_ln708_6_fu_1908_p4 = {{sub_ln1193_3_reg_4040_pp0_iter5_reg[31:17]}};

assign trunc_ln708_7_fu_1955_p4 = {{add_ln1192_7_reg_4066_pp0_iter5_reg[32:17]}};

assign trunc_ln708_8_fu_1998_p4 = {{sub_ln1193_4_reg_4082_pp0_iter5_reg[31:17]}};

assign trunc_ln708_9_fu_2045_p4 = {{add_ln1192_9_reg_4108_pp0_iter5_reg[32:17]}};

assign trunc_ln708_s_fu_2088_p4 = {{sub_ln1193_5_reg_4124_pp0_iter5_reg[31:17]}};

assign trunc_ln790_10_fu_1994_p1 = add_ln415_7_fu_1980_p2[14:0];

assign trunc_ln790_11_fu_2041_p1 = add_ln415_8_fu_2027_p2[14:0];

assign trunc_ln790_12_fu_2084_p1 = add_ln415_9_fu_2070_p2[14:0];

assign trunc_ln790_13_fu_2131_p1 = add_ln415_10_fu_2117_p2[14:0];

assign trunc_ln790_14_fu_2174_p1 = add_ln415_11_fu_2160_p2[14:0];

assign trunc_ln790_15_fu_2221_p1 = add_ln415_12_fu_2207_p2[14:0];

assign trunc_ln790_16_fu_2264_p1 = add_ln415_13_fu_2250_p2[14:0];

assign trunc_ln790_17_fu_2311_p1 = add_ln415_14_fu_2297_p2[14:0];

assign trunc_ln790_18_fu_2354_p1 = add_ln415_15_fu_2340_p2[14:0];

assign trunc_ln790_4_fu_1724_p1 = add_ln415_1_fu_1710_p2[14:0];

assign trunc_ln790_5_fu_1771_p1 = add_ln415_2_fu_1757_p2[14:0];

assign trunc_ln790_6_fu_1814_p1 = add_ln415_3_fu_1800_p2[14:0];

assign trunc_ln790_7_fu_1861_p1 = add_ln415_4_fu_1847_p2[14:0];

assign trunc_ln790_8_fu_1904_p1 = add_ln415_5_fu_1890_p2[14:0];

assign trunc_ln790_9_fu_1951_p1 = add_ln415_6_fu_1937_p2[14:0];

assign trunc_ln790_fu_1681_p1 = add_ln415_fu_1667_p2[14:0];

assign xor_ln785_10_fu_2718_p2 = (tmp_46_reg_4076_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_11_fu_2798_p2 = (tmp_54_reg_4118_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_12_fu_2878_p2 = (tmp_62_reg_4160_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_13_fu_2918_p2 = (tmp_66_reg_4175_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_14_fu_2958_p2 = (tmp_70_reg_4202_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_15_fu_3038_p2 = (tmp_78_reg_4244_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_1_fu_2518_p2 = (tmp_21_reg_3965_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_2_fu_2598_p2 = (tmp_34_reg_4007_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_3_fu_2678_p2 = (tmp_42_reg_4049_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_4_fu_2758_p2 = (tmp_50_reg_4091_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_5_fu_2838_p2 = (tmp_58_reg_4133_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_6_fu_2478_p2 = (tmp_13_reg_3950_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_7_fu_2998_p2 = (tmp_74_reg_4217_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_8_fu_2558_p2 = (tmp_29_reg_3992_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_9_fu_2638_p2 = (tmp_38_reg_4034_pp0_iter7_reg ^ 1'd1);

assign xor_ln785_fu_2438_p2 = (tmp_reg_3923_pp0_iter7_reg ^ 1'd1);

assign zext_ln415_10_fu_1886_p1 = and_ln412_5_fu_1881_p2;

assign zext_ln415_11_fu_1976_p1 = and_ln412_7_fu_1971_p2;

assign zext_ln415_12_fu_2066_p1 = and_ln412_9_fu_2061_p2;

assign zext_ln415_13_fu_2156_p1 = and_ln412_11_fu_2151_p2;

assign zext_ln415_14_fu_2246_p1 = and_ln412_13_fu_2241_p2;

assign zext_ln415_15_fu_2336_p1 = and_ln412_15_fu_2331_p2;

assign zext_ln415_1_fu_1753_p1 = and_ln412_2_fu_1748_p2;

assign zext_ln415_2_fu_1706_p1 = and_ln412_1_fu_1701_p2;

assign zext_ln415_3_fu_1933_p1 = and_ln412_6_fu_1928_p2;

assign zext_ln415_4_fu_2023_p1 = and_ln412_8_fu_2018_p2;

assign zext_ln415_5_fu_2113_p1 = and_ln412_10_fu_2108_p2;

assign zext_ln415_6_fu_2203_p1 = and_ln412_12_fu_2198_p2;

assign zext_ln415_7_fu_2293_p1 = and_ln412_14_fu_2288_p2;

assign zext_ln415_8_fu_1796_p1 = and_ln412_3_fu_1791_p2;

assign zext_ln415_9_fu_1843_p1 = and_ln412_4_fu_1838_p2;

assign zext_ln415_fu_1663_p1 = and_ln412_fu_1658_p2;

endmodule //resonator_dds_ddc
