# üéØ DCT 2D tr√™n Cyclone IV FPGA - H∆∞·ªõng d·∫´n Hardware

## üìã Board c·ªßa b·∫°n: Cyclone IV Development Kit

### Th√¥ng s·ªë k·ªπ thu·∫≠t
- **FPGA**: Cyclone IV EP4CE6E22C8
  - Logic Elements: 6,272
  - M9K Memory: 276 Kbits
  - Multipliers: 30 (18√ó18)
  - Max I/O: 92
- **Clock**: 50 MHz onboard oscillator
- **Display**: 4√ó 7-segment displays (HEX0-HEX3)
- **Input**: 4√ó DIP switches, 4√ó push buttons
- **Output**: 8√ó LEDs
- **Programming**: USB Blaster

---

## üéÆ C√°ch s·ª≠ d·ª•ng Demo

### Ch·ª©c nƒÉng c√°c n√∫t ƒëi·ªÅu khi·ªÉn

#### **DIP Switches (SW[3:0])**
- **SW[1:0]**: Ch·ªçn test pattern
  ```
  00 = DC pattern (t·∫•t c·∫£ = 128)
  01 = Checkerboard (c·ªù vua)
  10 = Horizontal gradient
  11 = Impulse (1 pixel s√°ng)
  ```
- **SW[3:2]**: Ch·ªçn DCT coefficient ƒë·ªÉ hi·ªÉn th·ªã
  ```
  00 = Coefficient 0 (DC component)
  01 = Coefficient 2
  10 = Coefficient 4
  11 = Coefficient 6
  ```

#### **Push Buttons (KEY[3:0], active low)**
- **KEY[0]**: B·∫Øt ƒë·∫ßu t√≠nh to√°n DCT (nh·∫•n ƒë·ªÉ trigger)
- **KEY[1]**: Quay v·ªÅ ch·∫ø ƒë·ªô IDLE
- **KEY[2]**: (Reserved)
- **KEY[3]**: (Reserved)

#### **7-Segment Displays (HEX3-HEX0)**
Hi·ªÉn th·ªã gi√° tr·ªã DCT coefficient d·∫°ng hexadecimal (16-bit signed)
```
HEX3 HEX2 HEX1 HEX0
  F    F    F    F    = -1 (0xFFFF)
  0    0    0    0    = 0
  7    F    F    F    = 32767 (max positive)
```

#### **LEDs (LED[7:0])**
Hi·ªÉn th·ªã tr·∫°ng th√°i:
```
LED[0] = 1: IDLE (s·∫µn s√†ng)
LED[1] = 1: LOAD (ƒëang n·∫°p d·ªØ li·ªáu)
LED[2] = 1: COMPUTE (ƒëang t√≠nh to√°n)
LED[3] = 1: DISPLAY (ƒëang hi·ªÉn th·ªã k·∫øt qu·∫£)
LED[7:4]: (Reserved cho m·ªü r·ªông)
```

---

## üîß C√†i ƒë·∫∑t Quartus II

### B∆∞·ªõc 1: Download Quartus II
1. Truy c·∫≠p: https://www.intel.com/content/www/us/en/software-kit/785086
2. Download **Quartus Prime Lite Edition** (mi·ªÖn ph√≠)
3. Ch·ªçn version h·ªó tr·ª£ Cyclone IV (13.0sp1 ho·∫∑c m·ªõi h∆°n)
4. Install k√®m **ModelSim** (cho simulation)

### B∆∞·ªõc 2: Install USB Blaster Driver
1. C·∫Øm board v√†o USB
2. Windows s·∫Ω t√¨m driver
3. N·∫øu kh√¥ng t·ª± ƒë·ªông:
   - V√†o Device Manager
   - T√¨m "Unknown Device"
   - Update driver ‚Üí Browse ‚Üí Ch·ªçn `<Quartus>/drivers/usb-blaster`

---

## üöÄ Bi√™n d·ªãch v√† n·∫°p FPGA

### B∆∞·ªõc 1: T·∫°o project Quartus

```bash
# 1. M·ªü Quartus II
# 2. File ‚Üí New Project Wizard

Project Name: dct2d_cyclone4
Top-Level Entity: cyclone4_top
Device: EP4CE6E22C8 (Cyclone IV E)

# 3. Add files:
#    - cyclone4_top.v
#    - cyclone4.qsf (pin assignments)
#    - cyclone4.sdc (timing constraints)
```

**HO·∫∂C d√πng command line:**
```bash
cd hardware
quartus_sh --flow compile dct2d_cyclone4
```

### B∆∞·ªõc 2: Compile Design

#### Trong Quartus GUI:
1. **Processing ‚Üí Start Compilation** (Ctrl+L)
2. ƒê·ª£i ~2-5 ph√∫t
3. Ki·ªÉm tra:
   - ‚úÖ Compilation successful
   - ‚ö†Ô∏è N·∫øu c√≥ l·ªói, xem ph·∫ßn Troubleshooting

#### Xem b√°o c√°o:
- **Fitter Report**: Utilization, timing
- **TimeQuest Timing Analyzer**: Timing slack
- **Resource Usage**:
  ```
  Logic Elements: ~800 / 6,272 (13%)
  Registers: ~200 / 6,272 (3%)
  M9K Memory: 0 / 30 (0%)
  Multipliers: 8 / 30 (27%)
  ```

### B∆∞·ªõc 3: Programming FPGA

#### Chu·∫©n b·ªã:
1. C·∫Øm board v√†o USB
2. M·ªü **Quartus Programmer**
3. Hardware Setup ‚Üí USB-Blaster

#### N·∫°p bitstream:
```
1. Add File ‚Üí output_files/cyclone4_top.sof
2. Check "Program/Configure"
3. Click "Start"
```

**Ho·∫∑c command line:**
```bash
quartus_pgm -c USB-Blaster -m JTAG -o "p;output_files/cyclone4_top.sof"
```

---

## üß™ Test v√† Verification

### Test Case 1: DC Pattern
```
1. ƒê·∫∑t SW[1:0] = 00 (DC pattern)
2. ƒê·∫∑t SW[3:2] = 00 (hi·ªÉn th·ªã DC coefficient)
3. Nh·∫•n KEY[0] ƒë·ªÉ t√≠nh to√°n
4. Quan s√°t:
   - LED[1] s√°ng (LOAD)
   - LED[2] s√°ng (COMPUTE)
   - LED[3] s√°ng (DISPLAY)
   - 7-segment hi·ªÉn th·ªã: 0000 (DC = 0 cho pattern 128)
```

### Test Case 2: Checkerboard
```
1. ƒê·∫∑t SW[1:0] = 01 (Checkerboard)
2. ƒê·∫∑t SW[3:2] = 00 (DC coefficient)
3. Nh·∫•n KEY[0]
4. K·∫øt qu·∫£ mong ƒë·ª£i:
   - DC coefficient ~ FF80 (√¢m, kho·∫£ng -128)
```

### Test Case 3: Impulse
```
1. ƒê·∫∑t SW[1:0] = 11 (Impulse)
2. ƒê·∫∑t SW[3:2] = 00
3. Nh·∫•n KEY[0]
4. K·∫øt qu·∫£:
   - DC coefficient ~ 807F (d∆∞∆°ng l·ªõn, ~32767)
```

### Quan s√°t c√°c coefficient kh√°c
```
1. Sau khi t√≠nh to√°n xong (LED[3] = 1)
2. Thay ƒë·ªïi SW[3:2] ƒë·ªÉ xem c√°c coefficient kh√°c:
   - 00 ‚Üí Coef 0 (DC)
   - 01 ‚Üí Coef 2
   - 10 ‚Üí Coef 4
   - 11 ‚Üí Coef 6
```

---

## üìä Hi·ªÉu k·∫øt qu·∫£

### Gi√° tr·ªã 7-segment (Hex)

7-segment hi·ªÉn th·ªã s·ªë signed 16-bit ·ªü d·∫°ng **hexadecimal**:

| Display | Decimal | √ù nghƒ©a |
|---------|---------|---------|
| `0000` | 0 | Kh√¥ng c√≥ t·∫ßn s·ªë n√†y |
| `00FF` | 255 | T·∫ßn s·ªë nh·ªè, d∆∞∆°ng |
| `7FFF` | 32767 | T·∫ßn s·ªë r·∫•t cao, d∆∞∆°ng |
| `8000` | -32768 | T·∫ßn s·ªë r·∫•t cao, √¢m |
| `FF00` | -256 | T·∫ßn s·ªë nh·ªè, √¢m |

### Chuy·ªÉn ƒë·ªïi Hex ‚Üí Decimal

**S·ªë d∆∞∆°ng** (bit cao = 0):
```
HEX: 01F4 ‚Üí DEC: 1√ó4096 + 15√ó256 + 4 = 500
```

**S·ªë √¢m** (bit cao = 1):
```
HEX: FF80 ‚Üí Two's complement
     = -(0x10000 - 0xFF80)
     = -(65536 - 65408)
     = -128
```

**Tool nhanh:**
```python
# Chuy·ªÉn ƒë·ªïi trong Python
hex_val = 0xFF80
if hex_val >= 0x8000:
    dec_val = hex_val - 0x10000  # √Çm
else:
    dec_val = hex_val  # D∆∞∆°ng
print(dec_val)  # Output: -128
```

---

## üêõ Troubleshooting

### L·ªói bi√™n d·ªãch

#### "Error: Can't place logic"
```
Nguy√™n nh√¢n: Thi·∫øt k·∫ø qu√° l·ªõn cho FPGA
Gi·∫£i ph√°p:
  1. Gi·∫£m s·ªë pipeline stages
  2. D√πng time-sharing thay v√¨ parallel
  3. N√¢ng c·∫•p l√™n Cyclone IV E22C8 (bigger)
```

#### "Error: Timing requirements not met"
```
Nguy√™n nh√¢n: Clock 50MHz qu√° nhanh cho thi·∫øt k·∫ø
Gi·∫£i ph√°p:
  1. Th√™m pipeline registers
  2. Gi·∫£m clock xu·ªëng 25 MHz (chia 2)
  3. Optimize critical paths
```

### L·ªói programming

#### "No hardware detected"
```
Gi·∫£i ph√°p:
  1. Ki·ªÉm tra c√°p USB
  2. Install l·∫°i USB Blaster driver
  3. Th·ª≠ port USB kh√°c
  4. Restart Quartus Programmer
```

#### "Device not found"
```
Gi·∫£i ph√°p:
  1. Ki·ªÉm tra ngu·ªìn board (switch ON)
  2. Auto Detect trong Programmer
  3. Ch·ªçn ƒë√∫ng JTAG chain
```

### L·ªói ch·ª©c nƒÉng

#### 7-segment kh√¥ng hi·ªÉn th·ªã
```
Ki·ªÉm tra:
  1. Pin assignments trong .qsf
  2. Common anode vs common cathode
  3. Logic level (active high/low)
```

#### K·∫øt qu·∫£ sai
```
Debug:
  1. Simulation trong ModelSim tr∆∞·ªõc
  2. Ki·ªÉm tra signed/unsigned
  3. Verify cosine table values
  4. Check scaling factors
```

---

## üî¨ ModelSim Simulation (Optional)

### Ch·∫°y simulation tr∆∞·ªõc khi n·∫°p FPGA

```bash
# 1. Compile design
vlog cyclone4_top.v

# 2. T·∫°o testbench (ho·∫∑c d√πng GUI)
vsim -gui work.cyclone4_top

# 3. Add waves
add wave -radix hex *

# 4. K√≠ch th√≠ch inputs
force clk_50mhz 0 0, 1 10ns -r 20ns
force rst_n 0 0, 1 50ns
force sw 4'b0001 100ns
force key 4'b1110 500ns, 4'b1111 1000ns

# 5. Run
run 10us
```

---

## üìà M·ªü r·ªông

### N√¢ng c·∫•p d·ªÖ d√†ng

1. **Hi·ªÉn th·ªã nhi·ªÅu coefficients**
   - Scan qua t·∫•t c·∫£ 8 coefficients t·ª± ƒë·ªông
   - D√πng timer ƒë·ªÉ rotate display

2. **Th√™m test patterns**
   - S·ª≠a ROM trong `cyclone4_top.v`
   - Th√™m switch options

3. **Full 2D DCT**
   - T√≠ch h·ª£p `dct2d_top.v` g·ªëc
   - C·∫ßn board l·ªõn h∆°n (Cyclone IV E22 ho·∫∑c Cyclone V)

4. **UART output**
   - G·ª≠i coefficients qua RS232
   - Visualize tr√™n PC

5. **VGA display**
   - Hi·ªÉn th·ªã ·∫£nh 8√ó8 v√† DCT
   - C·∫ßn VGA module th√™m

---

## üìù Quick Reference

### Pin Mapping Summary
```
Clock:     PIN_23  (50 MHz)
Reset:     PIN_25  (active low button)
Switches:  PIN_88-91 (SW[3:0])
Buttons:   PIN_24, 64-66 (KEY[3:0])
LEDs:      PIN_76-87 (LED[7:0])
7-seg:     See .qsf file for details
```

### Typical Workflow
```
1. Modify cyclone4_top.v
2. Save
3. Compile (Ctrl+L)
4. Program FPGA
5. Test on board
6. Iterate
```

### Resource Links
- Cyclone IV Handbook: https://www.intel.com/cyclone-iv
- Quartus Docs: https://www.intel.com/quartus
- USB Blaster: https://www.intel.com/usb-blaster

---

## ‚úÖ Checklist Deployment

- [ ] Quartus II installed
- [ ] USB Blaster driver working
- [ ] Project created
- [ ] Files added (`.v`, `.qsf`, `.sdc`)
- [ ] Compilation successful
- [ ] No timing violations
- [ ] Board connected
- [ ] Programming successful
- [ ] LEDs lighting up
- [ ] 7-segment showing values
- [ ] Tests passing

---

**Ch√∫c b·∫°n th√†nh c√¥ng n·∫°p l√™n FPGA! üéâ**

N·∫øu g·∫∑p v·∫•n ƒë·ªÅ, ƒë·ªçc ph·∫ßn Troubleshooting ho·∫∑c ki·ªÉm tra compilation reports trong Quartus!

