Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Fri Sep 16 04:31:14 2016
| Host              : saturn running 64-bit Ubuntu 14.04.3 LTS
| Command           : report_timing_summary -file alexnet_blk22_0914_incr/post_route_timing_summary.rpt
| Design            : demo_top
| Device            : 7v2000t-flg1925
| Speed File        : -2  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: data2vga/vga/h1/fpga_h_sync_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.052        0.000                      0              2185082        0.015        0.000                      0              2185060        0.000        0.000                       0                893030  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK_IN_clk_p       {0.000 50.000}       100.000         10.000          
  clk_out1_dcm0    {0.000 3.125}        6.250           160.000         
  clk_out2_dcm0    {0.000 20.000}       40.000          25.000          
  clkfbout_dcm0    {0.000 50.000}       100.000         10.000          
clk100MHz          {0.000 5.000}        10.000          100.000         
in_clk             {0.000 50.000}       100.000         10.000          
  clk_out1_dcm1_1  {0.000 50.000}       100.000         10.000          
  clkfbout_dcm1_1  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN_clk_p                                                                                                                                                         0.000        0.000                       0                     1  
  clk_out1_dcm0          0.052        0.000                      0              2182583        0.015        0.000                      0              2182583        2.483        0.000                       0                892247  
  clk_out2_dcm0         22.313        0.000                      0                 1093        0.118        0.000                      0                 1093       19.600        0.000                       0                   124  
  clkfbout_dcm0                                                                                                                                                      0.000        0.000                       0                     3  
in_clk                                                                                                                                                               0.000        0.000                       0                     1  
  clk_out1_dcm1_1       87.738        0.000                      0                 1360        0.124        0.000                      0                 1360       49.600        0.000                       0                   651  
  clkfbout_dcm1_1                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_dcm1_1  clk_out1_dcm0         99.337        0.000                      0                   11                                                                        
clk_out1_dcm1_1  in_clk                 7.715        0.000                      0                   17        0.185        0.000                      0                   17  
clk_out1_dcm0    clk_out1_dcm1_1        5.639        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_dcm0      clk_out1_dcm0            4.326        0.000                      0                    4        0.387        0.000                      0                    4  
**async_default**  clk_out1_dcm1_1    clk_out1_dcm1_1         98.052        0.000                      0                    3        0.632        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN_clk_p
  To Clock:  CLK_IN_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN_clk_p
Waveform:           { 0 50 }
Period:             100.000
Sources:            { CLK_IN_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual   Slack   Location         Pin                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     100.000  98.929  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   100.000  0.000   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm0
  To Clock:  clk_out1_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 neural_network_top/nn5/m0/last_reg_rep__2_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            neural_network_top/nn5/inst185/m19/carry_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_dcm0 rise@6.250ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.311ns (5.448%)  route 5.397ns (94.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 5.034 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.636ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      1.381    -2.112    neural_network_top/nn5/m0/clk_wiz_1_clk_out2
    SLICE_X122Y202                                                    r  neural_network_top/nn5/m0/last_reg_rep__2_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y202       FDRE (Prop_fdre_C_Q)         0.259    -1.853 r  neural_network_top/nn5/m0/last_reg_rep__2_replica_1/Q
                         net (fo=148, routed)         0.838    -1.016    neural_network_top/nn5/m0/O1_repN_1
    SLICE_X124Y215       LUT2 (Prop_lut2_I0_O)        0.052    -0.964 r  neural_network_top/nn5/m0/carry_reg[0]_i_1__39967/O
                         net (fo=353, routed)         4.559     3.596    neural_network_top/nn5/inst185/m19/I1
    SLICE_X52Y166        FDRE                                         r  neural_network_top/nn5/inst185/m19/carry_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      6.250     6.250 r  
    AE40                                              0.000     6.250 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     6.250    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811     7.061 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.047    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.428     1.619 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.379    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     3.462 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      1.572     5.034    neural_network_top/nn5/inst185/m19/clk_wiz_1_clk_out2
    SLICE_X52Y166                                                     r  neural_network_top/nn5/inst185/m19/carry_reg_reg[0]/C
                         clock pessimism             -0.692     4.342    
                         clock uncertainty           -0.320     4.022    
    SLICE_X52Y166        FDRE (Setup_fdre_C_R)       -0.374     3.648    neural_network_top/nn5/inst185/m19/carry_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  0.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 neural_network_top/nn5/inst6123/pl2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            neural_network_top/nn5/inst6123/a1/prev_cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm0 rise@0.000ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.155ns (53.029%)  route 0.137ns (46.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      0.584    -0.581    neural_network_top/nn5/inst6123/clk_wiz_1_clk_out2
    SLICE_X331Y250                                                    r  neural_network_top/nn5/inst6123/pl2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X331Y250       FDRE (Prop_fdre_C_Q)         0.091    -0.490 r  neural_network_top/nn5/inst6123/pl2_reg/Q
                         net (fo=2, routed)           0.137    -0.353    neural_network_top/nn5/inst6123/a0/pl2
    SLICE_X331Y249       LUT5 (Prop_lut5_I0_O)        0.064    -0.289 r  neural_network_top/nn5/inst6123/a0/prev_cout_i_1__76941/O
                         net (fo=1, routed)           0.000    -0.289    neural_network_top/nn5/inst6123/a1/I1
    SLICE_X331Y249       FDCE                                         r  neural_network_top/nn5/inst6123/a1/prev_cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      0.801    -0.603    neural_network_top/nn5/inst6123/a1/clk_wiz_1_clk_out2
    SLICE_X331Y249                                                    r  neural_network_top/nn5/inst6123/a1/prev_cout_reg/C
                         clock pessimism              0.239    -0.364    
    SLICE_X331Y249       FDCE (Hold_fdce_C_D)         0.060    -0.304    neural_network_top/nn5/inst6123/a1/prev_cout_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm0
Waveform:           { 0 3.125 }
Period:             6.250
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025     6.250   4.225    RAMB36_X10Y30    dpram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.250   207.110  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                         
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642     3.125   2.483    SLICE_X364Y316   neural_network_top/nn0/inst100/tmp_reg[1055]_srl32/CLK                                                                                                                  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642     3.125   2.483    SLICE_X384Y320   neural_network_top/nn0/inst100/tmp_reg[159]_srl32/CLK                                                                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm0
  To Clock:  clk_out2_dcm0

Setup :            0  Failing Endpoints,  Worst Slack       22.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.313ns  (required time - arrival time)
  Source:                 data2vga/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data2vga/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_dcm0 rise@40.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        16.387ns  (logic 4.414ns (26.936%)  route 11.973ns (73.064%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.823ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.939    -1.554    data2vga/CLK
    SLR Crossing[1->2]
    SLICE_X2Y397                                                      r  data2vga/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y397         FDCE (Prop_fdce_C_Q)         0.236    -1.318 f  data2vga/Y_reg[3]/Q
                         net (fo=12, routed)          0.692    -0.626    data2vga/Y[3]
    SLICE_X5Y396         LUT4 (Prop_lut4_I0_O)        0.126    -0.500 r  data2vga/read_addr1_i_11/O
                         net (fo=2, routed)           0.284    -0.217    data2vga/n_168_read_addr1_i_11
    SLICE_X4Y396         LUT6 (Prop_lut6_I3_O)        0.043    -0.174 r  data2vga/read_addr1_i_1/O
                         net (fo=7, routed)           0.553     0.380    data2vga/A[15]
    DSP48_X0Y158         DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.879     3.259 r  data2vga/read_addr1/PCOUT[47]
                         net (fo=1, routed)           0.000     3.259    data2vga/n_274_read_addr1
    DSP48_X0Y159         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.077     4.336 r  data2vga/read_addr0/P[4]
                         net (fo=1, routed)           0.542     4.878    data2vga/n_269_read_addr0
    SLICE_X3Y396         LUT2 (Prop_lut2_I1_O)        0.053     4.931 r  data2vga/dpram_i_13/O
                         net (fo=71, routed)          9.901    14.833    data2vga/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y73         RAMB36E1                                     r  data2vga/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                     40.000    40.000 r  
    AE40                                              0.000    40.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000    40.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811    40.811 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.797    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.428    35.369 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    37.129    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083    37.212 r  dcm0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.403    38.615    data2vga/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    SLR Crossing[1->2]
    RAMB36_X4Y73                                                      r  data2vga/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.549    38.066    
                         clock uncertainty           -0.413    37.653    
    RAMB36_X4Y73         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.508    37.145    data2vga/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.145    
                         arrival time                         -14.833    
  -------------------------------------------------------------------
                         slack                                 22.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 data2vga/X_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data2vga/X_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_dcm0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm0 rise@0.000ns - clk_out2_dcm0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.126%)  route 0.088ns (40.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.945    -0.220    data2vga/CLK
    SLR Crossing[1->2]
    SLICE_X3Y398                                                      r  data2vga/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y398         FDCE (Prop_fdce_C_Q)         0.100    -0.120 r  data2vga/X_reg[6]/Q
                         net (fo=12, routed)          0.088    -0.032    data2vga/X[6]
    SLICE_X2Y398         LUT6 (Prop_lut6_I1_O)        0.028    -0.004 r  data2vga/X[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    data2vga/X_0[10]
    SLICE_X2Y398         FDCE                                         r  data2vga/X_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out2_dcm0
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.199    -0.205    data2vga/CLK
    SLR Crossing[1->2]
    SLICE_X2Y398                                                      r  data2vga/X_reg[10]/C
                         clock pessimism             -0.004    -0.209    
    SLICE_X2Y398         FDCE (Hold_fdce_C_D)         0.087    -0.122    data2vga/X_reg[10]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dcm0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025     40.000  37.975   RAMB36_X0Y68     data2vga/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                                 
Low Pulse Width   Slow    FDPE/C              n/a            0.400     20.000  19.600   SLICE_X3Y398     data2vga/X_reg[1]/C                                                                                                                                                             
High Pulse Width  Slow    FDCE/C              n/a            0.350     20.000  19.650   SLICE_X4Y395     data2vga/X_reg[2]/C                                                                                                                                                             



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm0
  To Clock:  clkfbout_dcm0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm0
Waveform:           { 0 50 }
Period:             100.000
Sources:            { dcm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack   Location         Pin                              
Min Period  n/a     BUFG/I              n/a            1.408     100.000  98.591  BUFGCTRL_X0Y35   dcm0/inst/clkf_buf/I             
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   100.000  0.000   MMCME2_ADV_X0Y3  dcm0/inst/mmcm_adv_inst/CLKFBIN  



---------------------------------------------------------------------------------------------------
From Clock:  in_clk
  To Clock:  in_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_clk
Waveform:           { 0 50 }
Period:             100.000
Sources:            { clk5MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual   Slack   Location         Pin                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     100.000  98.929  MMCME2_ADV_X1Y9  dcm1/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   100.000  0.000   MMCME2_ADV_X1Y9  dcm1/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X1Y9  dcm1/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000    50.000   40.000  MMCME2_ADV_X1Y9  dcm1/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm1_1
  To Clock:  clk_out1_dcm1_1

Setup :            0  Failing Endpoints,  Worst Slack       87.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.738ns  (required time - arrival time)
  Source:                 data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register0/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_dcm1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_dcm1_1 rise@100.000ns - clk_out1_dcm1_1 rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 0.345ns (3.376%)  route 9.875ns (96.624%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 98.309 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.471ns
    Clock Pessimism Removal (CPR):    -0.699ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.835ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.204ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):   -1.691ns
    Common Clock Delay      (CCD):   -3.053ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.647     0.647 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.728    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.437    -5.709 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.864    -3.845    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.093    -3.752 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         2.281    -1.471    data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLR Crossing[3->1]
    SLICE_X378Y274                                                    r  data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y274       FDRE (Prop_fdre_C_Q)         0.259    -1.212 r  data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=66, routed)          1.019    -0.193    data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_168_r0_out_sel_r_reg[2]
    SLICE_X380Y277       LUT6 (Prop_lut6_I4_O)        0.043    -0.150 r  data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/xlnx_opt_LUT_i_154_129_1/O
                         net (fo=1, routed)           0.443     0.293    data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/xlnx_opt_m_axis_tdata[2]_3
    SLICE_X378Y277       LUT6 (Prop_lut6_I2_O)        0.043     0.336 r  data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/xlnx_opt_LUT_i_154_129_5/O
                         net (fo=1, routed)           8.413     8.748    register0/D[2]
    SLR Crossing[1->3]
    OLOGIC_X1Y567        FDRE                                         r  register0/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm1_1 rise edge)
                                                    100.000   100.000 r  
    D20                                               0.000   100.000 r  clk5MHz
                         net (fo=0)                   0.000   100.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.540   100.540 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   101.526    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.404    95.122 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.742    96.864    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.083    96.947 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         1.362    98.309    register0/CLK
    OLOGIC_X1Y567                                                     r  register0/out_data_reg[2]/C
                         clock pessimism             -0.699    97.610    
                         inter-SLR compensation      -0.204    97.405    
                         clock uncertainty           -0.419    96.986    
    OLOGIC_X1Y567        FDRE (Setup_fdre_C_D)       -0.500    96.486    register0/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.486    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 87.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_dcm1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm1_1 rise@0.000ns - clk_out1_dcm1_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.365%)  route 0.095ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.656    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.879    -2.223 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.794    -1.429    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         0.984    -0.419    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLR Crossing[3->1]
    SLICE_X395Y274                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X395Y274       FDRE (Prop_fdre_C_Q)         0.100    -0.319 r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[193]/Q
                         net (fo=1, routed)           0.095    -0.224    data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[193]
    SLICE_X394Y273       FDRE                                         r  data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.320     0.320 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.873    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.321    -2.448 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.862    -1.586    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030    -1.556 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         1.288    -0.268    data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLR Crossing[3->1]
    SLICE_X394Y273                                                    r  data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]/C
                         clock pessimism             -0.139    -0.407    
    SLICE_X394Y273       FDRE (Hold_fdre_C_D)         0.059    -0.348    data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[193]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm1_1
Waveform:           { 0 50 }
Period:             100.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                                                                                                                                                                                                                   
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839     100.000  98.161   RAMB18_X6Y110    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X1Y9  dcm1/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.400     50.000   49.600   SLICE_X395Y280   data_width_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[161]/C                                                                                                                                                                             
High Pulse Width  Fast    FDRE/C              n/a            0.350     50.000   49.650   SLICE_X379Y275   data_width_converter_0/inst/areset_r_reg/C                                                                                                                                                                                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm1_1
  To Clock:  clkfbout_dcm1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm1_1
Waveform:           { 0 50 }
Period:             100.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack   Location         Pin                              
Min Period  n/a     BUFG/I              n/a            1.408     100.000  98.591  BUFGCTRL_X0Y100  dcm1/inst/clkf_buf/I             
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   100.000  0.000   MMCME2_ADV_X1Y9  dcm1/inst/mmcm_adv_inst/CLKFBIN  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm1_1
  To Clock:  clk_out1_dcm0

Setup :            0  Failing Endpoints,  Worst Slack       99.337ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.337ns  (required time - arrival time)
  Source:                 fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm1_1)
  Destination:            fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0)
  Path Group:             clk_out1_dcm0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.750%)  route 0.367ns (64.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y279                                    0.000     0.000 r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X386Y279       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.367     0.571    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[7]
    SLICE_X383Y281       FDCE                                         r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X383Y281       FDCE (Setup_fdce_C_D)       -0.092    99.908    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         99.908    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 99.337    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm1_1
  To Clock:  in_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 register0/out_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[12]
                            (output port clocked by in_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            100.000ns  (in_clk rise@100.000ns - clk_out1_dcm1_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.607ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           90.000ns
  Clock Path Skew:        0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.835ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.320     0.320 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.873    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.321    -2.448 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.862    -1.586    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030    -1.556 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         0.896    -0.660    register0/CLK
    OLOGIC_X1Y585                                                     r  register0/out_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y585        FDRE (Prop_fdre_C_Q)         0.221    -0.439 r  register0/out_data_reg[12]/Q
                         net (fo=1, routed)           0.000    -0.439    out_data_OBUF[12]
    A8                   OBUF (Prop_obuf_I_O)         1.386     0.946 r  out_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     0.946    out_data[12]
    A8                                                                r  out_data[12]
  -------------------------------------------------------------------    -------------------

                         (clock in_clk rise edge)   100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -1.339    98.661    
                         output delay               -90.000     8.661    
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  7.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 register0/out_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[5]
                            (output port clocked by in_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             in_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (in_clk rise@0.000ns - clk_out1_dcm1_1 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 2.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.339ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.835ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.540     0.540 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.526    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.404    -4.878 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.742    -3.136    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.083    -3.053 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         1.365    -1.688    register0/CLK
    OLOGIC_X1Y566                                                     r  register0/out_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y566        FDRE (Prop_fdre_C_Q)         0.338    -1.350 r  register0/out_data_reg[5]/Q
                         net (fo=1, routed)           0.000    -1.350    out_data_OBUF[5]
    H12                  OBUF (Prop_obuf_I_O)         1.874     0.524 r  out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     0.524    out_data[5]
    H12                                                               r  out_data[5]
  -------------------------------------------------------------------    -------------------

                         (clock in_clk rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            1.339     1.339    
                         output delay                -1.000     0.339    
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm0
  To Clock:  clk_out1_dcm1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.639ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm0)
  Destination:            fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm1_1)
  Path Group:             clk_out1_dcm1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.509ns  (logic 0.204ns (40.115%)  route 0.305ns (59.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X393Y279                                    0.000     0.000 r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X393Y279       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.305     0.509    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[9]
    SLICE_X393Y280       FDCE                                         r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X393Y280       FDCE (Setup_fdce_C_D)       -0.102     6.148    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  5.639    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_dcm0
  To Clock:  clk_out1_dcm0

Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_dcm0 rise@6.250ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.359ns (25.537%)  route 1.047ns (74.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 4.677 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.636ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.994    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.462    -5.468 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.882    -3.586    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.093    -3.493 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      1.353    -2.140    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X388Y278                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X388Y278       FDPE (Prop_fdpe_C_Q)         0.236    -1.904 f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.564    -1.340    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X388Y279       LUT2 (Prop_lut2_I0_O)        0.123    -1.217 f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.483    -0.734    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_168_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X387Y279       FDPE                                         f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      6.250     6.250 r  
    AE40                                              0.000     6.250 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     6.250    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.811     7.061 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.047    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.428     1.619 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.379    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     3.462 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      1.215     4.677    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X387Y279                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.587     4.090    
                         clock uncertainty           -0.320     3.770    
    SLICE_X387Y279       FDPE (Recov_fdpe_C_PRE)     -0.178     3.592    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.592    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  4.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_dcm0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm0 rise@0.000ns - clk_out1_dcm0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.777%)  route 0.247ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.895    -1.996 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.805    -1.191    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.026    -1.165 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      0.617    -0.548    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X386Y283                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y283       FDPE (Prop_fdpe_C_Q)         0.100    -0.448 f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.247    -0.201    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X385Y283       FDPE                                         f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm0 rise edge)
                                                      0.000     0.000 r  
    AE40                                              0.000     0.000 r  CLK_IN_clk_p
                         net (fo=0)                   0.000     0.000    dcm0/inst/clk_in1_p
    AE40                 IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  dcm0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.030    dcm0/inst/clk_in1_dcm0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.338    -2.308 r  dcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.874    -1.434    dcm0/inst/clk_out1_dcm0
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.030    -1.404 r  dcm0/inst/clkout1_buf/O
                         net (fo=892245, routed)      0.822    -0.582    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X385Y283                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.066    -0.516    
    SLICE_X385Y283       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.588    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_dcm1_1
  To Clock:  clk_out1_dcm1_1

Setup :            0  Failing Endpoints,  Worst Slack       98.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.052ns  (required time - arrival time)
  Source:                 fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_dcm1_1 rise@100.000ns - clk_out1_dcm1_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.266ns (21.608%)  route 0.965ns (78.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 99.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.835ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.647     0.647 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.728    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.437    -5.709 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.864    -3.845    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.093    -3.752 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         2.361    -1.391    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLR Crossing[3->1]
    SLICE_X399Y284                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X399Y284       FDRE (Prop_fdre_C_Q)         0.223    -1.168 r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343    -0.826    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X399Y283       LUT2 (Prop_lut2_I1_O)        0.043    -0.783 f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.622    -0.160    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_168_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X391Y279       FDPE                                         f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm1_1 rise edge)
                                                    100.000   100.000 r  
    D20                                               0.000   100.000 r  clk5MHz
                         net (fo=0)                   0.000   100.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.540   100.540 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   101.526    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.404    95.122 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.742    96.864    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.083    96.947 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         2.103    99.050    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLR Crossing[3->1]
    SLICE_X391Y279                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.561    98.489    
                         clock uncertainty           -0.419    98.069    
    SLICE_X391Y279       FDPE (Recov_fdpe_C_PRE)     -0.178    97.891    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         97.891    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                 98.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_dcm1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm1_1 rise@0.000ns - clk_out1_dcm1_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.157ns (28.236%)  route 0.399ns (71.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.656    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.879    -2.223 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.794    -1.429    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         1.025    -0.378    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLR Crossing[3->1]
    SLICE_X399Y283                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X399Y283       FDPE (Prop_fdpe_C_Q)         0.091    -0.287 f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.061    -0.226    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X399Y283       LUT2 (Prop_lut2_I0_O)        0.066    -0.160 f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.338     0.178    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_168_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X391Y279       FDPE                                         f  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm1_1 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk5MHz
                         net (fo=0)                   0.000     0.000    dcm1/inst/clk_in1
    D20                  IBUF (Prop_ibuf_I_O)         0.320     0.320 r  dcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.873    dcm1/inst/clk_in1_dcm1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.321    -2.448 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.862    -1.586    dcm1/inst/clk_out1_dcm1
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030    -1.556 r  dcm1/inst/clkout1_buf/O
                         net (fo=649, routed)         1.292    -0.264    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLR Crossing[3->1]
    SLICE_X391Y279                                                    r  fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.118    -0.382    
    SLICE_X391Y279       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.454    fifo_generator1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.632    





