[INF:CM0023] Creating log file ../../build/regression/MultContAssign/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<512> s<511> l<3:1> el<1:3>
n<> u<1> t<Module_keyword> p<5> s<2> l<3:1> el<3:7>
n<top> u<2> t<StringConst> p<5> s<4> l<3:8> el<3:11>
n<> u<3> t<Port> p<4> l<3:12> el<3:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<3:11> el<3:13>
n<> u<5> t<Module_nonansi_header> p<381> c<1> s<18> l<3:1> el<3:14>
n<> u<6> t<IntegerAtomType_Int> p<7> l<5:2> el<5:5>
n<> u<7> t<Data_type> p<11> c<6> s<10> l<5:2> el<5:5>
n<v> u<8> t<StringConst> p<9> l<5:6> el<5:7>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<5:6> el<5:7>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<5:6> el<5:7>
n<> u<11> t<Variable_declaration> p<12> c<7> l<5:2> el<5:8>
n<> u<12> t<Data_declaration> p<13> c<11> l<5:2> el<5:8>
n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<5:2> el<5:8>
n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<5:2> el<5:8>
n<> u<15> t<Module_common_item> p<16> c<14> l<5:2> el<5:8>
n<> u<16> t<Module_or_generate_item> p<17> c<15> l<5:2> el<5:8>
n<> u<17> t<Non_port_module_item> p<18> c<16> l<5:2> el<5:8>
n<> u<18> t<Module_item> p<381> c<17> s<37> l<5:2> el<5:8>
n<> u<19> t<Weak1> p<21> l<6:20> el<6:25>
n<> u<20> t<HighZ0> p<21> s<19> l<6:12> el<6:18>
n<> u<21> t<Drive_strength> p<33> c<20> s<32> l<6:11> el<6:26>
n<inout_i1> u<22> t<StringConst> p<23> l<6:30> el<6:38>
n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<6:30> el<6:38>
n<> u<24> t<Constant_bit_select> p<25> l<6:39> el<6:39>
n<> u<25> t<Constant_select> p<26> c<24> l<6:39> el<6:39>
n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<6:30> el<6:38>
n<pu> u<27> t<StringConst> p<28> l<6:41> el<6:43>
n<> u<28> t<Primary_literal> p<29> c<27> l<6:41> el<6:43>
n<> u<29> t<Primary> p<30> c<28> l<6:41> el<6:43>
n<> u<30> t<Expression> p<31> c<29> l<6:41> el<6:43>
n<> u<31> t<Net_assignment> p<32> c<26> l<6:30> el<6:43>
n<> u<32> t<List_of_net_assignments> p<33> c<31> l<6:30> el<6:43>
n<> u<33> t<Continuous_assign> p<34> c<21> l<6:4> el<6:44>
n<> u<34> t<Module_common_item> p<35> c<33> l<6:4> el<6:44>
n<> u<35> t<Module_or_generate_item> p<36> c<34> l<6:4> el<6:44>
n<> u<36> t<Non_port_module_item> p<37> c<35> l<6:4> el<6:44>
n<> u<37> t<Module_item> p<381> c<36> s<58> l<6:4> el<6:44>
n<> u<38> t<Weak0> p<40> s<39> l<7:12> el<7:17>
n<> u<39> t<HighZ1> p<40> l<7:19> el<7:25>
n<> u<40> t<Drive_strength> p<54> c<38> s<53> l<7:11> el<7:26>
n<inout_i1> u<41> t<StringConst> p<42> l<7:30> el<7:38>
n<> u<42> t<Ps_or_hierarchical_identifier> p<45> c<41> s<44> l<7:30> el<7:38>
n<> u<43> t<Constant_bit_select> p<44> l<7:39> el<7:39>
n<> u<44> t<Constant_select> p<45> c<43> l<7:39> el<7:39>
n<> u<45> t<Net_lvalue> p<52> c<42> s<51> l<7:30> el<7:38>
n<pd> u<46> t<StringConst> p<47> l<7:42> el<7:44>
n<> u<47> t<Primary_literal> p<48> c<46> l<7:42> el<7:44>
n<> u<48> t<Primary> p<49> c<47> l<7:42> el<7:44>
n<> u<49> t<Expression> p<51> c<48> l<7:42> el<7:44>
n<> u<50> t<Unary_Tilda> p<51> s<49> l<7:41> el<7:42>
n<> u<51> t<Expression> p<52> c<50> l<7:41> el<7:44>
n<> u<52> t<Net_assignment> p<53> c<45> l<7:30> el<7:44>
n<> u<53> t<List_of_net_assignments> p<54> c<52> l<7:30> el<7:44>
n<> u<54> t<Continuous_assign> p<55> c<40> l<7:4> el<7:45>
n<> u<55> t<Module_common_item> p<56> c<54> l<7:4> el<7:45>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<7:4> el<7:45>
n<> u<57> t<Non_port_module_item> p<58> c<56> l<7:4> el<7:45>
n<> u<58> t<Module_item> p<381> c<57> s<74> l<7:4> el<7:45>
n<v> u<59> t<StringConst> p<60> l<9:9> el<9:10>
n<> u<60> t<Ps_or_hierarchical_identifier> p<63> c<59> s<62> l<9:9> el<9:10>
n<> u<61> t<Constant_bit_select> p<62> l<9:11> el<9:11>
n<> u<62> t<Constant_select> p<63> c<61> l<9:11> el<9:11>
n<> u<63> t<Net_lvalue> p<68> c<60> s<67> l<9:9> el<9:10>
n<12> u<64> t<IntConst> p<65> l<9:13> el<9:15>
n<> u<65> t<Primary_literal> p<66> c<64> l<9:13> el<9:15>
n<> u<66> t<Primary> p<67> c<65> l<9:13> el<9:15>
n<> u<67> t<Expression> p<68> c<66> l<9:13> el<9:15>
n<> u<68> t<Net_assignment> p<69> c<63> l<9:9> el<9:15>
n<> u<69> t<List_of_net_assignments> p<70> c<68> l<9:9> el<9:15>
n<> u<70> t<Continuous_assign> p<71> c<69> l<9:2> el<9:16>
n<> u<71> t<Module_common_item> p<72> c<70> l<9:2> el<9:16>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<9:2> el<9:16>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<9:2> el<9:16>
n<> u<74> t<Module_item> p<381> c<73> s<90> l<9:2> el<9:16>
n<v> u<75> t<StringConst> p<76> l<10:9> el<10:10>
n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<10:9> el<10:10>
n<> u<77> t<Constant_bit_select> p<78> l<10:11> el<10:11>
n<> u<78> t<Constant_select> p<79> c<77> l<10:11> el<10:11>
n<> u<79> t<Net_lvalue> p<84> c<76> s<83> l<10:9> el<10:10>
n<13> u<80> t<IntConst> p<81> l<10:13> el<10:15>
n<> u<81> t<Primary_literal> p<82> c<80> l<10:13> el<10:15>
n<> u<82> t<Primary> p<83> c<81> l<10:13> el<10:15>
n<> u<83> t<Expression> p<84> c<82> l<10:13> el<10:15>
n<> u<84> t<Net_assignment> p<85> c<79> l<10:9> el<10:15>
n<> u<85> t<List_of_net_assignments> p<86> c<84> l<10:9> el<10:15>
n<> u<86> t<Continuous_assign> p<87> c<85> l<10:2> el<10:16>
n<> u<87> t<Module_common_item> p<88> c<86> l<10:2> el<10:16>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<10:2> el<10:16>
n<> u<89> t<Non_port_module_item> p<90> c<88> l<10:2> el<10:16>
n<> u<90> t<Module_item> p<381> c<89> s<109> l<10:2> el<10:16>
n<> u<91> t<Weak0> p<93> s<92> l<13:12> el<13:17>
n<> u<92> t<Weak1> p<93> l<13:19> el<13:24>
n<> u<93> t<Drive_strength> p<105> c<91> s<104> l<13:11> el<13:25>
n<inout_i2> u<94> t<StringConst> p<95> l<13:29> el<13:37>
n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<13:29> el<13:37>
n<> u<96> t<Constant_bit_select> p<97> l<13:38> el<13:38>
n<> u<97> t<Constant_select> p<98> c<96> l<13:38> el<13:38>
n<> u<98> t<Net_lvalue> p<103> c<95> s<102> l<13:29> el<13:37>
n<pu> u<99> t<StringConst> p<100> l<13:40> el<13:42>
n<> u<100> t<Primary_literal> p<101> c<99> l<13:40> el<13:42>
n<> u<101> t<Primary> p<102> c<100> l<13:40> el<13:42>
n<> u<102> t<Expression> p<103> c<101> l<13:40> el<13:42>
n<> u<103> t<Net_assignment> p<104> c<98> l<13:29> el<13:42>
n<> u<104> t<List_of_net_assignments> p<105> c<103> l<13:29> el<13:42>
n<> u<105> t<Continuous_assign> p<106> c<93> l<13:4> el<13:43>
n<> u<106> t<Module_common_item> p<107> c<105> l<13:4> el<13:43>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<13:4> el<13:43>
n<> u<108> t<Non_port_module_item> p<109> c<107> l<13:4> el<13:43>
n<> u<109> t<Module_item> p<381> c<108> s<130> l<13:4> el<13:43>
n<> u<110> t<Weak0> p<112> l<14:19> el<14:24>
n<> u<111> t<Weak1> p<112> s<110> l<14:12> el<14:17>
n<> u<112> t<Drive_strength> p<126> c<111> s<125> l<14:11> el<14:25>
n<inout_i2> u<113> t<StringConst> p<114> l<14:30> el<14:38>
n<> u<114> t<Ps_or_hierarchical_identifier> p<117> c<113> s<116> l<14:30> el<14:38>
n<> u<115> t<Constant_bit_select> p<116> l<14:39> el<14:39>
n<> u<116> t<Constant_select> p<117> c<115> l<14:39> el<14:39>
n<> u<117> t<Net_lvalue> p<124> c<114> s<123> l<14:30> el<14:38>
n<pd> u<118> t<StringConst> p<119> l<14:42> el<14:44>
n<> u<119> t<Primary_literal> p<120> c<118> l<14:42> el<14:44>
n<> u<120> t<Primary> p<121> c<119> l<14:42> el<14:44>
n<> u<121> t<Expression> p<123> c<120> l<14:42> el<14:44>
n<> u<122> t<Unary_Tilda> p<123> s<121> l<14:41> el<14:42>
n<> u<123> t<Expression> p<124> c<122> l<14:41> el<14:44>
n<> u<124> t<Net_assignment> p<125> c<117> l<14:30> el<14:44>
n<> u<125> t<List_of_net_assignments> p<126> c<124> l<14:30> el<14:44>
n<> u<126> t<Continuous_assign> p<127> c<112> l<14:4> el<14:45>
n<> u<127> t<Module_common_item> p<128> c<126> l<14:4> el<14:45>
n<> u<128> t<Module_or_generate_item> p<129> c<127> l<14:4> el<14:45>
n<> u<129> t<Non_port_module_item> p<130> c<128> l<14:4> el<14:45>
n<> u<130> t<Module_item> p<381> c<129> s<182> l<14:4> el<14:45>
n<0> u<131> t<IntConst> p<132> l<17:8> el<17:9>
n<> u<132> t<Primary_literal> p<133> c<131> l<17:8> el<17:9>
n<> u<133> t<Constant_primary> p<134> c<132> l<17:8> el<17:9>
n<> u<134> t<Constant_expression> p<177> c<133> s<153> l<17:8> el<17:9>
n<> u<135> t<Weak0> p<137> s<136> l<17:19> el<17:24>
n<> u<136> t<Weak1> p<137> l<17:26> el<17:31>
n<> u<137> t<Drive_strength> p<149> c<135> s<148> l<17:18> el<17:32>
n<inout_i3> u<138> t<StringConst> p<139> l<17:36> el<17:44>
n<> u<139> t<Ps_or_hierarchical_identifier> p<142> c<138> s<141> l<17:36> el<17:44>
n<> u<140> t<Constant_bit_select> p<141> l<17:45> el<17:45>
n<> u<141> t<Constant_select> p<142> c<140> l<17:45> el<17:45>
n<> u<142> t<Net_lvalue> p<147> c<139> s<146> l<17:36> el<17:44>
n<pu> u<143> t<StringConst> p<144> l<17:47> el<17:49>
n<> u<144> t<Primary_literal> p<145> c<143> l<17:47> el<17:49>
n<> u<145> t<Primary> p<146> c<144> l<17:47> el<17:49>
n<> u<146> t<Expression> p<147> c<145> l<17:47> el<17:49>
n<> u<147> t<Net_assignment> p<148> c<142> l<17:36> el<17:49>
n<> u<148> t<List_of_net_assignments> p<149> c<147> l<17:36> el<17:49>
n<> u<149> t<Continuous_assign> p<150> c<137> l<17:11> el<17:50>
n<> u<150> t<Module_common_item> p<151> c<149> l<17:11> el<17:50>
n<> u<151> t<Module_or_generate_item> p<152> c<150> l<17:11> el<17:50>
n<> u<152> t<Generate_item> p<153> c<151> l<17:11> el<17:50>
n<> u<153> t<Generate_block> p<177> c<152> s<176> l<17:11> el<17:50>
n<> u<154> t<Weak0> p<156> l<18:24> el<18:29>
n<> u<155> t<Weak1> p<156> s<154> l<18:17> el<18:22>
n<> u<156> t<Drive_strength> p<170> c<155> s<169> l<18:16> el<18:30>
n<inout_i3> u<157> t<StringConst> p<158> l<18:35> el<18:43>
n<> u<158> t<Ps_or_hierarchical_identifier> p<161> c<157> s<160> l<18:35> el<18:43>
n<> u<159> t<Constant_bit_select> p<160> l<18:44> el<18:44>
n<> u<160> t<Constant_select> p<161> c<159> l<18:44> el<18:44>
n<> u<161> t<Net_lvalue> p<168> c<158> s<167> l<18:35> el<18:43>
n<pd> u<162> t<StringConst> p<163> l<18:47> el<18:49>
n<> u<163> t<Primary_literal> p<164> c<162> l<18:47> el<18:49>
n<> u<164> t<Primary> p<165> c<163> l<18:47> el<18:49>
n<> u<165> t<Expression> p<167> c<164> l<18:47> el<18:49>
n<> u<166> t<Unary_Tilda> p<167> s<165> l<18:46> el<18:47>
n<> u<167> t<Expression> p<168> c<166> l<18:46> el<18:49>
n<> u<168> t<Net_assignment> p<169> c<161> l<18:35> el<18:49>
n<> u<169> t<List_of_net_assignments> p<170> c<168> l<18:35> el<18:49>
n<> u<170> t<Continuous_assign> p<171> c<156> l<18:9> el<18:50>
n<> u<171> t<Module_common_item> p<172> c<170> l<18:9> el<18:50>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<18:9> el<18:50>
n<> u<173> t<Generate_item> p<174> c<172> l<18:9> el<18:50>
n<> u<174> t<Generate_block> p<177> c<173> l<18:9> el<18:50>
n<> u<175> t<IF> p<177> s<134> l<17:4> el<17:6>
n<> u<176> t<Else> p<177> s<174> l<18:4> el<18:8>
n<> u<177> t<If_generate_construct> p<178> c<175> l<17:4> el<18:50>
n<> u<178> t<Conditional_generate_construct> p<179> c<177> l<17:4> el<18:50>
n<> u<179> t<Module_common_item> p<180> c<178> l<17:4> el<18:50>
n<> u<180> t<Module_or_generate_item> p<181> c<179> l<17:4> el<18:50>
n<> u<181> t<Non_port_module_item> p<182> c<180> l<17:4> el<18:50>
n<> u<182> t<Module_item> p<381> c<181> s<215> l<17:4> el<18:50>
n<out> u<183> t<StringConst> p<184> l<21:17> el<21:20>
n<> u<184> t<Ps_or_hierarchical_identifier> p<187> c<183> s<186> l<21:17> el<21:20>
n<> u<185> t<Constant_bit_select> p<186> l<21:21> el<21:21>
n<> u<186> t<Constant_select> p<187> c<185> l<21:21> el<21:21>
n<> u<187> t<Net_lvalue> p<209> c<184> s<208> l<21:17> el<21:20>
n<sel> u<188> t<StringConst> p<189> l<21:24> el<21:27>
n<> u<189> t<Primary_literal> p<190> c<188> l<21:24> el<21:27>
n<> u<190> t<Primary> p<191> c<189> l<21:24> el<21:27>
n<> u<191> t<Expression> p<197> c<190> s<196> l<21:24> el<21:27>
n<2'b00> u<192> t<IntConst> p<193> l<21:31> el<21:36>
n<> u<193> t<Primary_literal> p<194> c<192> l<21:31> el<21:36>
n<> u<194> t<Primary> p<195> c<193> l<21:31> el<21:36>
n<> u<195> t<Expression> p<197> c<194> l<21:31> el<21:36>
n<> u<196> t<BinOp_Equiv> p<197> s<195> l<21:28> el<21:30>
n<> u<197> t<Expression> p<198> c<191> l<21:24> el<21:36>
n<> u<198> t<Expression> p<208> c<197> s<207> l<21:23> el<21:37>
n<v0> u<199> t<StringConst> p<200> l<21:39> el<21:41>
n<> u<200> t<Primary_literal> p<201> c<199> l<21:39> el<21:41>
n<> u<201> t<Primary> p<202> c<200> l<21:39> el<21:41>
n<> u<202> t<Expression> p<208> c<201> s<206> l<21:39> el<21:41>
n<2'bz> u<203> t<IntConst> p<204> l<21:44> el<21:48>
n<> u<204> t<Primary_literal> p<205> c<203> l<21:44> el<21:48>
n<> u<205> t<Primary> p<206> c<204> l<21:44> el<21:48>
n<> u<206> t<Expression> p<208> c<205> l<21:44> el<21:48>
n<> u<207> t<Qmark> p<208> s<202> l<21:37> el<21:38>
n<> u<208> t<Expression> p<209> c<198> l<21:23> el<21:48>
n<> u<209> t<Net_assignment> p<210> c<187> l<21:17> el<21:48>
n<> u<210> t<List_of_net_assignments> p<211> c<209> l<21:17> el<21:48>
n<> u<211> t<Continuous_assign> p<212> c<210> l<21:7> el<21:49>
n<> u<212> t<Module_common_item> p<213> c<211> l<21:7> el<21:49>
n<> u<213> t<Module_or_generate_item> p<214> c<212> l<21:7> el<21:49>
n<> u<214> t<Non_port_module_item> p<215> c<213> l<21:7> el<21:49>
n<> u<215> t<Module_item> p<381> c<214> s<248> l<21:7> el<21:49>
n<out> u<216> t<StringConst> p<217> l<22:17> el<22:20>
n<> u<217> t<Ps_or_hierarchical_identifier> p<220> c<216> s<219> l<22:17> el<22:20>
n<> u<218> t<Constant_bit_select> p<219> l<22:21> el<22:21>
n<> u<219> t<Constant_select> p<220> c<218> l<22:21> el<22:21>
n<> u<220> t<Net_lvalue> p<242> c<217> s<241> l<22:17> el<22:20>
n<sel> u<221> t<StringConst> p<222> l<22:24> el<22:27>
n<> u<222> t<Primary_literal> p<223> c<221> l<22:24> el<22:27>
n<> u<223> t<Primary> p<224> c<222> l<22:24> el<22:27>
n<> u<224> t<Expression> p<230> c<223> s<229> l<22:24> el<22:27>
n<2'b01> u<225> t<IntConst> p<226> l<22:31> el<22:36>
n<> u<226> t<Primary_literal> p<227> c<225> l<22:31> el<22:36>
n<> u<227> t<Primary> p<228> c<226> l<22:31> el<22:36>
n<> u<228> t<Expression> p<230> c<227> l<22:31> el<22:36>
n<> u<229> t<BinOp_Equiv> p<230> s<228> l<22:28> el<22:30>
n<> u<230> t<Expression> p<231> c<224> l<22:24> el<22:36>
n<> u<231> t<Expression> p<241> c<230> s<240> l<22:23> el<22:37>
n<v1> u<232> t<StringConst> p<233> l<22:39> el<22:41>
n<> u<233> t<Primary_literal> p<234> c<232> l<22:39> el<22:41>
n<> u<234> t<Primary> p<235> c<233> l<22:39> el<22:41>
n<> u<235> t<Expression> p<241> c<234> s<239> l<22:39> el<22:41>
n<2'bz> u<236> t<IntConst> p<237> l<22:44> el<22:48>
n<> u<237> t<Primary_literal> p<238> c<236> l<22:44> el<22:48>
n<> u<238> t<Primary> p<239> c<237> l<22:44> el<22:48>
n<> u<239> t<Expression> p<241> c<238> l<22:44> el<22:48>
n<> u<240> t<Qmark> p<241> s<235> l<22:37> el<22:38>
n<> u<241> t<Expression> p<242> c<231> l<22:23> el<22:48>
n<> u<242> t<Net_assignment> p<243> c<220> l<22:17> el<22:48>
n<> u<243> t<List_of_net_assignments> p<244> c<242> l<22:17> el<22:48>
n<> u<244> t<Continuous_assign> p<245> c<243> l<22:7> el<22:49>
n<> u<245> t<Module_common_item> p<246> c<244> l<22:7> el<22:49>
n<> u<246> t<Module_or_generate_item> p<247> c<245> l<22:7> el<22:49>
n<> u<247> t<Non_port_module_item> p<248> c<246> l<22:7> el<22:49>
n<> u<248> t<Module_item> p<381> c<247> s<267> l<22:7> el<22:49>
n<> u<249> t<Pull0> p<251> l<24:26> el<24:31>
n<> u<250> t<Pull1> p<251> s<249> l<24:19> el<24:24>
n<> u<251> t<Drive_strength> p<263> c<250> s<262> l<24:18> el<24:32>
n<pull_up_1> u<252> t<StringConst> p<253> l<24:33> el<24:42>
n<> u<253> t<Ps_or_hierarchical_identifier> p<256> c<252> s<255> l<24:33> el<24:42>
n<> u<254> t<Constant_bit_select> p<255> l<24:43> el<24:43>
n<> u<255> t<Constant_select> p<256> c<254> l<24:43> el<24:43>
n<> u<256> t<Net_lvalue> p<261> c<253> s<260> l<24:33> el<24:42>
n<> u<257> t<Number_1Tickb1> p<258> l<24:45> el<24:49>
n<> u<258> t<Primary_literal> p<259> c<257> l<24:45> el<24:49>
n<> u<259> t<Primary> p<260> c<258> l<24:45> el<24:49>
n<> u<260> t<Expression> p<261> c<259> l<24:45> el<24:49>
n<> u<261> t<Net_assignment> p<262> c<256> l<24:33> el<24:49>
n<> u<262> t<List_of_net_assignments> p<263> c<261> l<24:33> el<24:49>
n<> u<263> t<Continuous_assign> p<264> c<251> l<24:7> el<24:50>
n<> u<264> t<Module_common_item> p<265> c<263> l<24:7> el<24:50>
n<> u<265> t<Module_or_generate_item> p<266> c<264> l<24:7> el<24:50>
n<> u<266> t<Non_port_module_item> p<267> c<265> l<24:7> el<24:50>
n<> u<267> t<Module_item> p<381> c<266> s<294> l<24:7> el<24:50>
n<pull_up_1> u<268> t<StringConst> p<269> l<26:18> el<26:27>
n<> u<269> t<Ps_or_hierarchical_identifier> p<272> c<268> s<271> l<26:18> el<26:27>
n<> u<270> t<Constant_bit_select> p<271> l<26:28> el<26:28>
n<> u<271> t<Constant_select> p<272> c<270> l<26:28> el<26:28>
n<> u<272> t<Net_lvalue> p<288> c<269> s<287> l<26:18> el<26:27>
n<driver_1_en> u<273> t<StringConst> p<274> l<26:31> el<26:42>
n<> u<274> t<Primary_literal> p<275> c<273> l<26:31> el<26:42>
n<> u<275> t<Primary> p<276> c<274> l<26:31> el<26:42>
n<> u<276> t<Expression> p<277> c<275> l<26:31> el<26:42>
n<> u<277> t<Expression> p<287> c<276> s<286> l<26:30> el<26:43>
n<driver_1> u<278> t<StringConst> p<279> l<26:46> el<26:54>
n<> u<279> t<Primary_literal> p<280> c<278> l<26:46> el<26:54>
n<> u<280> t<Primary> p<281> c<279> l<26:46> el<26:54>
n<> u<281> t<Expression> p<287> c<280> s<285> l<26:46> el<26:54>
n<1'bz> u<282> t<IntConst> p<283> l<26:57> el<26:61>
n<> u<283> t<Primary_literal> p<284> c<282> l<26:57> el<26:61>
n<> u<284> t<Primary> p<285> c<283> l<26:57> el<26:61>
n<> u<285> t<Expression> p<287> c<284> l<26:57> el<26:61>
n<> u<286> t<Qmark> p<287> s<281> l<26:44> el<26:45>
n<> u<287> t<Expression> p<288> c<277> l<26:30> el<26:61>
n<> u<288> t<Net_assignment> p<289> c<272> l<26:18> el<26:61>
n<> u<289> t<List_of_net_assignments> p<290> c<288> l<26:18> el<26:61>
n<> u<290> t<Continuous_assign> p<291> c<289> l<26:7> el<26:62>
n<> u<291> t<Module_common_item> p<292> c<290> l<26:7> el<26:62>
n<> u<292> t<Module_or_generate_item> p<293> c<291> l<26:7> el<26:62>
n<> u<293> t<Non_port_module_item> p<294> c<292> l<26:7> el<26:62>
n<> u<294> t<Module_item> p<381> c<293> s<311> l<26:7> el<26:62>
n<> u<295> t<Data_type_or_implicit> p<305> s<304> l<29:11> el<29:11>
n<NUM_WAYS> u<296> t<StringConst> p<303> s<302> l<29:11> el<29:19>
n<1> u<297> t<IntConst> p<298> l<29:22> el<29:23>
n<> u<298> t<Primary_literal> p<299> c<297> l<29:22> el<29:23>
n<> u<299> t<Constant_primary> p<300> c<298> l<29:22> el<29:23>
n<> u<300> t<Constant_expression> p<301> c<299> l<29:22> el<29:23>
n<> u<301> t<Constant_mintypmax_expression> p<302> c<300> l<29:22> el<29:23>
n<> u<302> t<Constant_param_expression> p<303> c<301> l<29:22> el<29:23>
n<> u<303> t<Param_assignment> p<304> c<296> l<29:11> el<29:23>
n<> u<304> t<List_of_param_assignments> p<305> c<303> l<29:11> el<29:23>
n<> u<305> t<Parameter_declaration> p<306> c<295> l<29:1> el<29:23>
n<> u<306> t<Package_or_generate_item_declaration> p<307> c<305> l<29:1> el<29:24>
n<> u<307> t<Module_or_generate_item_declaration> p<308> c<306> l<29:1> el<29:24>
n<> u<308> t<Module_common_item> p<309> c<307> l<29:1> el<29:24>
n<> u<309> t<Module_or_generate_item> p<310> c<308> l<29:1> el<29:24>
n<> u<310> t<Non_port_module_item> p<311> c<309> l<29:1> el<29:24>
n<> u<311> t<Module_item> p<381> c<310> s<380> l<29:1> el<29:24>
n<NUM_WAYS> u<312> t<StringConst> p<313> l<31:10> el<31:18>
n<> u<313> t<Primary_literal> p<314> c<312> l<31:10> el<31:18>
n<> u<314> t<Constant_primary> p<315> c<313> l<31:10> el<31:18>
n<> u<315> t<Constant_expression> p<371> c<314> s<338> l<31:10> el<31:18>
n<1> u<316> t<IntConst> p<317> l<32:8> el<32:9>
n<> u<317> t<Primary_literal> p<318> c<316> l<32:8> el<32:9>
n<> u<318> t<Constant_primary> p<319> c<317> l<32:8> el<32:9>
n<> u<319> t<Constant_expression> p<338> c<318> s<337> l<32:8> el<32:9>
n<fill_way> u<320> t<StringConst> p<321> l<34:19> el<34:27>
n<> u<321> t<Ps_or_hierarchical_identifier> p<324> c<320> s<323> l<34:19> el<34:27>
n<> u<322> t<Constant_bit_select> p<323> l<34:28> el<34:28>
n<> u<323> t<Constant_select> p<324> c<322> l<34:28> el<34:28>
n<> u<324> t<Net_lvalue> p<329> c<321> s<328> l<34:19> el<34:27>
n<0> u<325> t<IntConst> p<326> l<34:30> el<34:31>
n<> u<326> t<Primary_literal> p<327> c<325> l<34:30> el<34:31>
n<> u<327> t<Primary> p<328> c<326> l<34:30> el<34:31>
n<> u<328> t<Expression> p<329> c<327> l<34:30> el<34:31>
n<> u<329> t<Net_assignment> p<330> c<324> l<34:19> el<34:31>
n<> u<330> t<List_of_net_assignments> p<331> c<329> l<34:19> el<34:31>
n<> u<331> t<Continuous_assign> p<332> c<330> l<34:12> el<34:32>
n<> u<332> t<Module_common_item> p<333> c<331> l<34:12> el<34:32>
n<> u<333> t<Module_or_generate_item> p<334> c<332> l<34:12> el<34:32>
n<> u<334> t<Generate_item> p<335> c<333> l<34:12> el<34:32>
n<> u<335> t<Generate_block> p<337> c<334> s<336> l<34:12> el<34:32>
n<> u<336> t<End> p<337> l<36:8> el<36:11>
n<> u<337> t<Generate_block> p<338> c<335> l<33:8> el<36:11>
n<> u<338> t<Case_generate_item> p<371> c<319> s<369> l<32:8> el<36:11>
n<2> u<339> t<IntConst> p<340> l<37:8> el<37:9>
n<> u<340> t<Primary_literal> p<341> c<339> l<37:8> el<37:9>
n<> u<341> t<Constant_primary> p<342> c<340> l<37:8> el<37:9>
n<> u<342> t<Constant_expression> p<369> c<341> s<368> l<37:8> el<37:9>
n<fill_way> u<343> t<StringConst> p<344> l<39:19> el<39:27>
n<> u<344> t<Ps_or_hierarchical_identifier> p<347> c<343> s<346> l<39:19> el<39:27>
n<> u<345> t<Constant_bit_select> p<346> l<39:28> el<39:28>
n<> u<346> t<Constant_select> p<347> c<345> l<39:28> el<39:28>
n<> u<347> t<Net_lvalue> p<360> c<344> s<359> l<39:19> el<39:27>
n<lru_flags> u<348> t<StringConst> p<355> s<354> l<39:31> el<39:40>
n<0> u<349> t<IntConst> p<350> l<39:41> el<39:42>
n<> u<350> t<Primary_literal> p<351> c<349> l<39:41> el<39:42>
n<> u<351> t<Primary> p<352> c<350> l<39:41> el<39:42>
n<> u<352> t<Expression> p<353> c<351> l<39:41> el<39:42>
n<> u<353> t<Bit_select> p<354> c<352> l<39:40> el<39:43>
n<> u<354> t<Select> p<355> c<353> l<39:40> el<39:43>
n<> u<355> t<Complex_func_call> p<356> c<348> l<39:31> el<39:43>
n<> u<356> t<Primary> p<357> c<355> l<39:31> el<39:43>
n<> u<357> t<Expression> p<359> c<356> l<39:31> el<39:43>
n<> u<358> t<Unary_Not> p<359> s<357> l<39:30> el<39:31>
n<> u<359> t<Expression> p<360> c<358> l<39:30> el<39:43>
n<> u<360> t<Net_assignment> p<361> c<347> l<39:19> el<39:43>
n<> u<361> t<List_of_net_assignments> p<362> c<360> l<39:19> el<39:43>
n<> u<362> t<Continuous_assign> p<363> c<361> l<39:12> el<39:44>
n<> u<363> t<Module_common_item> p<364> c<362> l<39:12> el<39:44>
n<> u<364> t<Module_or_generate_item> p<365> c<363> l<39:12> el<39:44>
n<> u<365> t<Generate_item> p<366> c<364> l<39:12> el<39:44>
n<> u<366> t<Generate_block> p<368> c<365> s<367> l<39:12> el<39:44>
n<> u<367> t<End> p<368> l<41:8> el<41:11>
n<> u<368> t<Generate_block> p<369> c<366> l<38:8> el<41:11>
n<> u<369> t<Case_generate_item> p<371> c<342> s<370> l<37:8> el<41:11>
n<> u<370> t<Endcase> p<371> l<42:4> el<42:11>
n<> u<371> t<Case_generate_construct> p<372> c<315> l<31:4> el<42:11>
n<> u<372> t<Conditional_generate_construct> p<373> c<371> l<31:4> el<42:11>
n<> u<373> t<Module_common_item> p<374> c<372> l<31:4> el<42:11>
n<> u<374> t<Module_or_generate_item> p<375> c<373> l<31:4> el<42:11>
n<> u<375> t<Generate_item> p<376> c<374> l<31:4> el<42:11>
n<> u<376> t<Generate_block> p<378> c<375> s<377> l<31:4> el<42:11>
n<> u<377> t<Endgenerate> p<378> l<43:1> el<43:12>
n<> u<378> t<Generate_region> p<379> c<376> l<30:1> el<43:12>
n<> u<379> t<Non_port_module_item> p<380> c<378> l<30:1> el<43:12>
n<> u<380> t<Module_item> p<381> c<379> l<30:1> el<43:12>
n<> u<381> t<Module_declaration> p<382> c<5> l<3:1> el<45:10>
n<> u<382> t<Description> p<511> c<381> s<448> l<3:1> el<45:10>
n<> u<383> t<Module_keyword> p<404> s<384> l<48:1> el<48:7>
n<wandwor_test0> u<384> t<StringConst> p<404> s<403> l<48:8> el<48:21>
n<A> u<385> t<StringConst> p<388> s<387> l<48:23> el<48:24>
n<> u<386> t<Constant_bit_select> p<387> l<48:24> el<48:24>
n<> u<387> t<Constant_select> p<388> c<386> l<48:24> el<48:24>
n<> u<388> t<Port_reference> p<389> c<385> l<48:23> el<48:24>
n<> u<389> t<Port_expression> p<390> c<388> l<48:23> el<48:24>
n<> u<390> t<Port> p<403> c<389> s<396> l<48:23> el<48:24>
n<B> u<391> t<StringConst> p<394> s<393> l<48:26> el<48:27>
n<> u<392> t<Constant_bit_select> p<393> l<48:27> el<48:27>
n<> u<393> t<Constant_select> p<394> c<392> l<48:27> el<48:27>
n<> u<394> t<Port_reference> p<395> c<391> l<48:26> el<48:27>
n<> u<395> t<Port_expression> p<396> c<394> l<48:26> el<48:27>
n<> u<396> t<Port> p<403> c<395> s<402> l<48:26> el<48:27>
n<X> u<397> t<StringConst> p<400> s<399> l<48:29> el<48:30>
n<> u<398> t<Constant_bit_select> p<399> l<48:30> el<48:30>
n<> u<399> t<Constant_select> p<400> c<398> l<48:30> el<48:30>
n<> u<400> t<Port_reference> p<401> c<397> l<48:29> el<48:30>
n<> u<401> t<Port_expression> p<402> c<400> l<48:29> el<48:30>
n<> u<402> t<Port> p<403> c<401> l<48:29> el<48:30>
n<> u<403> t<List_of_ports> p<404> c<390> l<48:22> el<48:31>
n<> u<404> t<Module_nonansi_header> p<447> c<383> s<412> l<48:1> el<48:32>
n<> u<405> t<Data_type_or_implicit> p<406> l<49:8> el<49:8>
n<> u<406> t<Net_port_type> p<410> c<405> s<409> l<49:8> el<49:8>
n<A> u<407> t<StringConst> p<409> s<408> l<49:8> el<49:9>
n<B> u<408> t<StringConst> p<409> l<49:11> el<49:12>
n<> u<409> t<List_of_port_identifiers> p<410> c<407> l<49:8> el<49:12>
n<> u<410> t<Input_declaration> p<411> c<406> l<49:2> el<49:12>
n<> u<411> t<Port_declaration> p<412> c<410> l<49:2> el<49:12>
n<> u<412> t<Module_item> p<447> c<411> s<420> l<49:2> el<49:13>
n<> u<413> t<NetType_Wor> p<415> s<414> l<50:9> el<50:12>
n<> u<414> t<Data_type_or_implicit> p<415> l<50:13> el<50:13>
n<> u<415> t<Net_port_type> p<418> c<413> s<417> l<50:9> el<50:12>
n<X> u<416> t<StringConst> p<417> l<50:13> el<50:14>
n<> u<417> t<List_of_port_identifiers> p<418> c<416> l<50:13> el<50:14>
n<> u<418> t<Output_declaration> p<419> c<415> l<50:2> el<50:14>
n<> u<419> t<Port_declaration> p<420> c<418> l<50:2> el<50:14>
n<> u<420> t<Module_item> p<447> c<419> s<446> l<50:2> el<50:15>
n<X> u<421> t<StringConst> p<422> l<52:9> el<52:10>
n<> u<422> t<Ps_or_hierarchical_identifier> p<425> c<421> s<424> l<52:9> el<52:10>
n<> u<423> t<Constant_bit_select> p<424> l<52:11> el<52:11>
n<> u<424> t<Constant_select> p<425> c<423> l<52:11> el<52:11>
n<> u<425> t<Net_lvalue> p<430> c<422> s<429> l<52:9> el<52:10>
n<A> u<426> t<StringConst> p<427> l<52:13> el<52:14>
n<> u<427> t<Primary_literal> p<428> c<426> l<52:13> el<52:14>
n<> u<428> t<Primary> p<429> c<427> l<52:13> el<52:14>
n<> u<429> t<Expression> p<430> c<428> l<52:13> el<52:14>
n<> u<430> t<Net_assignment> p<441> c<425> s<440> l<52:9> el<52:14>
n<X> u<431> t<StringConst> p<432> l<52:16> el<52:17>
n<> u<432> t<Ps_or_hierarchical_identifier> p<435> c<431> s<434> l<52:16> el<52:17>
n<> u<433> t<Constant_bit_select> p<434> l<52:18> el<52:18>
n<> u<434> t<Constant_select> p<435> c<433> l<52:18> el<52:18>
n<> u<435> t<Net_lvalue> p<440> c<432> s<439> l<52:16> el<52:17>
n<B> u<436> t<StringConst> p<437> l<52:20> el<52:21>
n<> u<437> t<Primary_literal> p<438> c<436> l<52:20> el<52:21>
n<> u<438> t<Primary> p<439> c<437> l<52:20> el<52:21>
n<> u<439> t<Expression> p<440> c<438> l<52:20> el<52:21>
n<> u<440> t<Net_assignment> p<441> c<435> l<52:16> el<52:21>
n<> u<441> t<List_of_net_assignments> p<442> c<430> l<52:9> el<52:21>
n<> u<442> t<Continuous_assign> p<443> c<441> l<52:2> el<52:22>
n<> u<443> t<Module_common_item> p<444> c<442> l<52:2> el<52:22>
n<> u<444> t<Module_or_generate_item> p<445> c<443> l<52:2> el<52:22>
n<> u<445> t<Non_port_module_item> p<446> c<444> l<52:2> el<52:22>
n<> u<446> t<Module_item> p<447> c<445> l<52:2> el<52:22>
n<> u<447> t<Module_declaration> p<448> c<404> l<48:1> el<54:10>
n<> u<448> t<Description> p<511> c<447> s<510> l<48:1> el<54:10>
n<> u<449> t<Module_keyword> p<451> s<450> l<57:1> el<57:7>
n<top2> u<450> t<StringConst> p<451> l<57:8> el<57:12>
n<> u<451> t<Module_ansi_header> p<509> c<449> s<462> l<57:1> el<57:13>
n<> u<452> t<NetType_Uwire> p<457> s<453> l<58:3> el<58:8>
n<> u<453> t<Data_type_or_implicit> p<457> s<456> l<58:9> el<58:9>
n<two> u<454> t<StringConst> p<455> l<58:9> el<58:12>
n<> u<455> t<Net_decl_assignment> p<456> c<454> l<58:9> el<58:12>
n<> u<456> t<List_of_net_decl_assignments> p<457> c<455> l<58:9> el<58:12>
n<> u<457> t<Net_declaration> p<458> c<452> l<58:3> el<58:13>
n<> u<458> t<Package_or_generate_item_declaration> p<459> c<457> l<58:3> el<58:13>
n<> u<459> t<Module_or_generate_item_declaration> p<460> c<458> l<58:3> el<58:13>
n<> u<460> t<Module_common_item> p<461> c<459> l<58:3> el<58:13>
n<> u<461> t<Module_or_generate_item> p<462> c<460> l<58:3> el<58:13>
n<> u<462> t<Non_port_module_item> p<509> c<461> s<477> l<58:3> el<58:13>
n<two> u<463> t<StringConst> p<464> l<60:10> el<60:13>
n<> u<464> t<Ps_or_hierarchical_identifier> p<467> c<463> s<466> l<60:10> el<60:13>
n<> u<465> t<Constant_bit_select> p<466> l<60:14> el<60:14>
n<> u<466> t<Constant_select> p<467> c<465> l<60:14> el<60:14>
n<> u<467> t<Net_lvalue> p<472> c<464> s<471> l<60:10> el<60:13>
n<> u<468> t<Number_1Tickb1> p<469> l<60:16> el<60:20>
n<> u<469> t<Primary_literal> p<470> c<468> l<60:16> el<60:20>
n<> u<470> t<Primary> p<471> c<469> l<60:16> el<60:20>
n<> u<471> t<Expression> p<472> c<470> l<60:16> el<60:20>
n<> u<472> t<Net_assignment> p<473> c<467> l<60:10> el<60:20>
n<> u<473> t<List_of_net_assignments> p<474> c<472> l<60:10> el<60:20>
n<> u<474> t<Continuous_assign> p<475> c<473> l<60:3> el<60:21>
n<> u<475> t<Module_common_item> p<476> c<474> l<60:3> el<60:21>
n<> u<476> t<Module_or_generate_item> p<477> c<475> l<60:3> el<60:21>
n<> u<477> t<Non_port_module_item> p<509> c<476> s<492> l<60:3> el<60:21>
n<two> u<478> t<StringConst> p<479> l<61:10> el<61:13>
n<> u<479> t<Ps_or_hierarchical_identifier> p<482> c<478> s<481> l<61:10> el<61:13>
n<> u<480> t<Constant_bit_select> p<481> l<61:14> el<61:14>
n<> u<481> t<Constant_select> p<482> c<480> l<61:14> el<61:14>
n<> u<482> t<Net_lvalue> p<487> c<479> s<486> l<61:10> el<61:13>
n<> u<483> t<Number_1Tickb0> p<484> l<61:16> el<61:20>
n<> u<484> t<Primary_literal> p<485> c<483> l<61:16> el<61:20>
n<> u<485> t<Primary> p<486> c<484> l<61:16> el<61:20>
n<> u<486> t<Expression> p<487> c<485> l<61:16> el<61:20>
n<> u<487> t<Net_assignment> p<488> c<482> l<61:10> el<61:20>
n<> u<488> t<List_of_net_assignments> p<489> c<487> l<61:10> el<61:20>
n<> u<489> t<Continuous_assign> p<490> c<488> l<61:3> el<61:21>
n<> u<490> t<Module_common_item> p<491> c<489> l<61:3> el<61:21>
n<> u<491> t<Module_or_generate_item> p<492> c<490> l<61:3> el<61:21>
n<> u<492> t<Non_port_module_item> p<509> c<491> s<508> l<61:3> el<61:21>
n<> u<493> t<Dollar_keyword> p<500> s<494> l<63:11> el<63:12>
n<display> u<494> t<StringConst> p<500> s<499> l<63:12> el<63:19>
n<"Failed: this should be a compile time error!"> u<495> t<StringLiteral> p<496> l<63:20> el<63:66>
n<> u<496> t<Primary_literal> p<497> c<495> l<63:20> el<63:66>
n<> u<497> t<Primary> p<498> c<496> l<63:20> el<63:66>
n<> u<498> t<Expression> p<499> c<497> l<63:20> el<63:66>
n<> u<499> t<List_of_arguments> p<500> c<498> l<63:20> el<63:66>
n<> u<500> t<Subroutine_call> p<501> c<493> l<63:11> el<63:67>
n<> u<501> t<Subroutine_call_statement> p<502> c<500> l<63:11> el<63:68>
n<> u<502> t<Statement_item> p<503> c<501> l<63:11> el<63:68>
n<> u<503> t<Statement> p<504> c<502> l<63:11> el<63:68>
n<> u<504> t<Statement_or_null> p<505> c<503> l<63:11> el<63:68>
n<> u<505> t<Initial_construct> p<506> c<504> l<63:3> el<63:68>
n<> u<506> t<Module_common_item> p<507> c<505> l<63:3> el<63:68>
n<> u<507> t<Module_or_generate_item> p<508> c<506> l<63:3> el<63:68>
n<> u<508> t<Non_port_module_item> p<509> c<507> l<63:3> el<63:68>
n<> u<509> t<Module_declaration> p<510> c<451> l<57:1> el<64:10>
n<> u<510> t<Description> p<511> c<509> l<57:1> el<64:10>
n<> u<511> t<Source_text> p<512> c<382> l<3:1> el<64:10>
n<> u<512> t<Top_level_rule> l<3:1> el<65:1>
[WRN:PA0205] dut.sv:3: No timescale set for "top".

[WRN:PA0205] dut.sv:48: No timescale set for "wandwor_test0".

[WRN:PA0205] dut.sv:57: No timescale set for "top2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:3: Compile module "work@top".

[INF:CP0303] dut.sv:57: Compile module "work@top2".

[INF:CP0303] dut.sv:48: Compile module "work@wandwor_test0".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:17: Compile generate block "work@top.genblk1".

[INF:CP0335] dut.sv:31: Compile generate block "work@top.genblk2".

[NTE:EL0503] dut.sv:3: Top level module "work@top".

[NTE:EL0503] dut.sv:48: Top level module "work@wandwor_test0".

[NTE:EL0503] dut.sv:57: Top level module "work@top2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[ERR:UH0717] dut.sv:9:9: Multiple continuous assignments to: v,
             dut.sv:10:9: other assignment.

[ERR:UH0717] dut.sv:60:10: Multiple continuous assignments to: two,
             dut.sv:61:10: other assignment.

[INF:UH0708] Writing UHDM DB: ../../build/regression/MultContAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/MultContAssign/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/MultContAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:3:1: , endln:45:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19, parent:work@top
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:NUM_WAYS
    |vpiFullName:work@top.NUM_WAYS
  |vpiParamAssign:
  \_param_assign: , line:29:11, endln:29:23, parent:work@top
    |vpiRhs:
    \_constant: , line:29:22, endln:29:23
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19, parent:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.v), line:5:6, endln:5:7, parent:work@top
    |vpiName:v
    |vpiFullName:work@top.v
  |vpiContAssign:
  \_cont_assign: , line:6:30, endln:6:43, parent:work@top
    |vpiStrength0:1
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:6:41, endln:6:43
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
        |vpiName:pu
        |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:6:30, endln:6:38
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
        |vpiName:inout_i1
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:7:30, endln:7:44, parent:work@top
    |vpiStrength0:8
    |vpiStrength1:1
    |vpiRhs:
    \_operation: , line:7:41, endln:7:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:7:42, endln:7:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
          |vpiName:pd
          |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:7:30, endln:7:38
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
  |vpiContAssign:
  \_cont_assign: , line:9:9, endln:9:15, parent:work@top
    |vpiRhs:
    \_constant: , line:9:13, endln:9:15
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.v), line:9:9, endln:9:10
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7, parent:work@top
        |vpiTypespec:
        \_int_typespec: , line:5:2, endln:5:5
          |vpiSigned:1
        |vpiName:v
        |vpiFullName:work@top.v
        |vpiVisibility:1
  |vpiContAssign:
  \_cont_assign: , line:10:9, endln:10:15, parent:work@top
    |vpiRhs:
    \_constant: , line:10:13, endln:10:15
      |vpiDecompile:13
      |vpiSize:64
      |UINT:13
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.v), line:10:9, endln:10:10
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:13:29, endln:13:42, parent:work@top
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:13:40, endln:13:42
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:13:29, endln:13:37
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
        |vpiName:inout_i2
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:14:30, endln:14:44, parent:work@top
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_operation: , line:14:41, endln:14:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:14:42, endln:14:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:14:30, endln:14:38
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
  |vpiContAssign:
  \_cont_assign: , line:21:17, endln:21:48, parent:work@top
    |vpiRhs:
    \_operation: , line:21:23, endln:21:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:21:24, endln:21:36
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:21:24, endln:21:27
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
            |vpiName:sel
            |vpiNetType:1
        |vpiOperand:
        \_constant: , line:21:31, endln:21:36
          |vpiDecompile:2'b00
          |vpiSize:2
          |BIN:00
          |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@top.v0), line:21:39, endln:21:41
        |vpiName:v0
        |vpiFullName:work@top.v0
        |vpiActual:
        \_logic_net: (v0)
          |vpiName:v0
          |vpiNetType:1
      |vpiOperand:
      \_constant: , line:21:44, endln:21:48
        |vpiDecompile:2'bz
        |vpiSize:2
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out), line:21:17, endln:21:20
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
        |vpiName:out
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:22:17, endln:22:48, parent:work@top
    |vpiRhs:
    \_operation: , line:22:23, endln:22:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:22:24, endln:22:36
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:22:24, endln:22:27
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
        |vpiOperand:
        \_constant: , line:22:31, endln:22:36
          |vpiDecompile:2'b01
          |vpiSize:2
          |BIN:01
          |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@top.v1), line:22:39, endln:22:41
        |vpiName:v1
        |vpiFullName:work@top.v1
        |vpiActual:
        \_logic_net: (v1)
          |vpiName:v1
          |vpiNetType:1
      |vpiOperand:
      \_constant: , line:22:44, endln:22:48
        |vpiDecompile:2'bz
        |vpiSize:2
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out), line:22:17, endln:22:20
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
  |vpiContAssign:
  \_cont_assign: , line:24:33, endln:24:49, parent:work@top
    |vpiStrength0:32
    |vpiStrength1:32
    |vpiRhs:
    \_constant: , line:24:45, endln:24:49
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:24:33, endln:24:42
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
        |vpiName:pull_up_1
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:26:18, endln:26:61, parent:work@top
    |vpiRhs:
    \_operation: , line:26:30, endln:26:61
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.driver_1_en), line:26:31, endln:26:42
        |vpiName:driver_1_en
        |vpiFullName:work@top.driver_1_en
        |vpiActual:
        \_logic_net: (driver_1_en)
          |vpiName:driver_1_en
          |vpiNetType:1
      |vpiOperand:
      \_ref_obj: (work@top.driver_1), line:26:46, endln:26:54
        |vpiName:driver_1
        |vpiFullName:work@top.driver_1
        |vpiActual:
        \_logic_net: (driver_1)
          |vpiName:driver_1
          |vpiNetType:1
      |vpiOperand:
      \_constant: , line:26:57, endln:26:61
        |vpiDecompile:1'bz
        |vpiSize:1
        |BIN:z
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:26:18, endln:26:27
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
|uhdmallModules:
\_module: work@top2 (work@top2) dut.sv:57:1: , endln:64:10, parent:work@top
  |vpiFullName:work@top2
  |vpiDefName:work@top2
  |vpiNet:
  \_logic_net: (work@top2.two), line:58:9, endln:58:12, parent:work@top2
    |vpiName:two
    |vpiFullName:work@top2.two
    |vpiNetType:13
  |vpiProcess:
  \_initial: , line:63:3, endln:63:68, parent:work@top2
    |vpiStmt:
    \_sys_func_call: ($display), line:63:11, endln:63:67
      |vpiArgument:
      \_constant: , line:63:20, endln:63:66, parent:$display
        |vpiDecompile:Failed: this should be a compile time error!
        |vpiSize:44
        |STRING:Failed: this should be a compile time error!
        |vpiConstType:6
      |vpiName:$display
  |vpiContAssign:
  \_cont_assign: , line:60:10, endln:60:20, parent:work@top2
    |vpiRhs:
    \_constant: , line:60:16, endln:60:20
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:60:10, endln:60:13
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12, parent:work@top2
        |vpiTypespec:
        \_logic_typespec: , line:58:3, endln:58:8
        |vpiName:two
        |vpiFullName:work@top2.two
        |vpiNetType:13
  |vpiContAssign:
  \_cont_assign: , line:61:10, endln:61:20, parent:work@top2
    |vpiRhs:
    \_constant: , line:61:16, endln:61:20
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:61:10, endln:61:13
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12, parent:work@top2
|uhdmallModules:
\_module: work@wandwor_test0 (work@wandwor_test0) dut.sv:48:1: , endln:54:10, parent:work@top
  |vpiFullName:work@wandwor_test0
  |vpiDefName:work@wandwor_test0
  |vpiNet:
  \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24, parent:work@wandwor_test0
    |vpiName:A
    |vpiFullName:work@wandwor_test0.A
  |vpiNet:
  \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27, parent:work@wandwor_test0
    |vpiName:B
    |vpiFullName:work@wandwor_test0.B
  |vpiNet:
  \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
    |vpiName:X
    |vpiFullName:work@wandwor_test0.X
    |vpiNetType:3
  |vpiPort:
  \_port: (A), line:48:23, endln:48:24, parent:work@wandwor_test0
    |vpiName:A
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24, parent:work@wandwor_test0
  |vpiPort:
  \_port: (B), line:48:26, endln:48:27, parent:work@wandwor_test0
    |vpiName:B
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27, parent:work@wandwor_test0
  |vpiPort:
  \_port: (X), line:48:29, endln:48:30, parent:work@wandwor_test0
    |vpiName:X
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21, parent:work@wandwor_test0
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.A), line:52:13, endln:52:14
      |vpiName:A
      |vpiFullName:work@wandwor_test0.A
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24, parent:work@wandwor_test0
        |vpiName:A
        |vpiFullName:work@wandwor_test0.A
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:9, endln:52:10
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
        |vpiTypespec:
        \_logic_typespec: , line:50:9, endln:50:12
        |vpiName:X
        |vpiFullName:work@wandwor_test0.X
        |vpiNetType:3
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21, parent:work@wandwor_test0
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.B), line:52:20, endln:52:21
      |vpiName:B
      |vpiFullName:work@wandwor_test0.B
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27, parent:work@wandwor_test0
        |vpiName:B
        |vpiFullName:work@wandwor_test0.B
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:16, endln:52:17
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:3:1: , endln:45:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.v), line:5:6, endln:5:7, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19, parent:work@top
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , parent:work@top.NUM_WAYS
    |vpiName:NUM_WAYS
    |vpiFullName:work@top.NUM_WAYS
  |vpiParamAssign:
  \_param_assign: , line:29:11, endln:29:23, parent:work@top
    |vpiRhs:
    \_constant: , line:29:22, endln:29:23
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NUM_WAYS), line:29:11, endln:29:19, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (inout_i1)
  |vpiNet:
  \_logic_net: (pu)
  |vpiNet:
  \_logic_net: (pd)
  |vpiNet:
  \_logic_net: (inout_i2)
  |vpiNet:
  \_logic_net: (out)
  |vpiNet:
  \_logic_net: (sel)
  |vpiNet:
  \_logic_net: (v0)
  |vpiNet:
  \_logic_net: (v1)
  |vpiNet:
  \_logic_net: (pull_up_1)
  |vpiNet:
  \_logic_net: (driver_1_en)
  |vpiNet:
  \_logic_net: (driver_1)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:6:30, endln:6:43, parent:work@top
    |vpiStrength0:1
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:6:41, endln:6:43
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:6:30, endln:6:38
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
  |vpiContAssign:
  \_cont_assign: , line:7:30, endln:7:44, parent:work@top
    |vpiStrength0:8
    |vpiStrength1:1
    |vpiRhs:
    \_operation: , line:7:41, endln:7:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:7:42, endln:7:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i1), line:7:30, endln:7:38
      |vpiName:inout_i1
      |vpiFullName:work@top.inout_i1
      |vpiActual:
      \_logic_net: (inout_i1)
  |vpiContAssign:
  \_cont_assign: , line:9:9, endln:9:15, parent:work@top
    |vpiRhs:
    \_constant: , line:9:13, endln:9:15
    |vpiLhs:
    \_ref_obj: (work@top.v), line:9:9, endln:9:10
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:10:9, endln:10:15, parent:work@top
    |vpiRhs:
    \_constant: , line:10:13, endln:10:15
    |vpiLhs:
    \_ref_obj: (work@top.v), line:10:9, endln:10:10
      |vpiName:v
      |vpiFullName:work@top.v
      |vpiActual:
      \_int_var: (work@top.v), line:5:6, endln:5:7, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:13:29, endln:13:42, parent:work@top
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_ref_obj: (work@top.pu), line:13:40, endln:13:42
      |vpiName:pu
      |vpiFullName:work@top.pu
      |vpiActual:
      \_logic_net: (pu)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:13:29, endln:13:37
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
  |vpiContAssign:
  \_cont_assign: , line:14:30, endln:14:44, parent:work@top
    |vpiStrength0:8
    |vpiStrength1:8
    |vpiRhs:
    \_operation: , line:14:41, endln:14:44
      |vpiOpType:4
      |vpiOperand:
      \_ref_obj: (work@top.pd), line:14:42, endln:14:44
        |vpiName:pd
        |vpiFullName:work@top.pd
        |vpiActual:
        \_logic_net: (pd)
    |vpiLhs:
    \_ref_obj: (work@top.inout_i2), line:14:30, endln:14:38
      |vpiName:inout_i2
      |vpiFullName:work@top.inout_i2
      |vpiActual:
      \_logic_net: (inout_i2)
  |vpiContAssign:
  \_cont_assign: , line:21:17, endln:21:48, parent:work@top
    |vpiRhs:
    \_operation: , line:21:23, endln:21:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:21:24, endln:21:36
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:21:24, endln:21:27
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
        |vpiOperand:
        \_constant: , line:21:31, endln:21:36
      |vpiOperand:
      \_ref_obj: (work@top.v0), line:21:39, endln:21:41
        |vpiName:v0
        |vpiFullName:work@top.v0
        |vpiActual:
        \_logic_net: (v0)
      |vpiOperand:
      \_constant: , line:21:44, endln:21:48
    |vpiLhs:
    \_ref_obj: (work@top.out), line:21:17, endln:21:20
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
  |vpiContAssign:
  \_cont_assign: , line:22:17, endln:22:48, parent:work@top
    |vpiRhs:
    \_operation: , line:22:23, endln:22:48
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:22:24, endln:22:36
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@top.sel), line:22:24, endln:22:27
          |vpiName:sel
          |vpiFullName:work@top.sel
          |vpiActual:
          \_logic_net: (sel)
        |vpiOperand:
        \_constant: , line:22:31, endln:22:36
      |vpiOperand:
      \_ref_obj: (work@top.v1), line:22:39, endln:22:41
        |vpiName:v1
        |vpiFullName:work@top.v1
        |vpiActual:
        \_logic_net: (v1)
      |vpiOperand:
      \_constant: , line:22:44, endln:22:48
    |vpiLhs:
    \_ref_obj: (work@top.out), line:22:17, endln:22:20
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_logic_net: (out)
  |vpiContAssign:
  \_cont_assign: , line:24:33, endln:24:49, parent:work@top
    |vpiStrength0:32
    |vpiStrength1:32
    |vpiRhs:
    \_constant: , line:24:45, endln:24:49
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:24:33, endln:24:42
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
  |vpiContAssign:
  \_cont_assign: , line:26:18, endln:26:61, parent:work@top
    |vpiRhs:
    \_operation: , line:26:30, endln:26:61
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.driver_1_en), line:26:31, endln:26:42
        |vpiName:driver_1_en
        |vpiFullName:work@top.driver_1_en
        |vpiActual:
        \_logic_net: (driver_1_en)
      |vpiOperand:
      \_ref_obj: (work@top.driver_1), line:26:46, endln:26:54
        |vpiName:driver_1
        |vpiFullName:work@top.driver_1
        |vpiActual:
        \_logic_net: (driver_1)
      |vpiOperand:
      \_constant: , line:26:57, endln:26:61
    |vpiLhs:
    \_ref_obj: (work@top.pull_up_1), line:26:18, endln:26:27
      |vpiName:pull_up_1
      |vpiFullName:work@top.pull_up_1
      |vpiActual:
      \_logic_net: (pull_up_1)
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:17:4, endln:18:50, parent:work@top
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), parent:work@top.genblk1
      |vpiFullName:work@top.genblk1
      |vpiContAssign:
      \_cont_assign: , line:18:35, endln:18:49, parent:work@top.genblk1
        |vpiStrength0:8
        |vpiStrength1:8
        |vpiRhs:
        \_operation: , line:18:46, endln:18:49
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@top.genblk1.pd), line:18:47, endln:18:49
            |vpiName:pd
            |vpiFullName:work@top.genblk1.pd
            |vpiActual:
            \_logic_net: (pd)
        |vpiLhs:
        \_ref_obj: (work@top.genblk1.inout_i3), line:18:35, endln:18:43
          |vpiName:inout_i3
          |vpiFullName:work@top.genblk1.inout_i3
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:31:4, endln:42:11, parent:work@top
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2), parent:work@top.genblk2
      |vpiFullName:work@top.genblk2
      |vpiContAssign:
      \_cont_assign: , line:34:19, endln:34:31, parent:work@top.genblk2
        |vpiRhs:
        \_constant: , line:34:30, endln:34:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.genblk2.fill_way), line:34:19, endln:34:27
          |vpiName:fill_way
          |vpiFullName:work@top.genblk2.fill_way
|uhdmtopModules:
\_module: work@wandwor_test0 (work@wandwor_test0) dut.sv:48:1: , endln:54:10
  |vpiName:work@wandwor_test0
  |vpiDefName:work@wandwor_test0
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24, parent:work@wandwor_test0
  |vpiNet:
  \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27, parent:work@wandwor_test0
  |vpiNet:
  \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
  |vpiTopModule:1
  |vpiPort:
  \_port: (A), line:48:23, endln:48:24, parent:work@wandwor_test0
    |vpiName:A
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@wandwor_test0.A), line:48:23, endln:48:24, parent:A
      |vpiName:A
      |vpiFullName:work@wandwor_test0.A
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24, parent:work@wandwor_test0
    |vpiInstance:
    \_module: work@wandwor_test0 (work@wandwor_test0) dut.sv:48:1: , endln:54:10
  |vpiPort:
  \_port: (B), line:48:26, endln:48:27, parent:work@wandwor_test0
    |vpiName:B
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@wandwor_test0.B), line:48:26, endln:48:27, parent:B
      |vpiName:B
      |vpiFullName:work@wandwor_test0.B
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27, parent:work@wandwor_test0
    |vpiInstance:
    \_module: work@wandwor_test0 (work@wandwor_test0) dut.sv:48:1: , endln:54:10
  |vpiPort:
  \_port: (X), line:48:29, endln:48:30, parent:work@wandwor_test0
    |vpiName:X
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:X
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
    |vpiTypedef:
    \_logic_typespec: , line:50:9, endln:50:12
    |vpiInstance:
    \_module: work@wandwor_test0 (work@wandwor_test0) dut.sv:48:1: , endln:54:10
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21, parent:work@wandwor_test0
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.A), line:52:13, endln:52:14
      |vpiName:A
      |vpiFullName:work@wandwor_test0.A
      |vpiActual:
      \_logic_net: (work@wandwor_test0.A), line:48:23, endln:48:24, parent:work@wandwor_test0
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:9, endln:52:10
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
  |vpiContAssign:
  \_cont_assign: , line:52:9, endln:52:21, parent:work@wandwor_test0
    |vpiRhs:
    \_ref_obj: (work@wandwor_test0.B), line:52:20, endln:52:21
      |vpiName:B
      |vpiFullName:work@wandwor_test0.B
      |vpiActual:
      \_logic_net: (work@wandwor_test0.B), line:48:26, endln:48:27, parent:work@wandwor_test0
    |vpiLhs:
    \_ref_obj: (work@wandwor_test0.X), line:52:16, endln:52:17
      |vpiName:X
      |vpiFullName:work@wandwor_test0.X
      |vpiActual:
      \_logic_net: (work@wandwor_test0.X), line:48:29, endln:48:30, parent:work@wandwor_test0
|uhdmtopModules:
\_module: work@top2 (work@top2) dut.sv:57:1: , endln:64:10
  |vpiName:work@top2
  |vpiDefName:work@top2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top2.two), line:58:9, endln:58:12, parent:work@top2
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:63:3, endln:63:68, parent:work@top2
    |vpiStmt:
    \_sys_func_call: ($display), line:63:11, endln:63:67
      |vpiArgument:
      \_constant: , line:63:20, endln:63:66, parent:$display
      |vpiName:$display
  |vpiContAssign:
  \_cont_assign: , line:60:10, endln:60:20, parent:work@top2
    |vpiRhs:
    \_constant: , line:60:16, endln:60:20
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:60:10, endln:60:13
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12, parent:work@top2
  |vpiContAssign:
  \_cont_assign: , line:61:10, endln:61:20, parent:work@top2
    |vpiRhs:
    \_constant: , line:61:16, endln:61:20
    |vpiLhs:
    \_ref_obj: (work@top2.two), line:61:10, endln:61:13
      |vpiName:two
      |vpiFullName:work@top2.two
      |vpiActual:
      \_logic_net: (work@top2.two), line:58:9, endln:58:12, parent:work@top2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 3
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/tests/MultContAssign/dut.sv | ${SURELOG_DIR}/build/regression/MultContAssign/roundtrip/dut_000.sv | 27 | 64 | 

