{"vcs1":{"timestamp_begin":1731600340.276655274, "rt":1.65, "ut":0.30, "st":0.24}}
{"vcselab":{"timestamp_begin":1731600342.010165966, "rt":1.91, "ut":0.31, "st":0.17}}
{"link":{"timestamp_begin":1731600344.001194336, "rt":0.34, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731600339.575474118}
{"VCS_COMP_START_TIME": 1731600339.575474118}
{"VCS_COMP_END_TIME": 1731600345.863289833}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333548}}
{"stitch_vcselab": {"peak_mem": 231560}}
