// Seed: 3852356211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input wor id_1,
    input wor id_2
    , id_9,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7
);
  always $display(1, +1'b0);
endmodule
module module_3 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply1 id_4
);
  assign id_3 = 1;
  module_2(
      id_3, id_2, id_2, id_0, id_0, id_1, id_0, id_0
  );
endmodule
