//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii
.global .texref tex_A;
.global .texref tex_B;
// _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227174_34_non_const_buf_A has been demoted
// _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B has been demoted

.visible .entry _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii(
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_0,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_1,
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_2,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_3,
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_4,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_5,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_6,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_7,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_8
)
{
	.reg .pred 	%p<40>;
	.reg .s16 	%rs<11>;
	.reg .f32 	%f<213>;
	.reg .s32 	%r<145>;
	.reg .s64 	%rd<73>;
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227174_34_non_const_buf_A[16640];
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B[16640];

	ld.param.u64 	%rd3, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_0];
	ld.param.u32 	%r21, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_1];
	ld.param.u64 	%rd4, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_2];
	ld.param.u32 	%r22, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_3];
	ld.param.u64 	%rd5, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_4];
	ld.param.u32 	%r23, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_5];
	ld.param.u32 	%r26, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_6];
	ld.param.u32 	%r24, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_7];
	ld.param.u32 	%r25, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_8];
	mov.u32 	%r27, %ctaid.y;
	shl.b32 	%r28, %r27, 6;
	sub.s32 	%r29, %r26, %r28;
	mov.u32 	%r30, 64;
	min.s32 	%r1, %r29, %r30;
	mov.u32 	%r31, %ctaid.x;
	shl.b32 	%r32, %r31, 6;
	sub.s32 	%r33, %r23, %r32;
	min.s32 	%r2, %r33, %r30;
	mov.u32 	%r3, %tid.y;
	mov.f32 	%f212, 0f00000000;
	mov.f32 	%f211, %f212;
	mov.f32 	%f210, %f212;
	mov.f32 	%f209, %f212;
	mov.f32 	%f208, %f212;
	mov.f32 	%f207, %f212;
	mov.f32 	%f206, %f212;
	mov.f32 	%f205, %f212;
	mov.f32 	%f204, %f212;
	mov.f32 	%f203, %f212;
	mov.f32 	%f202, %f212;
	mov.f32 	%f201, %f212;
	mov.f32 	%f200, %f212;
	mov.f32 	%f199, %f212;
	mov.f32 	%f198, %f212;
	mov.f32 	%f197, %f212;
	setp.lt.s32	%p2, %r25, 1;
	@%p2 bra 	BB0_44;

	mov.u32 	%r139, 0;
	mov.f32 	%f212, 0f00000000;
	mov.f32 	%f211, %f212;
	mov.f32 	%f210, %f212;
	mov.f32 	%f209, %f212;
	mov.f32 	%f208, %f212;
	mov.f32 	%f207, %f212;
	mov.f32 	%f206, %f212;
	mov.f32 	%f205, %f212;
	mov.f32 	%f204, %f212;
	mov.f32 	%f203, %f212;
	mov.f32 	%f202, %f212;
	mov.f32 	%f201, %f212;
	mov.f32 	%f200, %f212;
	mov.f32 	%f199, %f212;
	mov.f32 	%f198, %f212;
	mov.f32 	%f197, %f212;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd1, %rd4;

BB0_2:
	mov.u32 	%r35, %tid.x;
	setp.lt.s32	%p3, %r35, %r2;
	shl.b32 	%r5, %r139, 6;
	sub.s32 	%r36, %r24, %r5;
	min.s32 	%r6, %r36, %r30;
	setp.lt.s32	%p4, %r3, %r6;
	and.pred  	%p5, %p3, %p4;
	mov.u32 	%r142, %r3;
	@!%p5 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_3:
	mov.u32 	%r7, %r142;
	add.s32 	%r38, %r7, %r5;
	add.s32 	%r42, %r35, %r32;
	mad.lo.s32 	%r43, %r38, %r21, %r42;
	mul.wide.s32 	%rd7, %r43, 2;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u16 	%rs1, [%rd8];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs1;
	cvt.f32.f16 	%f163, %temp;
	}
	mad.lo.s32 	%r44, %r7, 65, %r35;
	mul.wide.s32 	%rd9, %r44, 4;
	mov.u64 	%rd10, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227174_34_non_const_buf_A;
	add.s64 	%rd11, %rd10, %rd9;
	st.shared.f32 	[%rd11], %f163;
	add.s32 	%r8, %r7, 8;
	setp.lt.s32	%p6, %r8, %r6;
	mov.u32 	%r142, %r8;
	@%p6 bra 	BB0_3;

BB0_4:
	setp.ge.s32	%p7, %r35, %r6;
	setp.ge.s32	%p8, %r3, %r1;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB0_7;

	add.s32 	%r10, %r5, %r35;
	mov.u32 	%r141, %r3;

BB0_6:
	add.s32 	%r47, %r141, %r28;
	mad.lo.s32 	%r48, %r47, %r22, %r10;
	mul.wide.s32 	%rd12, %r48, 2;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.u16 	%rs2, [%rd13];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs2;
	cvt.f32.f16 	%f164, %temp;
	}
	mad.lo.s32 	%r49, %r141, 65, %r35;
	mul.wide.s32 	%rd14, %r49, 4;
	mov.u64 	%rd15, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd16, %rd15, %rd14;
	st.shared.f32 	[%rd16], %f164;
	add.s32 	%r141, %r141, 8;
	setp.lt.s32	%p10, %r141, %r1;
	@%p10 bra 	BB0_6;

BB0_7:
	bar.sync 	0;
	@!%p3 bra 	BB0_43;
	bra.uni 	BB0_8;

BB0_8:
	mov.u32 	%r144, 0;
	mov.u32 	%r143, 1;
	setp.lt.s32	%p11, %r6, 2;
	@%p11 bra 	BB0_26;

BB0_9:
	add.s32 	%r53, %r143, -1;
	mad.lo.s32 	%r55, %r53, 65, %r35;
	mul.wide.s32 	%rd17, %r55, 4;
	mov.u64 	%rd18, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227174_34_non_const_buf_A;
	add.s64 	%rd19, %rd18, %rd17;
	ld.shared.f32 	%f33, [%rd19];
	ld.shared.f32 	%f34, [%rd19+260];
	mul.lo.s32 	%r15, %r3, 65;
	@%p8 bra 	BB0_11;

	add.s32 	%r56, %r143, %r15;
	add.s32 	%r57, %r56, -1;
	mul.wide.s32 	%rd20, %r57, 4;
	mov.u64 	%rd21, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd22, %rd21, %rd20;
	ld.shared.f32 	%f165, [%rd22];
	fma.rn.f32 	%f212, %f33, %f165, %f212;
	ld.shared.f32 	%f166, [%rd22+4];
	fma.rn.f32 	%f204, %f34, %f166, %f204;

BB0_11:
	add.s32 	%r58, %r3, 8;
	setp.ge.s32	%p13, %r58, %r1;
	@%p13 bra 	BB0_13;

	add.s32 	%r59, %r143, %r15;
	add.s32 	%r60, %r59, -1;
	mul.wide.s32 	%rd23, %r60, 4;
	mov.u64 	%rd24, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd25, %rd24, %rd23;
	ld.shared.f32 	%f167, [%rd25+2080];
	fma.rn.f32 	%f211, %f33, %f167, %f211;
	ld.shared.f32 	%f168, [%rd25+2084];
	fma.rn.f32 	%f203, %f34, %f168, %f203;

BB0_13:
	add.s32 	%r61, %r3, 16;
	setp.ge.s32	%p14, %r61, %r1;
	@%p14 bra 	BB0_15;

	add.s32 	%r62, %r143, %r15;
	add.s32 	%r63, %r62, -1;
	mul.wide.s32 	%rd26, %r63, 4;
	mov.u64 	%rd27, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd28, %rd27, %rd26;
	ld.shared.f32 	%f169, [%rd28+4160];
	fma.rn.f32 	%f210, %f33, %f169, %f210;
	ld.shared.f32 	%f170, [%rd28+4164];
	fma.rn.f32 	%f202, %f34, %f170, %f202;

BB0_15:
	add.s32 	%r64, %r3, 24;
	setp.ge.s32	%p15, %r64, %r1;
	@%p15 bra 	BB0_17;

	add.s32 	%r65, %r143, %r15;
	add.s32 	%r66, %r65, -1;
	mul.wide.s32 	%rd29, %r66, 4;
	mov.u64 	%rd30, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd31, %rd30, %rd29;
	ld.shared.f32 	%f171, [%rd31+6240];
	fma.rn.f32 	%f209, %f33, %f171, %f209;
	ld.shared.f32 	%f172, [%rd31+6244];
	fma.rn.f32 	%f201, %f34, %f172, %f201;

BB0_17:
	add.s32 	%r67, %r3, 32;
	setp.ge.s32	%p16, %r67, %r1;
	@%p16 bra 	BB0_19;

	add.s32 	%r68, %r143, %r15;
	add.s32 	%r69, %r68, -1;
	mul.wide.s32 	%rd32, %r69, 4;
	mov.u64 	%rd33, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd34, %rd33, %rd32;
	ld.shared.f32 	%f173, [%rd34+8320];
	fma.rn.f32 	%f208, %f33, %f173, %f208;
	ld.shared.f32 	%f174, [%rd34+8324];
	fma.rn.f32 	%f200, %f34, %f174, %f200;

BB0_19:
	add.s32 	%r70, %r3, 40;
	setp.ge.s32	%p17, %r70, %r1;
	@%p17 bra 	BB0_21;

	add.s32 	%r71, %r143, %r15;
	add.s32 	%r72, %r71, -1;
	mul.wide.s32 	%rd35, %r72, 4;
	mov.u64 	%rd36, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd37, %rd36, %rd35;
	ld.shared.f32 	%f175, [%rd37+10400];
	fma.rn.f32 	%f207, %f33, %f175, %f207;
	ld.shared.f32 	%f176, [%rd37+10404];
	fma.rn.f32 	%f199, %f34, %f176, %f199;

BB0_21:
	add.s32 	%r73, %r3, 48;
	setp.ge.s32	%p18, %r73, %r1;
	@%p18 bra 	BB0_23;

	add.s32 	%r74, %r143, %r15;
	add.s32 	%r75, %r74, -1;
	mul.wide.s32 	%rd38, %r75, 4;
	mov.u64 	%rd39, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd40, %rd39, %rd38;
	ld.shared.f32 	%f177, [%rd40+12480];
	fma.rn.f32 	%f206, %f33, %f177, %f206;
	ld.shared.f32 	%f178, [%rd40+12484];
	fma.rn.f32 	%f198, %f34, %f178, %f198;

BB0_23:
	add.s32 	%r76, %r3, 56;
	setp.ge.s32	%p19, %r76, %r1;
	@%p19 bra 	BB0_25;

	mad.lo.s32 	%r77, %r3, 65, %r143;
	add.s32 	%r78, %r77, -1;
	mul.wide.s32 	%rd41, %r78, 4;
	mov.u64 	%rd42, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd43, %rd42, %rd41;
	ld.shared.f32 	%f179, [%rd43+14560];
	fma.rn.f32 	%f205, %f33, %f179, %f205;
	ld.shared.f32 	%f180, [%rd43+14564];
	fma.rn.f32 	%f197, %f34, %f180, %f197;

BB0_25:
	add.s32 	%r144, %r143, 1;
	add.s32 	%r143, %r143, 2;
	setp.lt.s32	%p20, %r143, %r6;
	@%p20 bra 	BB0_9;

BB0_26:
	setp.ge.s32	%p21, %r144, %r6;
	@%p21 bra 	BB0_43;

	mad.lo.s32 	%r80, %r144, 65, %r35;
	mul.wide.s32 	%rd44, %r80, 4;
	mov.u64 	%rd45, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227174_34_non_const_buf_A;
	add.s64 	%rd46, %rd45, %rd44;
	ld.shared.f32 	%f83, [%rd46];
	mad.lo.s32 	%r81, %r3, 65, %r144;
	mul.wide.s32 	%rd47, %r81, 4;
	mov.u64 	%rd48, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227175_34_non_const_buf_B;
	add.s64 	%rd2, %rd48, %rd47;
	@%p8 bra 	BB0_29;

	ld.shared.f32 	%f181, [%rd2];
	fma.rn.f32 	%f212, %f83, %f181, %f212;

BB0_29:
	add.s32 	%r82, %r3, 8;
	setp.ge.s32	%p23, %r82, %r1;
	@%p23 bra 	BB0_31;

	ld.shared.f32 	%f182, [%rd2+2080];
	fma.rn.f32 	%f211, %f83, %f182, %f211;

BB0_31:
	add.s32 	%r83, %r3, 16;
	setp.ge.s32	%p24, %r83, %r1;
	@%p24 bra 	BB0_33;

	ld.shared.f32 	%f183, [%rd2+4160];
	fma.rn.f32 	%f210, %f83, %f183, %f210;

BB0_33:
	add.s32 	%r84, %r3, 24;
	setp.ge.s32	%p25, %r84, %r1;
	@%p25 bra 	BB0_35;

	ld.shared.f32 	%f184, [%rd2+6240];
	fma.rn.f32 	%f209, %f83, %f184, %f209;

BB0_35:
	add.s32 	%r85, %r3, 32;
	setp.ge.s32	%p26, %r85, %r1;
	@%p26 bra 	BB0_37;

	ld.shared.f32 	%f185, [%rd2+8320];
	fma.rn.f32 	%f208, %f83, %f185, %f208;

BB0_37:
	add.s32 	%r86, %r3, 40;
	setp.ge.s32	%p27, %r86, %r1;
	@%p27 bra 	BB0_39;

	ld.shared.f32 	%f186, [%rd2+10400];
	fma.rn.f32 	%f207, %f83, %f186, %f207;

BB0_39:
	add.s32 	%r87, %r3, 48;
	setp.ge.s32	%p28, %r87, %r1;
	@%p28 bra 	BB0_41;

	ld.shared.f32 	%f187, [%rd2+12480];
	fma.rn.f32 	%f206, %f83, %f187, %f206;

BB0_41:
	add.s32 	%r88, %r3, 56;
	setp.ge.s32	%p29, %r88, %r1;
	@%p29 bra 	BB0_43;

	ld.shared.f32 	%f188, [%rd2+14560];
	fma.rn.f32 	%f205, %f83, %f188, %f205;

BB0_43:
	bar.sync 	0;
	add.s32 	%r139, %r139, 1;
	setp.lt.s32	%p30, %r139, %r25;
	@%p30 bra 	BB0_2;

BB0_44:
	mov.u32 	%r89, %tid.x;
	setp.ge.s32	%p31, %r89, %r2;
	@%p31 bra 	BB0_61;

	add.s32 	%r20, %r89, %r32;
	setp.ge.s32	%p32, %r3, %r1;
	@%p32 bra 	BB0_47;

	add.f32 	%f189, %f212, %f204;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f189;
	mov.b16 	%rs3, %temp;
}
	add.s32 	%r95, %r3, %r28;
	mad.lo.s32 	%r96, %r95, %r23, %r20;
	cvta.to.global.u64 	%rd49, %rd5;
	mul.wide.s32 	%rd50, %r96, 2;
	add.s64 	%rd51, %rd49, %rd50;
	st.global.u16 	[%rd51], %rs3;

BB0_47:
	add.s32 	%r97, %r3, 8;
	setp.ge.s32	%p33, %r97, %r1;
	@%p33 bra 	BB0_49;

	add.f32 	%f190, %f211, %f203;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f190;
	mov.b16 	%rs4, %temp;
}
	add.s32 	%r100, %r3, %r28;
	add.s32 	%r101, %r100, 8;
	mad.lo.s32 	%r102, %r101, %r23, %r20;
	cvta.to.global.u64 	%rd52, %rd5;
	mul.wide.s32 	%rd53, %r102, 2;
	add.s64 	%rd54, %rd52, %rd53;
	st.global.u16 	[%rd54], %rs4;

BB0_49:
	add.s32 	%r103, %r3, 16;
	setp.ge.s32	%p34, %r103, %r1;
	@%p34 bra 	BB0_51;

	add.f32 	%f191, %f210, %f202;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f191;
	mov.b16 	%rs5, %temp;
}
	add.s32 	%r106, %r3, %r28;
	add.s32 	%r107, %r106, 16;
	mad.lo.s32 	%r108, %r107, %r23, %r20;
	cvta.to.global.u64 	%rd55, %rd5;
	mul.wide.s32 	%rd56, %r108, 2;
	add.s64 	%rd57, %rd55, %rd56;
	st.global.u16 	[%rd57], %rs5;

BB0_51:
	add.s32 	%r109, %r3, 24;
	setp.ge.s32	%p35, %r109, %r1;
	@%p35 bra 	BB0_53;

	add.f32 	%f192, %f209, %f201;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f192;
	mov.b16 	%rs6, %temp;
}
	add.s32 	%r112, %r3, %r28;
	add.s32 	%r113, %r112, 24;
	mad.lo.s32 	%r114, %r113, %r23, %r20;
	cvta.to.global.u64 	%rd58, %rd5;
	mul.wide.s32 	%rd59, %r114, 2;
	add.s64 	%rd60, %rd58, %rd59;
	st.global.u16 	[%rd60], %rs6;

BB0_53:
	add.s32 	%r115, %r3, 32;
	setp.ge.s32	%p36, %r115, %r1;
	@%p36 bra 	BB0_55;

	add.f32 	%f193, %f208, %f200;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f193;
	mov.b16 	%rs7, %temp;
}
	add.s32 	%r118, %r3, %r28;
	add.s32 	%r119, %r118, 32;
	mad.lo.s32 	%r120, %r119, %r23, %r20;
	cvta.to.global.u64 	%rd61, %rd5;
	mul.wide.s32 	%rd62, %r120, 2;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u16 	[%rd63], %rs7;

BB0_55:
	add.s32 	%r121, %r3, 40;
	setp.ge.s32	%p37, %r121, %r1;
	@%p37 bra 	BB0_57;

	add.f32 	%f194, %f207, %f199;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f194;
	mov.b16 	%rs8, %temp;
}
	add.s32 	%r124, %r3, %r28;
	add.s32 	%r125, %r124, 40;
	mad.lo.s32 	%r126, %r125, %r23, %r20;
	cvta.to.global.u64 	%rd64, %rd5;
	mul.wide.s32 	%rd65, %r126, 2;
	add.s64 	%rd66, %rd64, %rd65;
	st.global.u16 	[%rd66], %rs8;

BB0_57:
	add.s32 	%r127, %r3, 48;
	setp.ge.s32	%p38, %r127, %r1;
	@%p38 bra 	BB0_59;

	add.f32 	%f195, %f206, %f198;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f195;
	mov.b16 	%rs9, %temp;
}
	add.s32 	%r130, %r3, %r28;
	add.s32 	%r131, %r130, 48;
	mad.lo.s32 	%r132, %r131, %r23, %r20;
	cvta.to.global.u64 	%rd67, %rd5;
	mul.wide.s32 	%rd68, %r132, 2;
	add.s64 	%rd69, %rd67, %rd68;
	st.global.u16 	[%rd69], %rs9;

BB0_59:
	add.s32 	%r133, %r3, 56;
	setp.ge.s32	%p39, %r133, %r1;
	@%p39 bra 	BB0_61;

	add.f32 	%f196, %f205, %f197;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f196;
	mov.b16 	%rs10, %temp;
}
	add.s32 	%r136, %r3, %r28;
	add.s32 	%r137, %r136, 56;
	mad.lo.s32 	%r138, %r137, %r23, %r20;
	cvta.to.global.u64 	%rd70, %rd5;
	mul.wide.s32 	%rd71, %r138, 2;
	add.s64 	%rd72, %rd70, %rd71;
	st.global.u16 	[%rd72], %rs10;

BB0_61:
	ret;
}


