{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 21:35:10 2023 " "Info: Processing started: Sun Mar 26 21:35:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PillLoad_System -c PillLoad_System " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PillLoad_System -c PillLoad_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pillload_system.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pillload_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PillLoad_System-func " "Info: Found design unit 1: PillLoad_System-func" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PillLoad_System " "Info: Found entity 1: PillLoad_System" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PillLoad_System " "Info: Elaborating entity \"PillLoad_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide D:/VHDL/PillLoad_System/divide.vhd " "Warning: Entity \"divide\" obtained from \"D:/VHDL/PillLoad_System/divide.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divide.vhd 2 1 " "Warning: Using design file divide.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide-fuc_d " "Info: Found design unit 1: divide-fuc_d" {  } { { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divide " "Info: Found entity 1: divide" {  } { { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:u1 " "Info: Elaborating entity \"divide\" for hierarchy \"divide:u1\"" {  } { { "PillLoad_System.vhd" "u1" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "div divide.vhd(15) " "Warning (10540): VHDL Signal Declaration warning at divide.vhd(15): used explicit default value for signal \"div\" because signal was never assigned a value" {  } { { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "single_cnt.vhd 2 1 " "Warning: Using design file single_cnt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_cnt-func_s " "Info: Found design unit 1: single_cnt-func_s" {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 single_cnt " "Info: Found entity 1: single_cnt" {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_cnt single_cnt:u2 " "Info: Elaborating entity \"single_cnt\" for hierarchy \"single_cnt:u2\"" {  } { { "PillLoad_System.vhd" "u2" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci single_cnt.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at single_cnt.vhd(13): used implicit default value for signal \"ci\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ou single_cnt.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at single_cnt.vhd(14): used implicit default value for signal \"ou\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "total.vhd 2 1 " "Warning: Using design file total.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total-func_f " "Info: Found design unit 1: total-func_f" {  } { { "total.vhd" "" { Text "D:/VHDL/PillLoad_System/total.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 total " "Info: Found entity 1: total" {  } { { "total.vhd" "" { Text "D:/VHDL/PillLoad_System/total.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total total:u3 " "Info: Elaborating entity \"total\" for hierarchy \"total:u3\"" {  } { { "PillLoad_System.vhd" "u3" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Warning: Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-func " "Info: Found design unit 1: display-func" {  } { { "display.vhd" "" { Text "D:/VHDL/PillLoad_System/display.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/VHDL/PillLoad_System/display.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display total:u3\|display:u1 " "Info: Elaborating entity \"display\" for hierarchy \"total:u3\|display:u1\"" {  } { { "total.vhd" "u1" { Text "D:/VHDL/PillLoad_System/total.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-func_co " "Info: Found design unit 1: control-func_co" {  } { { "control.vhd" "" { Text "D:/VHDL/PillLoad_System/control.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/VHDL/PillLoad_System/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u4 " "Info: Elaborating entity \"control\" for hierarchy \"control:u4\"" {  } { { "PillLoad_System.vhd" "u4" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Warning: Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-func_count " "Info: Found design unit 1: count-func_count" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u5 " "Info: Elaborating entity \"count\" for hierarchy \"count:u5\"" {  } { { "PillLoad_System.vhd" "u5" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp count.vhd(29) " "Warning (10492): VHDL Process Statement warning at count.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp count.vhd(33) " "Warning (10492): VHDL Process Statement warning at count.vhd(33): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp count.vhd(26) " "Warning (10631): VHDL Process Statement warning at count.vhd(26): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_j count.vhd(26) " "Warning (10631): VHDL Process Statement warning at count.vhd(26): inferring latch(es) for signal or variable \"tmp_j\", which holds its previous value in one or more paths through the process" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_j count.vhd(26) " "Info (10041): Inferred latch for \"tmp_j\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[0\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[1\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[2\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[3\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[4\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[5\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[6\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] count.vhd(26) " "Info (10041): Inferred latch for \"tmp\[7\]\" at count.vhd(26)" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display count:u5\|display:u1 " "Info: Elaborating entity \"display\" for hierarchy \"count:u5\|display:u1\"" {  } { { "count.vhd" "u1" { Text "D:/VHDL/PillLoad_System/count.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp_j " "Warning: LATCH primitive \"count:u5\|tmp_j\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[1\] " "Warning: LATCH primitive \"count:u5\|tmp\[1\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[2\] " "Warning: LATCH primitive \"count:u5\|tmp\[2\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[3\] " "Warning: LATCH primitive \"count:u5\|tmp\[3\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[4\] " "Warning: LATCH primitive \"count:u5\|tmp\[4\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[5\] " "Warning: LATCH primitive \"count:u5\|tmp\[5\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[6\] " "Warning: LATCH primitive \"count:u5\|tmp\[6\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[7\] " "Warning: LATCH primitive \"count:u5\|tmp\[7\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[0\] " "Warning: LATCH primitive \"count:u5\|tmp\[0\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[3\] " "Warning: LATCH primitive \"count:u5\|tmp\[3\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[2\] " "Warning: LATCH primitive \"count:u5\|tmp\[2\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[1\] " "Warning: LATCH primitive \"count:u5\|tmp\[1\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[0\] " "Warning: LATCH primitive \"count:u5\|tmp\[0\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[7\] " "Warning: LATCH primitive \"count:u5\|tmp\[7\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[6\] " "Warning: LATCH primitive \"count:u5\|tmp\[6\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[5\] " "Warning: LATCH primitive \"count:u5\|tmp\[5\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp\[4\] " "Warning: LATCH primitive \"count:u5\|tmp\[4\]\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count:u5\|tmp_j " "Warning: LATCH primitive \"count:u5\|tmp_j\" is permanently disabled" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[0\] GND " "Warning (13410): Pin \"o1\[0\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[1\] GND " "Warning (13410): Pin \"o1\[1\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[2\] GND " "Warning (13410): Pin \"o1\[2\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[3\] GND " "Warning (13410): Pin \"o1\[3\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[4\] GND " "Warning (13410): Pin \"o1\[4\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[5\] GND " "Warning (13410): Pin \"o1\[5\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[6\] GND " "Warning (13410): Pin \"o1\[6\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[7\] GND " "Warning (13410): Pin \"o1\[7\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[8\] GND " "Warning (13410): Pin \"o1\[8\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[9\] GND " "Warning (13410): Pin \"o1\[9\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[10\] GND " "Warning (13410): Pin \"o1\[10\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[11\] GND " "Warning (13410): Pin \"o1\[11\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[12\] GND " "Warning (13410): Pin \"o1\[12\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o1\[13\] GND " "Warning (13410): Pin \"o1\[13\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[0\] VCC " "Warning (13410): Pin \"o2\[0\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[1\] VCC " "Warning (13410): Pin \"o2\[1\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[2\] VCC " "Warning (13410): Pin \"o2\[2\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[3\] VCC " "Warning (13410): Pin \"o2\[3\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[4\] VCC " "Warning (13410): Pin \"o2\[4\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[5\] VCC " "Warning (13410): Pin \"o2\[5\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[6\] GND " "Warning (13410): Pin \"o2\[6\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[7\] VCC " "Warning (13410): Pin \"o2\[7\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[8\] VCC " "Warning (13410): Pin \"o2\[8\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[9\] VCC " "Warning (13410): Pin \"o2\[9\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[10\] VCC " "Warning (13410): Pin \"o2\[10\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[11\] VCC " "Warning (13410): Pin \"o2\[11\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[12\] VCC " "Warning (13410): Pin \"o2\[12\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[13\] GND " "Warning (13410): Pin \"o2\[13\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[14\] VCC " "Warning (13410): Pin \"o2\[14\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[15\] VCC " "Warning (13410): Pin \"o2\[15\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[16\] VCC " "Warning (13410): Pin \"o2\[16\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[17\] VCC " "Warning (13410): Pin \"o2\[17\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[18\] VCC " "Warning (13410): Pin \"o2\[18\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[19\] VCC " "Warning (13410): Pin \"o2\[19\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o2\[20\] GND " "Warning (13410): Pin \"o2\[20\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[0\] VCC " "Warning (13410): Pin \"o3\[0\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[1\] VCC " "Warning (13410): Pin \"o3\[1\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[2\] VCC " "Warning (13410): Pin \"o3\[2\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[3\] VCC " "Warning (13410): Pin \"o3\[3\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[4\] VCC " "Warning (13410): Pin \"o3\[4\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[5\] VCC " "Warning (13410): Pin \"o3\[5\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[6\] GND " "Warning (13410): Pin \"o3\[6\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[7\] VCC " "Warning (13410): Pin \"o3\[7\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[8\] VCC " "Warning (13410): Pin \"o3\[8\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[9\] VCC " "Warning (13410): Pin \"o3\[9\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[10\] VCC " "Warning (13410): Pin \"o3\[10\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[11\] VCC " "Warning (13410): Pin \"o3\[11\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[12\] VCC " "Warning (13410): Pin \"o3\[12\]\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o3\[13\] GND " "Warning (13410): Pin \"o3\[13\]\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en_g GND " "Warning (13410): Pin \"en_g\" is stuck at GND" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "en_r VCC " "Warning (13410): Pin \"en_r\" is stuck at VCC" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr1 " "Warning (15610): No output dependent on input pin \"clr1\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr2 " "Warning (15610): No output dependent on input pin \"clr2\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_init " "Warning (15610): No output dependent on input pin \"cnt_init\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[0\] " "Warning (15610): No output dependent on input pin \"pin1\[0\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[1\] " "Warning (15610): No output dependent on input pin \"pin1\[1\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[2\] " "Warning (15610): No output dependent on input pin \"pin1\[2\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[3\] " "Warning (15610): No output dependent on input pin \"pin1\[3\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[4\] " "Warning (15610): No output dependent on input pin \"pin1\[4\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[5\] " "Warning (15610): No output dependent on input pin \"pin1\[5\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[6\] " "Warning (15610): No output dependent on input pin \"pin1\[6\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin1\[7\] " "Warning (15610): No output dependent on input pin \"pin1\[7\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[7\] " "Warning (15610): No output dependent on input pin \"pin2\[7\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[6\] " "Warning (15610): No output dependent on input pin \"pin2\[6\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[5\] " "Warning (15610): No output dependent on input pin \"pin2\[5\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[4\] " "Warning (15610): No output dependent on input pin \"pin2\[4\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[3\] " "Warning (15610): No output dependent on input pin \"pin2\[3\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[2\] " "Warning (15610): No output dependent on input pin \"pin2\[2\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[1\] " "Warning (15610): No output dependent on input pin \"pin2\[1\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin2\[0\] " "Warning (15610): No output dependent on input pin \"pin2\[0\]\"" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 21:35:11 2023 " "Info: Processing ended: Sun Mar 26 21:35:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
