# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2022.2 Lib Mapping Utility 2022.04 Apr 26 2022
# vmap SmartFusion2 H:/liberosoftware/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 05:07:13 on Nov 04,2023
# vlog -reportprogress 300 -sv -work presynth H:/faheeem jan/5TH SEMESTER/COA_LAB_FALL23/lab6/libero/adders/hdl/half_adder.v 
# -- Compiling module HA
# 
# Top level modules:
# 	HA
# End time: 05:07:13 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 05:07:13 on Nov 04,2023
# vlog -reportprogress 300 -sv -work presynth H:/faheeem jan/5TH SEMESTER/COA_LAB_FALL23/lab6/libero/adders/hdl/full_adder.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 05:07:13 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 05:07:14 on Nov 04,2023
# vlog -reportprogress 300 -sv -work presynth H:/faheeem jan/5TH SEMESTER/COA_LAB_FALL23/lab6/libero/adders/hdl/Ripple_Carry_Adder.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 05:07:14 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2022.2 Compiler 2022.04 Apr 26 2022
# Start time: 05:07:14 on Nov 04,2023
# vlog -reportprogress 300 "+incdir+H:/faheeem jan/5TH SEMESTER/COA_LAB_FALL23/lab6/libero/adders/stimulus" -sv -work presynth H:/faheeem jan/5TH SEMESTER/COA_LAB_FALL23/lab6/libero/adders/stimulus/Ripple_Carry_Adder_testbench.v 
# -- Compiling module test_RCA
# 
# Top level modules:
# 	test_RCA
# End time: 05:07:14 on Nov 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -t 1fs presynth.test_RCA 
# Start time: 05:07:14 on Nov 04,2023
# //  ModelSim Microsemi Pro 2022.2 Apr 26 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading presynth.test_RCA
# Loading presynth.RCA
# Loading presynth.FA
# Loading presynth.HA
#                    0, A=0000, B=1111, S=1111, Cout=0
#                   15, A=1111, B=1111, S=1110, Cout=1
#                   30, A=1010, B=1111, S=1001, Cout=1
# WARNING: No extended dataflow license exists
# End time: 05:07:57 on Nov 04,2023, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
