Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: locker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "locker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "locker"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : locker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" into library work
Parsing module <two_digit_ssd>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\numpad_decoder.v" into library work
Parsing module <numpad_decoder>.
Analyzing Verilog file "C:\Users\152\cs64\lab4\lab4\locker.v" into library work
Parsing module <locker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <locker>.

Elaborating module <numpad_decoder>.

Elaborating module <two_digit_ssd>.
WARNING:HDLCompiler:872 - "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" Line 36: Using initial value of nothing since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" Line 64: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v" Line 83: Result of 22-bit expression is truncated to fit in 21-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <locker>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\locker.v".
    Summary:
	no macro.
Unit <locker> synthesized.

Synthesizing Unit <numpad_decoder>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\numpad_decoder.v".
    Found 20-bit register for signal <sclk>.
    Found 4-bit register for signal <DecodeOut>.
    Found 4-bit register for signal <Col>.
    Found 20-bit adder for signal <sclk[19]_GND_2_o_add_48_OUT> created at line 146.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <numpad_decoder> synthesized.

Synthesizing Unit <two_digit_ssd>.
    Related source file is "C:\Users\152\cs64\lab4\lab4\two_digit_ssd.v".
WARNING:Xst:2999 - Signal 'numbers', unconnected in block 'two_digit_ssd', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <numbers>, simulation mismatch.
    Found 10x7-bit dual-port Read Only RAM <Mram_numbers> for signal <numbers>.
    Found 7-bit register for signal <cathodes>.
    Found 21-bit register for signal <sclk>.
    Found 1-bit register for signal <anode>.
    Found 21-bit adder for signal <sclk[20]_GND_3_o_add_10_OUT> created at line 83.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <two_digit_ssd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 10x7-bit dual-port Read Only RAM                      : 1
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 21-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 1
 20-bit register                                       : 1
 21-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
# Multiplexers                                         : 14
 4-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <locker>.
INFO:Xst:3226 - The RAM <two_digit_ssd/Mram_numbers> will be implemented as a BLOCK RAM, absorbing the following register(s): <numpad_decoder/DecodeOut> <numpad_decoder/DecodeOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <numpad_decoder/_n0309_0> | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numpad_decoder/DecodeOut[3]_DecodeOut[3]_mux_66_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10-word x 7-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <numpad_decoder/_n0309_1> | low      |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <numpad_decoder/DecodeOut[3]_DecodeOut[3]_mux_66_OUT> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <locker> synthesized (advanced).

Synthesizing (advanced) Unit <numpad_decoder>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <numpad_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <two_digit_ssd>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <two_digit_ssd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 10x7-bit dual-port block Read Only RAM                : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 21-bit up counter                                     : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 14
 4-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <locker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block locker, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : locker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 192
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 39
#      LUT2                        : 25
#      LUT3                        : 9
#      LUT4                        : 9
#      LUT5                        : 3
#      LUT6                        : 23
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 57
#      FD                          : 21
#      FDE                         : 8
#      FDR                         : 21
#      FDRE                        : 7
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  18224     0%  
 Number of Slice LUTs:                  110  out of   9112     1%  
    Number used as Logic:               110  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    110
   Number with an unused Flip Flop:      53  out of    110    48%  
   Number with an unused LUT:             0  out of    110     0%  
   Number of fully used LUT-FF pairs:    57  out of    110    51%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.670ns (Maximum Frequency: 176.376MHz)
   Minimum input arrival time before clock: 4.646ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.670ns (frequency: 176.376MHz)
  Total number of paths / destination ports: 5573 / 110
-------------------------------------------------------------------------
Delay:               5.670ns (Levels of Logic = 4)
  Source:            numpad_decoder/sclk_19 (FF)
  Destination:       two_digit_ssd/Mram_numbers (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: numpad_decoder/sclk_19 to two_digit_ssd/Mram_numbers
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  numpad_decoder/sclk_19 (numpad_decoder/sclk_19)
     LUT6:I0->O            3   0.203   0.755  numpad_decoder/sclk[19]_GND_2_o_equal_26_o<19>11 (numpad_decoder/sclk[19]_GND_2_o_equal_26_o<19>11)
     LUT6:I4->O           10   0.203   1.085  numpad_decoder/sclk[19]_GND_2_o_equal_26_o<19>21 (numpad_decoder/sclk[19]_GND_2_o_equal_26_o<19>2)
     LUT5:I2->O            5   0.205   0.715  numpad_decoder/_n0325_inv (numpad_decoder/_n0325_inv)
     LUT6:I5->O            2   0.205   0.616  numpad_decoder/_n0309_0_inv (numpad_decoder/_n0309_0_inv)
     RAMB8BWER:ENAWREN         0.220          two_digit_ssd/Mram_numbers
    ----------------------------------------
    Total                      5.670ns (1.483ns logic, 4.187ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 78 / 18
-------------------------------------------------------------------------
Offset:              4.646ns (Levels of Logic = 3)
  Source:            Row<2> (PAD)
  Destination:       numpad_decoder/DecodeOut_0 (FF)
  Destination Clock: clk rising

  Data Path: Row<2> to numpad_decoder/DecodeOut_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.031  Row_2_IBUF (Row_2_IBUF)
     LUT4:I1->O            2   0.205   0.981  numpad_decoder/_n0309_SW1 (N22)
     LUT6:I0->O            4   0.203   0.683  numpad_decoder/_n0309_inv1 (numpad_decoder/_n0309_inv)
     FDE:CE                    0.322          numpad_decoder/DecodeOut_0
    ----------------------------------------
    Total                      4.646ns (1.952ns logic, 2.694ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            two_digit_ssd/anode (FF)
  Destination:       anode (PAD)
  Source Clock:      clk rising

  Data Path: two_digit_ssd/anode to anode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  two_digit_ssd/anode (two_digit_ssd/anode)
     OBUF:I->O                 2.571          anode_OBUF (anode)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.670|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.69 secs
 
--> 

Total memory usage is 256080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

