--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Vier_Bit_Addierer.twx Vier_Bit_Addierer.ncd -o
Vier_Bit_Addierer.twr Vier_Bit_Addierer.pcf -ucf Vier_Bit_Addierer.ucf

Design file:              Vier_Bit_Addierer.ncd
Physical constraint file: Vier_Bit_Addierer.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Overflow       |   10.562|
A<0>           |Q<0>           |    9.540|
A<0>           |Q<1>           |    9.065|
A<0>           |Q<2>           |   10.662|
A<0>           |Q<3>           |   13.116|
A<0>           |Q<4>           |   11.019|
A<1>           |Overflow       |   10.554|
A<1>           |Q<1>           |    9.032|
A<1>           |Q<2>           |   10.654|
A<1>           |Q<3>           |   13.108|
A<1>           |Q<4>           |   11.011|
A<2>           |Overflow       |    9.393|
A<2>           |Q<2>           |    9.613|
A<2>           |Q<3>           |   11.947|
A<2>           |Q<4>           |    9.850|
A<3>           |Overflow       |    8.387|
A<3>           |Q<3>           |   10.655|
A<3>           |Q<4>           |    8.844|
B<0>           |Overflow       |    9.243|
B<0>           |Q<0>           |    8.221|
B<0>           |Q<1>           |    7.781|
B<0>           |Q<2>           |    9.343|
B<0>           |Q<3>           |   11.797|
B<0>           |Q<4>           |    9.700|
B<1>           |Overflow       |    9.045|
B<1>           |Q<1>           |    7.588|
B<1>           |Q<2>           |    9.145|
B<1>           |Q<3>           |   11.599|
B<1>           |Q<4>           |    9.502|
B<2>           |Overflow       |    8.243|
B<2>           |Q<2>           |    8.532|
B<2>           |Q<3>           |   10.797|
B<2>           |Q<4>           |    8.700|
B<3>           |Overflow       |    7.153|
B<3>           |Q<3>           |    9.510|
B<3>           |Q<4>           |    7.610|
---------------+---------------+---------+


Analysis completed Fri Mar 01 00:28:22 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



