<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: libyaul/scu/bus/cpu/cpu/sci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 1962fcc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sci_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">sci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2019 Israel Jacquez</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Nikita Sokolov &lt;hitomi2500@mail.ru&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef _YAUL_CPU_SCI_H_</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define _YAUL_CPU_SCI_H_</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;sys/cdefs.h&gt;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;cpu/map.h&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;__BEGIN_DECLS</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gaa98c6ae9439654332938240853c5f2ef">   29</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_mode {</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa090a6f90aa9dcd274c44000b1e5ba467">   31</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa090a6f90aa9dcd274c44000b1e5ba467">CPU_SCI_MODE_ASYNC</a> = 0x00,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        <a class="code" href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa2a9689bee1e5234142f514d560fe88b5">CPU_SCI_MODE_SYNC</a>  = 0x01</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa2a9689bee1e5234142f514d560fe88b5">   34</a></span>&#160;} <a class="code" href="group__CPU__SCI.html#gaa98c6ae9439654332938240853c5f2ef">cpu_sci_mode_t</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga9d14f01a891838502bdc0597c55e8847">   38</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_length {</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847a53c4949d5a490fad38fde6841f515a5e">   40</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847a53c4949d5a490fad38fde6841f515a5e">CPU_SCI_LENGTH_8_BITS</a> = 0x00,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <a class="code" href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847aacf1fadc9a7d2b2761fd4d40d8833850">CPU_SCI_LENGTH_7_BITS</a> = 0x01</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847aacf1fadc9a7d2b2761fd4d40d8833850">   45</a></span>&#160;} <a class="code" href="group__CPU__SCI.html#ga9d14f01a891838502bdc0597c55e8847">cpu_sci_length_t</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga314c6aeac7754817b2fffe2bae0eb892">   49</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_parity {</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892af3d794df2cd6c066ce6a89ec0d8b4595">   51</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892af3d794df2cd6c066ce6a89ec0d8b4595">CPU_SCI_PARITY_OFF</a> = 0x00,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <a class="code" href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892a7b77bf35d6925264b47e8cf6a60ed08e">CPU_SCI_PARITY_ON</a>  = 0x01</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892a7b77bf35d6925264b47e8cf6a60ed08e">   57</a></span>&#160;} <a class="code" href="group__CPU__SCI.html#ga314c6aeac7754817b2fffe2bae0eb892">cpu_sci_parity_t</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga6314572c5f188c63bd4ef112cd86fb7a">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_parity_mode {</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aad22023ffbf9a3e1ee60c8c2e16ab7550">   63</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aad22023ffbf9a3e1ee60c8c2e16ab7550">CPU_SCI_PARITY_EVEN</a> = 0x00,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <a class="code" href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aaeb9416a703d8bba1d61f5d57c0278b6a">CPU_SCI_PARIT_ODD</a>   = 0x01</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aaeb9416a703d8bba1d61f5d57c0278b6a">   66</a></span>&#160;} <a class="code" href="group__CPU__SCI.html#ga6314572c5f188c63bd4ef112cd86fb7a">cpu_sci_parity_mode_t</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">   70</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_stop_bit_length {</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8a435298258bc203d7655ae773b569a89a">   72</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8a435298258bc203d7655ae773b569a89a">CPU_SCI_1_STOP_BIT</a>  = 0x00,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8ad78d24452e997dc08974fa5a9920d76d">CPU_SCI_2_STOP_BITS</a> = 0x01</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8ad78d24452e997dc08974fa5a9920d76d">   75</a></span>&#160;} <a class="code" href="group__CPU__SCI.html#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">cpu_sci_stop_bit_length_t</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga1d24d3e036c94e78adfe90da103d97a4">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_mp {</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a5e3181e6fb8e118c2348976104bae0f5">   81</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a5e3181e6fb8e118c2348976104bae0f5">CPU_SCI_MP_OFF</a> = 0x00,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <a class="code" href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a751b050cbc7675b3ace047b78b215fca">CPU_SCI_MP_ON</a>  = 0x01</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a751b050cbc7675b3ace047b78b215fca">   84</a></span>&#160;} <a class="code" href="group__CPU__SCI.html#ga1d24d3e036c94e78adfe90da103d97a4">cpu_sci_mp_t</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga52dcbaadbd0ef84d9ba46c2efc2cda43">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_clock_div {</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a399b57f34459ab8e16a0f4c96bc176c1">   90</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a399b57f34459ab8e16a0f4c96bc176c1">CPU_SCI_CLOCK_DIV_4</a>   = 0x00,</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a4a60bc7931d358501498932a49bc37db">   92</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a4a60bc7931d358501498932a49bc37db">CPU_SCI_CLOCK_DIV_16</a>  = 0x01,</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a914e38161ad3afc59c3e5d8593fce3cb">   94</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a914e38161ad3afc59c3e5d8593fce3cb">CPU_SCI_CLOCK_DIV_64</a>  = 0x02,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a2de4956b29b8810ee1ded947ae93cd4a">CPU_SCI_CLOCK_DIV_256</a> = 0x03</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a2de4956b29b8810ee1ded947ae93cd4a">   97</a></span>&#160;} <a class="code" href="group__CPU__SCI.html#ga52dcbaadbd0ef84d9ba46c2efc2cda43">cpu_sci_clock_div_t</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gadcbfa0d256a082a1c159a65e94939e67">  101</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> cpu_sci_sck_cfg {</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a01811207ece228ab6fbb95ba696678ce">  103</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a01811207ece228ab6fbb95ba696678ce">CPU_SCI_SCK_DONTCARE</a> = 0x00,</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67ac557f28ea3d8e73de8b46087b765c659">  105</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67ac557f28ea3d8e73de8b46087b765c659">CPU_SCI_SCK_OUTPUT</a>   = 0x01,</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a6c52822cb0485023bb976acaf04224e7">  107</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a6c52822cb0485023bb976acaf04224e7">CPU_SCI_SCK_INPUT</a>    = 0x02,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;} <a class="code" href="group__CPU__SCI.html#gadcbfa0d256a082a1c159a65e94939e67">cpu_sci_sck_cfg_t</a>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">  116</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>)(<span class="keywordtype">void</span> *ihr);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html">  119</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>cpu_sci_cfg {</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#ac5dba0660d39f707510284d453e25ba5">  121</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gaa98c6ae9439654332938240853c5f2ef">cpu_sci_mode_t</a> <a class="code" href="structcpu__sci__cfg__t.html#ac5dba0660d39f707510284d453e25ba5">mode</a>:1;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#ac2591aa892594cb15860516afb79a4a7">  124</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga9d14f01a891838502bdc0597c55e8847">cpu_sci_length_t</a> <a class="code" href="structcpu__sci__cfg__t.html#ac2591aa892594cb15860516afb79a4a7">length</a>:1;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#aab3731c80d94ef487d4e1bd9a20319ec">  127</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga314c6aeac7754817b2fffe2bae0eb892">cpu_sci_parity_t</a> <a class="code" href="structcpu__sci__cfg__t.html#aab3731c80d94ef487d4e1bd9a20319ec">parity</a>:1;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#a488079e29546200f2ad36deb6df92169">  130</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga6314572c5f188c63bd4ef112cd86fb7a">cpu_sci_parity_mode_t</a> <a class="code" href="structcpu__sci__cfg__t.html#a488079e29546200f2ad36deb6df92169">parity_mode</a>:1;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#ace4b4d8571e75f02d630e57878e7bb37">  133</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">cpu_sci_stop_bit_length_t</a> <a class="code" href="structcpu__sci__cfg__t.html#ace4b4d8571e75f02d630e57878e7bb37">stop_bit</a>:1;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#a87cd01bf33af1e52f0844d928b97c69c">  136</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga1d24d3e036c94e78adfe90da103d97a4">cpu_sci_mp_t</a> <a class="code" href="structcpu__sci__cfg__t.html#a87cd01bf33af1e52f0844d928b97c69c">mp</a>:1;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#a457710149e59cc7703fa247405275532">  139</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga52dcbaadbd0ef84d9ba46c2efc2cda43">cpu_sci_clock_div_t</a> <a class="code" href="structcpu__sci__cfg__t.html#a457710149e59cc7703fa247405275532">clock_div</a>:2;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#a40a9b9652d31cf5983957e6e48a8dc4d">  142</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#gadcbfa0d256a082a1c159a65e94939e67">cpu_sci_sck_cfg_t</a> <a class="code" href="structcpu__sci__cfg__t.html#a40a9b9652d31cf5983957e6e48a8dc4d">sck_config</a>:2;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structcpu__sci__cfg__t.html#a70262c7dc7a2e8b50a5539b11fb18d32">  145</a></span>&#160;        uint8_t <a class="code" href="structcpu__sci__cfg__t.html#a70262c7dc7a2e8b50a5539b11fb18d32">baudrate</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga9b4a40d35191ae1d419c0dc2ddcdbc45">  151</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code" href="group__CPU__INTC__HELPERS.html#ga9b4a40d35191ae1d419c0dc2ddcdbc45">ihr_eri</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga7ed5fa2b116bc96089bf646771bc741b">  158</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code" href="group__CPU__INTC__HELPERS.html#ga7ed5fa2b116bc96089bf646771bc741b">ihr_rxi</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga3ad82fb244222409833c27643c1e895e">  166</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code" href="group__CPU__INTC__HELPERS.html#ga3ad82fb244222409833c27643c1e895e">ihr_txi</a>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga29b85dc380b5d737bdcaf3ef9f44bfc1">  172</a></span>&#160;        <a class="code" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code" href="group__CPU__INTC__HELPERS.html#ga29b85dc380b5d737bdcaf3ef9f44bfc1">ihr_tei</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;} <a class="code" href="group__GCC__ATTRIBUTES.html#ga5ec304e7577e6c1a8a36c3096fc466af">__aligned</a>(4) <a class="code" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;static_assert(sizeof(<a class="code" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a>) == 20);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;static inline <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga1c1ea0986c7ec96659c6de8e3111022e">  179</a></span>&#160;<a class="code" href="group__CPU__SCI.html#ga1c1ea0986c7ec96659c6de8e3111022e">cpu_sci_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> * <span class="keyword">const</span> cpu_ioregs = (<span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#aa16d9115f8e28340df430fddae7d3db5">scr</a> |= 0x30;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gad217a63084cb9ff811252b304b0fca5b">  188</a></span>&#160;<a class="code" href="group__CPU__SCI.html#gad217a63084cb9ff811252b304b0fca5b">cpu_sci_disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> * <span class="keyword">const</span> cpu_ioregs = (<span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#aa16d9115f8e28340df430fddae7d3db5">scr</a> &amp;= ~0x30;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gab29bbba600a1d80cc698c91d24b7295f">  199</a></span>&#160;<a class="code" href="group__CPU__SCI.html#gab29bbba600a1d80cc698c91d24b7295f">cpu_sci_interrupt_priority_set</a>(uint8_t priority)</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> * <span class="keyword">const</span> cpu_ioregs = (<span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a395a3b9d49f9cde9784236b38ce17ec7">iprb</a> &amp;= 0x7FFF;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a395a3b9d49f9cde9784236b38ce17ec7">iprb</a> |= (priority &amp; 0x0F) &lt;&lt; 12;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gae2111992d927ee57d23fb30e3f7aaf72">  209</a></span>&#160;<a class="code" href="group__CPU__SCI.html#gae2111992d927ee57d23fb30e3f7aaf72">cpu_sci_status_reset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> * <span class="keyword">const</span> cpu_ioregs = (<span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a61e150fdfab7a5ee6f7d149493aadec2">ssr</a> = 0x00;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a>(<span class="keyword">const</span> <a class="code" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a> *cfg);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">cpu_sci_with_dmac_enable</a>(<span class="keyword">const</span> <a class="code" href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a> *cfg);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630">  255</a></span>&#160;<a class="code" href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630">cpu_sci_write_value_set</a>(uint8_t value)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;{</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> * <span class="keyword">const</span> cpu_ioregs = (<span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a3a227cde93cb4edbf201cc96f39aef56">tdr</a> = value;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint8_t <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310">  270</a></span>&#160;<a class="code" href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310">cpu_sci_read_value_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> * <span class="keyword">const</span> cpu_ioregs = (<span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="keyword">const</span> uint8_t value = cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a4e2e557df19d835f83681baf1ad1a3b2">rdr</a>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="comment">/* If RDRF is set, clear it */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="keywordflow">if</span> ((cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a61e150fdfab7a5ee6f7d149493aadec2">ssr</a> &amp; 0x40) &gt; 0) {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a61e150fdfab7a5ee6f7d149493aadec2">ssr</a> &amp;= ~0x40;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        }</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="keywordflow">return</span> value;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga75077742c6ae25bc5d1fff83f86e750f">  289</a></span>&#160;<a class="code" href="group__CPU__SCI.html#ga75077742c6ae25bc5d1fff83f86e750f">cpu_sci_wait</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> * <span class="keyword">const</span> cpu_ioregs = (<span class="keyword">volatile</span> <a class="code" href="structcpu__ioregs__t.html">cpu_ioregs_t</a> *)<a class="code" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="comment">/* Waiting for TEND */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">while</span> ((cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a61e150fdfab7a5ee6f7d149493aadec2">ssr</a> &amp; 0x04) == 0) {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        }</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="comment">/* Waiting for RDRF */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="keywordflow">while</span> ((cpu_ioregs-&gt;<a class="code" href="structcpu__ioregs__t.html#a61e150fdfab7a5ee6f7d149493aadec2">ssr</a> &amp; 0x40) == 0) {</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        }</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;__END_DECLS</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !_YAUL_CPU_SCI_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga29b85dc380b5d737bdcaf3ef9f44bfc1"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga29b85dc380b5d737bdcaf3ef9f44bfc1">cpu_sci_cfg_t::ihr_tei</a></div><div class="ttdeci">cpu_sci_ihr ihr_tei</div><div class="ttdoc">Callback when transmit data register content is sent.</div><div class="ttdef"><b>Definition:</b> sci.h:172</div></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga3ad82fb244222409833c27643c1e895e"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga3ad82fb244222409833c27643c1e895e">cpu_sci_cfg_t::ihr_txi</a></div><div class="ttdeci">cpu_sci_ihr ihr_txi</div><div class="ttdoc">Callback when transmit data register content is dispatched for transfer.</div><div class="ttdef"><b>Definition:</b> sci.h:166</div></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga7ed5fa2b116bc96089bf646771bc741b"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga7ed5fa2b116bc96089bf646771bc741b">cpu_sci_cfg_t::ihr_rxi</a></div><div class="ttdeci">cpu_sci_ihr ihr_rxi</div><div class="ttdoc">Callback when new serial data is received in receive data register.</div><div class="ttdef"><b>Definition:</b> sci.h:158</div></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga9b4a40d35191ae1d419c0dc2ddcdbc45"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga9b4a40d35191ae1d419c0dc2ddcdbc45">cpu_sci_cfg_t::ihr_eri</a></div><div class="ttdeci">cpu_sci_ihr ihr_eri</div><div class="ttdoc">Callback when receive error is encountered.</div><div class="ttdef"><b>Definition:</b> sci.h:151</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga1c1ea0986c7ec96659c6de8e3111022e"><div class="ttname"><a href="group__CPU__SCI.html#ga1c1ea0986c7ec96659c6de8e3111022e">cpu_sci_enable</a></div><div class="ttdeci">static void __always_inline cpu_sci_enable(void)</div><div class="ttdoc">Enable CPU-SCI.</div><div class="ttdef"><b>Definition:</b> sci.h:179</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga1d24d3e036c94e78adfe90da103d97a4"><div class="ttname"><a href="group__CPU__SCI.html#ga1d24d3e036c94e78adfe90da103d97a4">cpu_sci_mp_t</a></div><div class="ttdeci">cpu_sci_mp_t</div><div class="ttdoc">Multiprocessor mode.</div><div class="ttdef"><b>Definition:</b> sci.h:79</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga314c6aeac7754817b2fffe2bae0eb892"><div class="ttname"><a href="group__CPU__SCI.html#ga314c6aeac7754817b2fffe2bae0eb892">cpu_sci_parity_t</a></div><div class="ttdeci">cpu_sci_parity_t</div><div class="ttdoc">Parity.</div><div class="ttdef"><b>Definition:</b> sci.h:49</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga3ba46fbe0330d759a1434fd5c47ac3ff"><div class="ttname"><a href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a></div><div class="ttdeci">void(* cpu_sci_ihr)(void *ihr)</div><div class="ttdoc">Callback type.</div><div class="ttdef"><b>Definition:</b> sci.h:116</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga41c29ca2938a4c7ab3d8c1b05cc6daa8"><div class="ttname"><a href="group__CPU__SCI.html#ga41c29ca2938a4c7ab3d8c1b05cc6daa8">cpu_sci_stop_bit_length_t</a></div><div class="ttdeci">cpu_sci_stop_bit_length_t</div><div class="ttdoc">Stop bit length.</div><div class="ttdef"><b>Definition:</b> sci.h:70</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga52dcbaadbd0ef84d9ba46c2efc2cda43"><div class="ttname"><a href="group__CPU__SCI.html#ga52dcbaadbd0ef84d9ba46c2efc2cda43">cpu_sci_clock_div_t</a></div><div class="ttdeci">cpu_sci_clock_div_t</div><div class="ttdoc">Clock divider for baudrate prescaler.</div><div class="ttdef"><b>Definition:</b> sci.h:88</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga6314572c5f188c63bd4ef112cd86fb7a"><div class="ttname"><a href="group__CPU__SCI.html#ga6314572c5f188c63bd4ef112cd86fb7a">cpu_sci_parity_mode_t</a></div><div class="ttdeci">cpu_sci_parity_mode_t</div><div class="ttdoc">Parity mode.</div><div class="ttdef"><b>Definition:</b> sci.h:61</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga75077742c6ae25bc5d1fff83f86e750f"><div class="ttname"><a href="group__CPU__SCI.html#ga75077742c6ae25bc5d1fff83f86e750f">cpu_sci_wait</a></div><div class="ttdeci">static void __always_inline cpu_sci_wait(void)</div><div class="ttdoc">Waits for CPU-SCI transfer end.</div><div class="ttdef"><b>Definition:</b> sci.h:289</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga87856736bde65745ba4be7cad736e24b"><div class="ttname"><a href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a></div><div class="ttdeci">void cpu_sci_config_set(const cpu_sci_cfg_t *cfg)</div><div class="ttdoc">Configure a CPU-SCI for transfer.</div><div class="ttdef"><b>Definition:</b> cpu_sci.c:76</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga974e17d4c7587b749202b9ed3140d310"><div class="ttname"><a href="group__CPU__SCI.html#ga974e17d4c7587b749202b9ed3140d310">cpu_sci_read_value_get</a></div><div class="ttdeci">static uint8_t __always_inline cpu_sci_read_value_get(void)</div><div class="ttdoc">Returns the last value read during CPU-SCI transfer in normal mode.</div><div class="ttdef"><b>Definition:</b> sci.h:270</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga9d14f01a891838502bdc0597c55e8847"><div class="ttname"><a href="group__CPU__SCI.html#ga9d14f01a891838502bdc0597c55e8847">cpu_sci_length_t</a></div><div class="ttdeci">cpu_sci_length_t</div><div class="ttdoc">Single transfer length in bits.</div><div class="ttdef"><b>Definition:</b> sci.h:38</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gaa68a5fe1572154ea20b19873ba4e36db"><div class="ttname"><a href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">cpu_sci_with_dmac_enable</a></div><div class="ttdeci">void cpu_sci_with_dmac_enable(const cpu_sci_cfg_t *cfg)</div><div class="ttdoc">Execute a CPU-SCI transfer in CPI+DMAC mode.</div><div class="ttdef"><b>Definition:</b> cpu_sci.c:122</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gaa98c6ae9439654332938240853c5f2ef"><div class="ttname"><a href="group__CPU__SCI.html#gaa98c6ae9439654332938240853c5f2ef">cpu_sci_mode_t</a></div><div class="ttdeci">cpu_sci_mode_t</div><div class="ttdoc">CPU-SCI communication mode.</div><div class="ttdef"><b>Definition:</b> sci.h:29</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gab29bbba600a1d80cc698c91d24b7295f"><div class="ttname"><a href="group__CPU__SCI.html#gab29bbba600a1d80cc698c91d24b7295f">cpu_sci_interrupt_priority_set</a></div><div class="ttdeci">static void __always_inline cpu_sci_interrupt_priority_set(uint8_t priority)</div><div class="ttdoc">Set the interrupt priority level for CPU-SCI.</div><div class="ttdef"><b>Definition:</b> sci.h:199</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gaced319f0b818ea596b06678baf4e9630"><div class="ttname"><a href="group__CPU__SCI.html#gaced319f0b818ea596b06678baf4e9630">cpu_sci_write_value_set</a></div><div class="ttdeci">static void __always_inline cpu_sci_write_value_set(uint8_t value)</div><div class="ttdoc">Execute a single byte CPU-SCI transfer in normal mode.</div><div class="ttdef"><b>Definition:</b> sci.h:255</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gad217a63084cb9ff811252b304b0fca5b"><div class="ttname"><a href="group__CPU__SCI.html#gad217a63084cb9ff811252b304b0fca5b">cpu_sci_disable</a></div><div class="ttdeci">static void __always_inline cpu_sci_disable(void)</div><div class="ttdoc">Disable CPU-SCI.</div><div class="ttdef"><b>Definition:</b> sci.h:188</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gadcbfa0d256a082a1c159a65e94939e67"><div class="ttname"><a href="group__CPU__SCI.html#gadcbfa0d256a082a1c159a65e94939e67">cpu_sci_sck_cfg_t</a></div><div class="ttdeci">cpu_sci_sck_cfg_t</div><div class="ttdoc">SCK pin configuration.</div><div class="ttdef"><b>Definition:</b> sci.h:101</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gae2111992d927ee57d23fb30e3f7aaf72"><div class="ttname"><a href="group__CPU__SCI.html#gae2111992d927ee57d23fb30e3f7aaf72">cpu_sci_status_reset</a></div><div class="ttdeci">static void __always_inline cpu_sci_status_reset(void)</div><div class="ttdoc">Reset CPU-SCI status.</div><div class="ttdef"><b>Definition:</b> sci.h:209</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga1d24d3e036c94e78adfe90da103d97a4a5e3181e6fb8e118c2348976104bae0f5"><div class="ttname"><a href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a5e3181e6fb8e118c2348976104bae0f5">CPU_SCI_MP_OFF</a></div><div class="ttdeci">@ CPU_SCI_MP_OFF</div><div class="ttdoc">Multiprocessor function disabled.</div><div class="ttdef"><b>Definition:</b> sci.h:81</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga1d24d3e036c94e78adfe90da103d97a4a751b050cbc7675b3ace047b78b215fca"><div class="ttname"><a href="group__CPU__SCI.html#gga1d24d3e036c94e78adfe90da103d97a4a751b050cbc7675b3ace047b78b215fca">CPU_SCI_MP_ON</a></div><div class="ttdeci">@ CPU_SCI_MP_ON</div><div class="ttdoc">Multiprocessor function enabled.</div><div class="ttdef"><b>Definition:</b> sci.h:83</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga314c6aeac7754817b2fffe2bae0eb892a7b77bf35d6925264b47e8cf6a60ed08e"><div class="ttname"><a href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892a7b77bf35d6925264b47e8cf6a60ed08e">CPU_SCI_PARITY_ON</a></div><div class="ttdeci">@ CPU_SCI_PARITY_ON</div><div class="ttdoc">Parity bit added and checked.</div><div class="ttdef"><b>Definition:</b> sci.h:56</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga314c6aeac7754817b2fffe2bae0eb892af3d794df2cd6c066ce6a89ec0d8b4595"><div class="ttname"><a href="group__CPU__SCI.html#gga314c6aeac7754817b2fffe2bae0eb892af3d794df2cd6c066ce6a89ec0d8b4595">CPU_SCI_PARITY_OFF</a></div><div class="ttdeci">@ CPU_SCI_PARITY_OFF</div><div class="ttdoc">Parity bit not added or checked.</div><div class="ttdef"><b>Definition:</b> sci.h:51</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga41c29ca2938a4c7ab3d8c1b05cc6daa8a435298258bc203d7655ae773b569a89a"><div class="ttname"><a href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8a435298258bc203d7655ae773b569a89a">CPU_SCI_1_STOP_BIT</a></div><div class="ttdeci">@ CPU_SCI_1_STOP_BIT</div><div class="ttdoc">One stop bit.</div><div class="ttdef"><b>Definition:</b> sci.h:72</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga41c29ca2938a4c7ab3d8c1b05cc6daa8ad78d24452e997dc08974fa5a9920d76d"><div class="ttname"><a href="group__CPU__SCI.html#gga41c29ca2938a4c7ab3d8c1b05cc6daa8ad78d24452e997dc08974fa5a9920d76d">CPU_SCI_2_STOP_BITS</a></div><div class="ttdeci">@ CPU_SCI_2_STOP_BITS</div><div class="ttdoc">Two stop bits.</div><div class="ttdef"><b>Definition:</b> sci.h:74</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga52dcbaadbd0ef84d9ba46c2efc2cda43a2de4956b29b8810ee1ded947ae93cd4a"><div class="ttname"><a href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a2de4956b29b8810ee1ded947ae93cd4a">CPU_SCI_CLOCK_DIV_256</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_256</div><div class="ttdoc">1/256 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:96</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga52dcbaadbd0ef84d9ba46c2efc2cda43a399b57f34459ab8e16a0f4c96bc176c1"><div class="ttname"><a href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a399b57f34459ab8e16a0f4c96bc176c1">CPU_SCI_CLOCK_DIV_4</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_4</div><div class="ttdoc">1/4 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:90</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga52dcbaadbd0ef84d9ba46c2efc2cda43a4a60bc7931d358501498932a49bc37db"><div class="ttname"><a href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a4a60bc7931d358501498932a49bc37db">CPU_SCI_CLOCK_DIV_16</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_16</div><div class="ttdoc">1/16 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:92</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga52dcbaadbd0ef84d9ba46c2efc2cda43a914e38161ad3afc59c3e5d8593fce3cb"><div class="ttname"><a href="group__CPU__SCI.html#gga52dcbaadbd0ef84d9ba46c2efc2cda43a914e38161ad3afc59c3e5d8593fce3cb">CPU_SCI_CLOCK_DIV_64</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_64</div><div class="ttdoc">1/64 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:94</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga6314572c5f188c63bd4ef112cd86fb7aad22023ffbf9a3e1ee60c8c2e16ab7550"><div class="ttname"><a href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aad22023ffbf9a3e1ee60c8c2e16ab7550">CPU_SCI_PARITY_EVEN</a></div><div class="ttdeci">@ CPU_SCI_PARITY_EVEN</div><div class="ttdoc">Even parity.</div><div class="ttdef"><b>Definition:</b> sci.h:63</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga6314572c5f188c63bd4ef112cd86fb7aaeb9416a703d8bba1d61f5d57c0278b6a"><div class="ttname"><a href="group__CPU__SCI.html#gga6314572c5f188c63bd4ef112cd86fb7aaeb9416a703d8bba1d61f5d57c0278b6a">CPU_SCI_PARIT_ODD</a></div><div class="ttdeci">@ CPU_SCI_PARIT_ODD</div><div class="ttdoc">Odd parity.</div><div class="ttdef"><b>Definition:</b> sci.h:65</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga9d14f01a891838502bdc0597c55e8847a53c4949d5a490fad38fde6841f515a5e"><div class="ttname"><a href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847a53c4949d5a490fad38fde6841f515a5e">CPU_SCI_LENGTH_8_BITS</a></div><div class="ttdeci">@ CPU_SCI_LENGTH_8_BITS</div><div class="ttdoc">8-bit data.</div><div class="ttdef"><b>Definition:</b> sci.h:40</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga9d14f01a891838502bdc0597c55e8847aacf1fadc9a7d2b2761fd4d40d8833850"><div class="ttname"><a href="group__CPU__SCI.html#gga9d14f01a891838502bdc0597c55e8847aacf1fadc9a7d2b2761fd4d40d8833850">CPU_SCI_LENGTH_7_BITS</a></div><div class="ttdeci">@ CPU_SCI_LENGTH_7_BITS</div><div class="ttdoc">7-bit data.</div><div class="ttdef"><b>Definition:</b> sci.h:44</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggaa98c6ae9439654332938240853c5f2efa090a6f90aa9dcd274c44000b1e5ba467"><div class="ttname"><a href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa090a6f90aa9dcd274c44000b1e5ba467">CPU_SCI_MODE_ASYNC</a></div><div class="ttdeci">@ CPU_SCI_MODE_ASYNC</div><div class="ttdoc">Asynchronous mode.</div><div class="ttdef"><b>Definition:</b> sci.h:31</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggaa98c6ae9439654332938240853c5f2efa2a9689bee1e5234142f514d560fe88b5"><div class="ttname"><a href="group__CPU__SCI.html#ggaa98c6ae9439654332938240853c5f2efa2a9689bee1e5234142f514d560fe88b5">CPU_SCI_MODE_SYNC</a></div><div class="ttdeci">@ CPU_SCI_MODE_SYNC</div><div class="ttdoc">Clocked synchronous mode.</div><div class="ttdef"><b>Definition:</b> sci.h:33</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggadcbfa0d256a082a1c159a65e94939e67a01811207ece228ab6fbb95ba696678ce"><div class="ttname"><a href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a01811207ece228ab6fbb95ba696678ce">CPU_SCI_SCK_DONTCARE</a></div><div class="ttdeci">@ CPU_SCI_SCK_DONTCARE</div><div class="ttdoc">SCK pin is unused.</div><div class="ttdef"><b>Definition:</b> sci.h:103</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggadcbfa0d256a082a1c159a65e94939e67a6c52822cb0485023bb976acaf04224e7"><div class="ttname"><a href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67a6c52822cb0485023bb976acaf04224e7">CPU_SCI_SCK_INPUT</a></div><div class="ttdeci">@ CPU_SCI_SCK_INPUT</div><div class="ttdoc">SCK pin is used as a clock input.</div><div class="ttdef"><b>Definition:</b> sci.h:107</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggadcbfa0d256a082a1c159a65e94939e67ac557f28ea3d8e73de8b46087b765c659"><div class="ttname"><a href="group__CPU__SCI.html#ggadcbfa0d256a082a1c159a65e94939e67ac557f28ea3d8e73de8b46087b765c659">CPU_SCI_SCK_OUTPUT</a></div><div class="ttdeci">@ CPU_SCI_SCK_OUTPUT</div><div class="ttdoc">SCK pin is used as a clock output.</div><div class="ttdef"><b>Definition:</b> sci.h:105</div></div>
<div class="ttc" id="agroup__GCC__ATTRIBUTES_html_ga5ec304e7577e6c1a8a36c3096fc466af"><div class="ttname"><a href="group__GCC__ATTRIBUTES.html#ga5ec304e7577e6c1a8a36c3096fc466af">__aligned</a></div><div class="ttdeci">#define __aligned(x)</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> cdefs.h:101</div></div>
<div class="ttc" id="agroup__GCC__ATTRIBUTES_html_ga6034e8cd4bcd5bacfd060abd01bbd8a8"><div class="ttname"><a href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a></div><div class="ttdeci">#define __always_inline</div><div class="ttdoc">Not yet documented.</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga01d1e3f3d77a0675f75fb889bbff33dd"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a></div><div class="ttdeci">#define CPU_IOREG_BASE</div><div class="ttdoc">Base CPU address, for use with cpu_ioregs_t.</div><div class="ttdef"><b>Definition:</b> map.h:24</div></div>
<div class="ttc" id="astructcpu__ioregs__t_html"><div class="ttname"><a href="structcpu__ioregs__t.html">cpu_ioregs_t</a></div><div class="ttdoc">CPU I/O register map.</div><div class="ttdef"><b>Definition:</b> map.h:35</div></div>
<div class="ttc" id="astructcpu__ioregs__t_html_a395a3b9d49f9cde9784236b38ce17ec7"><div class="ttname"><a href="structcpu__ioregs__t.html#a395a3b9d49f9cde9784236b38ce17ec7">cpu_ioregs_t::iprb</a></div><div class="ttdeci">uint16_t iprb</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:82</div></div>
<div class="ttc" id="astructcpu__ioregs__t_html_a3a227cde93cb4edbf201cc96f39aef56"><div class="ttname"><a href="structcpu__ioregs__t.html#a3a227cde93cb4edbf201cc96f39aef56">cpu_ioregs_t::tdr</a></div><div class="ttdeci">uint8_t tdr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:43</div></div>
<div class="ttc" id="astructcpu__ioregs__t_html_a4e2e557df19d835f83681baf1ad1a3b2"><div class="ttname"><a href="structcpu__ioregs__t.html#a4e2e557df19d835f83681baf1ad1a3b2">cpu_ioregs_t::rdr</a></div><div class="ttdeci">uint8_t rdr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:47</div></div>
<div class="ttc" id="astructcpu__ioregs__t_html_a61e150fdfab7a5ee6f7d149493aadec2"><div class="ttname"><a href="structcpu__ioregs__t.html#a61e150fdfab7a5ee6f7d149493aadec2">cpu_ioregs_t::ssr</a></div><div class="ttdeci">uint8_t ssr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:45</div></div>
<div class="ttc" id="astructcpu__ioregs__t_html_aa16d9115f8e28340df430fddae7d3db5"><div class="ttname"><a href="structcpu__ioregs__t.html#aa16d9115f8e28340df430fddae7d3db5">cpu_ioregs_t::scr</a></div><div class="ttdeci">uint8_t scr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:41</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html"><div class="ttname"><a href="structcpu__sci__cfg__t.html">cpu_sci_cfg_t</a></div><div class="ttdoc">CPU-SCI configuration.</div><div class="ttdef"><b>Definition:</b> sci.h:119</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_a40a9b9652d31cf5983957e6e48a8dc4d"><div class="ttname"><a href="structcpu__sci__cfg__t.html#a40a9b9652d31cf5983957e6e48a8dc4d">cpu_sci_cfg_t::sck_config</a></div><div class="ttdeci">cpu_sci_sck_cfg_t sck_config</div><div class="ttdoc">SCK pin configuration.</div><div class="ttdef"><b>Definition:</b> sci.h:142</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_a457710149e59cc7703fa247405275532"><div class="ttname"><a href="structcpu__sci__cfg__t.html#a457710149e59cc7703fa247405275532">cpu_sci_cfg_t::clock_div</a></div><div class="ttdeci">cpu_sci_clock_div_t clock_div</div><div class="ttdoc">Clock divider.</div><div class="ttdef"><b>Definition:</b> sci.h:139</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_a488079e29546200f2ad36deb6df92169"><div class="ttname"><a href="structcpu__sci__cfg__t.html#a488079e29546200f2ad36deb6df92169">cpu_sci_cfg_t::parity_mode</a></div><div class="ttdeci">cpu_sci_parity_mode_t parity_mode</div><div class="ttdoc">Parity mode.</div><div class="ttdef"><b>Definition:</b> sci.h:130</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_a70262c7dc7a2e8b50a5539b11fb18d32"><div class="ttname"><a href="structcpu__sci__cfg__t.html#a70262c7dc7a2e8b50a5539b11fb18d32">cpu_sci_cfg_t::baudrate</a></div><div class="ttdeci">uint8_t baudrate</div><div class="ttdoc">Baudrate.</div><div class="ttdef"><b>Definition:</b> sci.h:145</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_a87cd01bf33af1e52f0844d928b97c69c"><div class="ttname"><a href="structcpu__sci__cfg__t.html#a87cd01bf33af1e52f0844d928b97c69c">cpu_sci_cfg_t::mp</a></div><div class="ttdeci">cpu_sci_mp_t mp</div><div class="ttdoc">Multiprocessor mode.</div><div class="ttdef"><b>Definition:</b> sci.h:136</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_aab3731c80d94ef487d4e1bd9a20319ec"><div class="ttname"><a href="structcpu__sci__cfg__t.html#aab3731c80d94ef487d4e1bd9a20319ec">cpu_sci_cfg_t::parity</a></div><div class="ttdeci">cpu_sci_parity_t parity</div><div class="ttdoc">Parity.</div><div class="ttdef"><b>Definition:</b> sci.h:127</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_ac2591aa892594cb15860516afb79a4a7"><div class="ttname"><a href="structcpu__sci__cfg__t.html#ac2591aa892594cb15860516afb79a4a7">cpu_sci_cfg_t::length</a></div><div class="ttdeci">cpu_sci_length_t length</div><div class="ttdoc">Length.</div><div class="ttdef"><b>Definition:</b> sci.h:124</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_ac5dba0660d39f707510284d453e25ba5"><div class="ttname"><a href="structcpu__sci__cfg__t.html#ac5dba0660d39f707510284d453e25ba5">cpu_sci_cfg_t::mode</a></div><div class="ttdeci">cpu_sci_mode_t mode</div><div class="ttdoc">Communication mode.</div><div class="ttdef"><b>Definition:</b> sci.h:121</div></div>
<div class="ttc" id="astructcpu__sci__cfg__t_html_ace4b4d8571e75f02d630e57878e7bb37"><div class="ttname"><a href="structcpu__sci__cfg__t.html#ace4b4d8571e75f02d630e57878e7bb37">cpu_sci_cfg_t::stop_bit</a></div><div class="ttdeci">cpu_sci_stop_bit_length_t stop_bit</div><div class="ttdoc">Stop bit.</div><div class="ttdef"><b>Definition:</b> sci.h:133</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2acc366ec50223736d170163e50fce76.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_494b9f7ceab4e4052a74750adf4fa7da.html">scu</a></li><li class="navelem"><a class="el" href="dir_c320a0c2fb586d1b9958332bb030bc26.html">bus</a></li><li class="navelem"><a class="el" href="dir_7d7bbe93712b1e0eee49dca0cd27c23b.html">cpu</a></li><li class="navelem"><a class="el" href="dir_427f168647aa327b5ad9854bc789bb16.html">cpu</a></li><li class="navelem"><b>sci.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
