/*
 * arch/arm/cpu/armv8/rcar_gen3/pfc-r8a77995.c
 *     This file is r8a77995 processor support - PFC hardware block.
 *
 * Copyright (C) 2017-2018 Renesas Electronics Corporation
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <sh_pfc.h>
#include <asm/arch/gpio.h>

#define CPU_32_PORT(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx),				\
	PORT_10(fn, pfx##2, sfx),				\
	PORT_1(fn, pfx##30, sfx),				\
	PORT_1(fn, pfx##31, sfx)

#define CPU_32_PORT1(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx),				\
	PORT_10(fn, pfx##2, sfx)

#define CPU_32_PORT2(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx),				\
	PORT_10(fn, pfx##2, sfx)

#define CPU_32_PORT_21(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx),				\
	PORT_1(fn, pfx##20, sfx)

#define CPU_32_PORT_14(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_1(fn, pfx##10, sfx),				\
	PORT_1(fn, pfx##11, sfx),				\
	PORT_1(fn, pfx##12, sfx),				\
	PORT_1(fn, pfx##13, sfx)

#define CPU_32_PORT_10(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx)

#define CPU_32_PORT_9(fn, pfx, sfx)				\
	PORT_1(fn, pfx##0, sfx),				\
	PORT_1(fn, pfx##1, sfx),				\
	PORT_1(fn, pfx##2, sfx),				\
	PORT_1(fn, pfx##3, sfx),				\
	PORT_1(fn, pfx##4, sfx),				\
	PORT_1(fn, pfx##5, sfx),				\
	PORT_1(fn, pfx##6, sfx),				\
	PORT_1(fn, pfx##7, sfx),				\
	PORT_1(fn, pfx##8, sfx)

/* --gen3-- */
/* GP_0_0_DATA -> GP_6_13_DATA */
/* except for GP0[10] - [31],
		GP3[10] - [31],
		GP5[21] - [31],
		GP7[14] - [31] */

#define CPU_ALL_PORT(fn, pfx, sfx)		\
	CPU_32_PORT_9(fn, pfx##_0_, sfx),	\
	CPU_32_PORT(fn, pfx##_1_, sfx),	\
	CPU_32_PORT(fn, pfx##_2_, sfx),	\
	CPU_32_PORT_10(fn, pfx##_3_, sfx),	\
	CPU_32_PORT(fn, pfx##_4_, sfx),	\
	CPU_32_PORT_21(fn, pfx##_5_, sfx),	\
	CPU_32_PORT_14(fn, pfx##_6_, sfx)

#define _GP_GPIO(pfx, sfx) PINMUX_GPIO(GPIO_GP##pfx, GP##pfx##_DATA)
#define _GP_DATA(pfx, sfx) PINMUX_DATA(GP##pfx##_DATA, GP##pfx##_FN,	\
				       GP##pfx##_IN, GP##pfx##_OUT)

#define _GP_INOUTSEL(pfx, sfx) GP##pfx##_IN, GP##pfx##_OUT
#define _GP_INDT(pfx, sfx) GP##pfx##_DATA

#define GP_ALL(str)	CPU_ALL_PORT(_PORT_ALL, GP, str)
#define PINMUX_GPIO_GP_ALL()	CPU_ALL_PORT(_GP_GPIO, , unused)
#define PINMUX_DATA_GP_ALL()	CPU_ALL_PORT(_GP_DATA, , unused)


#define PORT_10_REV(fn, pfx, sfx)				\
	PORT_1(fn, pfx##9, sfx), PORT_1(fn, pfx##8, sfx),	\
	PORT_1(fn, pfx##7, sfx), PORT_1(fn, pfx##6, sfx),	\
	PORT_1(fn, pfx##5, sfx), PORT_1(fn, pfx##4, sfx),	\
	PORT_1(fn, pfx##3, sfx), PORT_1(fn, pfx##2, sfx),	\
	PORT_1(fn, pfx##1, sfx), PORT_1(fn, pfx##0, sfx)

#define CPU_32_PORT_REV(fn, pfx, sfx)					\
	PORT_1(fn, pfx##31, sfx), PORT_1(fn, pfx##30, sfx),		\
	PORT_10_REV(fn, pfx##2, sfx), PORT_10_REV(fn, pfx##1, sfx),	\
	PORT_10_REV(fn, pfx, sfx)

#define GP_INOUTSEL(bank) CPU_32_PORT_REV(_GP_INOUTSEL, _##bank##_, unused)
#define GP_INDT(bank) CPU_32_PORT_REV(_GP_INDT, _##bank##_, unused)

#define PINMUX_IPSR_DATA(ipsr, fn) PINMUX_DATA(fn##_MARK, FN_##ipsr, FN_##fn)
#define PINMUX_IPSR_MODSEL_DATA(ipsr, fn, ms) PINMUX_DATA(fn##_MARK, FN_##ms, \
							  FN_##ipsr, FN_##fn)

enum {
	PINMUX_RESERVED = 0,

	PINMUX_DATA_BEGIN,
	GP_ALL(DATA),
	PINMUX_DATA_END,

	PINMUX_INPUT_BEGIN,
	GP_ALL(IN),
	PINMUX_INPUT_END,

	PINMUX_OUTPUT_BEGIN,
	GP_ALL(OUT),
	PINMUX_OUTPUT_END,

	PINMUX_FUNCTION_BEGIN,
	GP_ALL(FN),

	/* GPSR0 */
	GFN_MLB_SIG,
	GFN_MLB_DAT,
	GFN_MLB_CLK,
	GFN_MSIOF2_RXD,
	GFN_MSIOF2_TXD,
	GFN_MSIOF2_SCK,
	GFN_IRQ0_A,
	FN_USB0_OVC,
	FN_USB0_PWEN,

	/* GPSR1 */
	GFN_QPOLB,
	GFN_QPOLA,
	GFN_DU_CDE,
	GFN_DU_DISP_CDE,
	GFN_DU_DISP,
	GFN_DU_VSYNC,
	GFN_DU_HSYNC,
	GFN_DU_DOTCLKOUT0,
	GFN_DU_DR7,
	GFN_DU_DR6,
	GFN_DU_DR5,
	GFN_DU_DR4,
	GFN_DU_DR3,
	GFN_DU_DR2,
	GFN_DU_DR1,
	GFN_DU_DR0,
	GFN_DU_DG7,
	GFN_DU_DG6,
	GFN_DU_DG5,
	GFN_DU_DG4,
	GFN_DU_DG3,
	GFN_DU_DG2,
	GFN_DU_DG1,
	GFN_DU_DG0,
	GFN_DU_DB7,
	GFN_DU_DB6,
	GFN_DU_DB5,
	GFN_DU_DB4,
	GFN_DU_DB3,
	GFN_DU_DB2,
	GFN_DU_DB1,
	GFN_DU_DB0,

	/* GPSR2 */
	GFN_NFCEx,
	GFN_NFCLE,
	GFN_NFALE,
	GFN_VI4_CLKENB,
	GFN_VI4_FIELD,
	GFN_VI4_HSYNCx,
	GFN_VI4_VSYNCx,
	GFN_VI4_DATA23,
	GFN_VI4_DATA22,
	GFN_VI4_DATA21,
	GFN_VI4_DATA20,
	GFN_VI4_DATA19,
	GFN_VI4_DATA18,
	GFN_VI4_DATA17,
	GFN_VI4_DATA16,
	GFN_VI4_DATA15,
	GFN_VI4_DATA14,
	GFN_VI4_DATA13,
	GFN_VI4_DATA12,
	GFN_VI4_DATA11,
	GFN_VI4_DATA10,
	GFN_VI4_DATA9,
	GFN_VI4_DATA8,
	GFN_VI4_DATA7,
	GFN_VI4_DATA6,
	GFN_VI4_DATA5,
	FN_VI4_DATA4,
	GFN_VI4_DATA3,
	GFN_VI4_DATA2,
	GFN_VI4_DATA1,
	GFN_VI4_DATA0,
	FN_VI4_CLK,

	/* GPSR3 */
	GFN_NFDATA7,
	GFN_NFDATA6,
	GFN_NFDATA5,
	GFN_NFDATA4,
	GFN_NFDATA3,
	GFN_NFDATA2,
	GFN_NFDATA1,
	GFN_NFDATA0,
	GFN_NFWEx,
	GFN_NFREx,

	/* GPSR4 */
	GFN_CAN0_RX_A,
	GFN_CAN1_TX_A,
	GFN_CAN1_RX_A,
	GFN_CAN0_TX_A,
	FN_TX2,
	FN_RX2,
	GFN_SCK2,
	GFN_TX1_A,
	GFN_RX1_A,
	GFN_SCK1_A,
	GFN_TX0_A,
	GFN_RX0_A,
	GFN_SCK0_A,
	GFN_MSIOF1_RXD,
	GFN_MSIOF1_TXD,
	GFN_MSIOF1_SCK,
	FN_MSIOF0_RXD,
	FN_MSIOF0_TXD,
	FN_MSIOF0_SINK,
	FN_MSIOF0_SCK,
	GFN_SDA1,
	GFN_SCL1,
	FN_SDA0,
	FN_SCL0,
	GFN_SSI_WS4_A,
	GFN_SSI_SDATA4_A,
	GFN_SSI_SCK4_A,
	GFN_SSI_WS34,
	GFN_SSI_SDATA3,
	GFN_SSI_SCK34,
	GFN_AUDIO_CLKA,
	GFN_NFRBx,

	/* GPSR5 */
	FN_AVB0_LINK,
	FN_AVB0_PHY_INT,
	FN_AVB0_MAGIC,
	FN_AVB0_MDC,
	FN_AVB0_MDIO,
	FN_AVB0_TXCREFCLK,
	FN_AVB0_TD3,
	FN_AVB0_TD2,
	FN_AVB0_TD1,
	FN_AVB0_TD0,
	FN_AVB0_TXC,
	FN_AVB0_TX_CTL,
	FN_AVB0_RD3,
	FN_AVB0_RD2,
	FN_AVB0_RD1,
	FN_AVB0_RD0,
	FN_AVB0_RXC,
	FN_AVB0_RX_CTL,
	GFN_CAN_CLK,
	GFN_TPU0TO1_A,
	GFN_TPU0TO0_A,

	/* GPSR6 */
	FN_RPC_INTx,
	FN_RPC_RESETx,
	FN_QSPI1_SSL,
	FN_QSPI1_IO3,
	FN_QSPI1_IO2,
	FN_QSPI1_MISO_IO1,
	FN_QSPI1_MISO_IO0,
	FN_QSPI1_SPCLK,
	FN_QSPI0_SSL,
	FN_QSPI0_IO3,
	FN_QSPI0_IO2,
	FN_QSPI0_MISO_IO1,
	FN_QSPI0_MISO_IO0,
	FN_QSPI0_SPCLK,

	/* IPSR0 */
	IFN_IRQ0_A,
	FN_MSIOF2_SYNC_B,
	FN_USB0_IDIN,
	IFN_MSIOF2_SCK,
	FN_USB0_IDPU,
	IFN_MSIOF2_TXD,
	FN_SCL3_A,
	IFN_MSIOF2_RXD,
	FN_SDA3_A,
	IFN_MLB_CLK,
	FN_MSIOF2_SYNC_A,
	FN_SCK5_A,
	IFN_MLB_DAT,
	FN_MSIOF2_SS1,
	FN_RX5_A,
	FN_SCL3_B,
	IFN_MLB_SIG,
	FN_MSIOF2_SS2,
	FN_TX5_A,
	FN_SDA3_B,
	IFN_DU_DB0,
	FN_LCDOUT0,
	FN_MSIOF3_TXD_B,

	/* IPSR1 */
	IFN_DU_DB1,
	FN_LCDOUT1,
	FN_MSIOF3_RXD_B,
	IFN_DU_DB2,
	FN_LCDOUT2,
	FN_IRQ0_B,
	IFN_DU_DB3,
	FN_LCDOUT3,
	FN_SCK5_B,
	IFN_DU_DB4,
	FN_LCDOUT4,
	FN_RX5_B,
	IFN_DU_DB5,
	FN_LCDOUT5,
	FN_TX5_B,
	IFN_DU_DB6,
	FN_LCDOUT6,
	FN_MSIOF3_SS1_B,
	IFN_DU_DB7,
	FN_LCDOUT7,
	FN_MSIOF3_SS2_B,
	IFN_DU_DG0,
	FN_LCDOUT8,
	FN_MSIOF3_SCK_B,

	/* IPSR2 */
	IFN_DU_DG1,
	FN_LCDOUT9,
	FN_MSIOF3_SYNC_B,
	IFN_DU_DG2,
	FN_LCDOUT10,
	IFN_DU_DG3,
	FN_LCDOUT11,
	FN_IRQ1_A,
	IFN_DU_DG4,
	FN_LCDOUT12,
	FN_HSCK3_B,
	IFN_DU_DG5,
	FN_LCDOUT13,
	FN_HTX3_B,
	IFN_DU_DG6,
	FN_LCDOUT14,
	FN_HRX3_B,
	IFN_DU_DG7,
	FN_LCDOUT15,
	FN_SCK4_B,
	IFN_DU_DR0,
	FN_LCDOUT16,
	FN_RX4_B,

	/* IPSR3 */
	IFN_DU_DR1,
	FN_LCDOUT17,
	FN_TX4_B,
	IFN_DU_DR2,
	FN_LCDOUT18,
	FN_PWM0_B,
	IFN_DU_DR3,
	FN_LCDOUT19,
	FN_PWM1_B,
	IFN_DU_DR4,
	FN_LCDOUT20,
	FN_TCLK2_B,
	IFN_DU_DR5,
	FN_LCDOUT21,
	FN_NMI,
	IFN_DU_DR6,
	FN_LCDOUT22,
	FN_PWM2_B,
	IFN_DU_DR7,
	FN_LCDOUT23,
	FN_TCLK1_B,
	IFN_DU_DOTCLKOUT0,
	FN_QCLK,

	/* IPSR4 */
	IFN_DU_HSYNC,
	FN_QSTH_QHS,
	FN_IRQ3_A,
	IFN_DU_VSYNC,
	FN_QSTVA_QVS,
	FN_IRQ4_A,
	IFN_DU_DISP,
	FN_QSTVB_QVE,
	FN_PWM3_B,
	IFN_DU_DISP_CDE,
	FN_QCPV_QDE,
	FN_IRQ2_B,
	FN_DU_DOTCLKIN1,
	IFN_DU_CDE,
	FN_QSTB_QHE,
	FN_SCK3_B,
	IFN_QPOLA,
	FN_RX3_B,
	IFN_QPOLB,
	FN_TX3_B,
	IFN_VI4_DATA0,
	FN_PWM0_A,

	/* IPSR5 */
	IFN_VI4_DATA1,
	FN_PWM1_A,
	IFN_VI4_DATA2,
	FN_PWM2_A,
	IFN_VI4_DATA3,
	FN_PWM3_A,
	IFN_VI4_DATA5,
	FN_SCK4_A,
	IFN_VI4_DATA6,
	FN_IRQ2_A,
	IFN_VI4_DATA7,
	FN_TCLK2_A,
	IFN_VI4_DATA8,
	IFN_VI4_DATA9,
	FN_MSIOF3_SS2_A,
	FN_IRQ1_B,

	/* IPSR6 */
	IFN_VI4_DATA10,
	FN_RX4_A,
	IFN_VI4_DATA11,
	FN_TX4_A,
	IFN_VI4_DATA12,
	FN_TCLK1_A,
	IFN_VI4_DATA13,
	FN_MSIOF3_SS1_A,
	FN_HCTS3x,
	IFN_VI4_DATA14,
	FN_SSI_SCK4_B,
	FN_HRTS3x,
	IFN_VI4_DATA15,
	FN_SSI_SDATA4_B,
	IFN_VI4_DATA16,
	FN_HRX3_A,
	IFN_VI4_DATA17,
	FN_HTX3_A,

	/* IPSR7 */
	IFN_VI4_DATA18,
	FN_HSCK3_A,
	IFN_VI4_DATA19,
	FN_SSI_WS4_B,
	FN_NFDATA15,
	IFN_VI4_DATA20,
	FN_MSIOF3_SYNC_A,
	FN_NFDATA14,
	IFN_VI4_DATA21,
	FN_MSIOF3_TXD_A,
	FN_NFDATA13,
	IFN_VI4_DATA22,
	FN_MSIOF3_RXD_A,
	FN_NFDATA12,
	IFN_VI4_DATA23,
	FN_MSIOF3_SCK_A,
	FN_NFDATA11,
	IFN_VI4_VSYNCx,
	FN_SCK1_B,
	FN_NFDATA10,
	IFN_VI4_HSYNCx,
	FN_RX1_B,
	FN_NFDATA9,

	/* IPSR8 */
	IFN_VI4_FIELD,
	FN_AUDIO_CLKB,
	FN_IRQ5_A,
	FN_SCIF_CLK,
	FN_NFDATA8,
	IFN_VI4_CLKENB,
	FN_TX1_B,
	FN_NFWPx,
	FN_DVC_MUTE_A,
	IFN_NFALE,
	FN_SCL2_B,
	FN_IRQ3_B,
	FN_PWM0_C,
	IFN_NFCLE,
	FN_SDA2_B,
	FN_SCK3_A,
	FN_PWM1_C,
	IFN_NFCEx,
	FN_RX3_A,
	FN_PWM2_C,
	IFN_NFRBx,
	FN_TX3_A,
	FN_PWM3_C,
	IFN_NFREx,
	FN_MMC_CMD,
	IFN_NFWEx,
	FN_MMC_CLK,

	/* IPSR9 */
	IFN_NFDATA0,
	FN_MMC_D0,
	IFN_NFDATA1,
	FN_MMC_D1,
	IFN_NFDATA2,
	FN_MMC_D2,
	IFN_NFDATA3,
	FN_MMC_D3,
	IFN_NFDATA4,
	FN_MMC_D4,
	IFN_NFDATA5,
	FN_MMC_D5,
	IFN_NFDATA6,
	FN_MMC_D6,
	IFN_NFDATA7,
	FN_MMC_D7,

	/* IPSR10 */
	IFN_AUDIO_CLKA,
	FN_DVC_MUTE_B,
	IFN_SSI_SCK34,
	FN_FSO_CFE_0x_A,
	IFN_SSI_SDATA3,
	FN_FSO_CFE_1x_A,
	IFN_SSI_WS34,
	FN_FSO_TOEx_A,
	IFN_SSI_SCK4_A,
	FN_HSCK0,
	FN_AUDIO_CLKOUT,
	FN_CAN0_RX_B,
	FN_IRQ4_B,
	IFN_SSI_SDATA4_A,
	FN_HTX0,
	FN_SCL2_A,
	FN_CAN1_RX_B,
	IFN_SSI_WS4_A,
	FN_HRX0,
	FN_SDA2_A,
	FN_CAN1_TX_B,
	IFN_SCL1,
	FN_CTS1x,

	/* IPSR11 */
	IFN_SDA1,
	FN_RTS1x_TANS,
	IFN_MSIOF1_SCK,
	FN_AVB0_AVTP_PPS_B,
	IFN_MSIOF1_TXD,
	FN_AVB0_AVTP_CAPTURE_B,
	IFN_MSIOF1_RXD,
	FN_AVB0_AVTP_MATCH_B,
	IFN_SCK0_A,
	FN_MSIOF1_SYNC,
	FN_FSO_CFE_0x_B,
	IFN_RX0_A,
	FN_MSIOF0_SS1,
	FN_FSO_CFE_1x_B,
	IFN_TX0_A,
	FN_MSIOF0_SS2,
	FN_FSO_TOEx_B,
	IFN_SCK1_A,
	FN_MSIOF1_SS2,
	FN_TPU0TO2_B,
	FN_CAN0_TX_B,
	FN_AUDIO_CLKOUT1,

	/* IPSR12 */
	IFN_RX1_A,
	FN_CTS0x,
	FN_TPU0TO0_B,
	IFN_TX1_A,
	FN_RTS0x_TANS,
	FN_TPU0TO1_B,
	IFN_SCK2,
	FN_MSIOF1_SS1,
	FN_TPU0TO3_B,
	IFN_TPU0TO0_A,
	FN_AVB0_AVTP_CAPTURE_A,
	FN_HCTS0x,
	IFN_TPU0TO1_A,
	FN_AVB0_AVTP_MATCH_A,
	FN_HRTS0x,
	IFN_CAN_CLK,
	FN_AVB0_AVTP_PPS_A,
	FN_SCK0_B,
	FN_IRQ5_B,
	IFN_CAN0_RX_A,
	FN_CANFD0_RX,
	FN_RX0_B,
	IFN_CAN0_TX_A,
	FN_CANFD0_TX,
	FN_TX0_B,

	/* IPSR13 */
	IFN_CAN1_RX_A,
	FN_CANFD1_RX,
	FN_TPU0TO2_A,
	IFN_CAN1_TX_A,
	FN_CANFD1_TX,
	FN_TPU0TO3_A,

	/* MOD_SEL0 */
	/* reserved[1] */
	/* sel_msiof2[1](0,1) */
	FN_SEL_MSIOF2_0, FN_SEL_MSIOF2_1,
	/* sel_i2c3[1](0,1) */
	FN_SEL_I2C3_0, FN_SEL_I2C3_1,
	/* sel_scif5[1](0,1) */
	FN_SEL_SCIF5_0, FN_SEL_SCIF5_1,
	/* sel_msiof3[1](0,1) */
	FN_SEL_MSIOF3_0, FN_SEL_MSIOF3_1,
	/* sel_hscif3[1](0,1) */
	FN_SEL_HSCIF3_0, FN_SEL_HSCIF3_1,
	/* sel_scif4[1](0,1) */
	FN_SEL_SCIF4_0, FN_SEL_SCIF4_1,
	/* sel_pwm0[2](0,1,2) */
	FN_SEL_PWM0_0, FN_SEL_PWM0_1,
	FN_SEL_PWM0_2,
	/* sel_pwm1[2](0,1,2) */
	FN_SEL_PWM1_0, FN_SEL_PWM1_1,
	FN_SEL_PWM1_2,
	/* sel_pwm2[2](0,1,2) */
	FN_SEL_PWM2_0, FN_SEL_PWM2_1,
	FN_SEL_PWM2_2,
	/* sel_pwm3[2](0,1,2) */
	FN_SEL_PWM3_0, FN_SEL_PWM3_1,
	FN_SEL_PWM3_2,
	/* reserved[1] */
	/* sel_irq_0[1](0,1) */
	FN_SEL_IRQ_0_0, FN_SEL_IRQ_0_1,
	/* sel_irq_1[1](0,1) */
	FN_SEL_IRQ_1_0, FN_SEL_IRQ_1_1,
	/* sel_irq_2[1](0,1) */
	FN_SEL_IRQ_2_0, FN_SEL_IRQ_2_1,
	/* sel_irq_3[1](0,1) */
	FN_SEL_IRQ_3_0, FN_SEL_IRQ_3_1,
	/* sel_irq_4[1](0,1) */
	FN_SEL_IRQ_4_0, FN_SEL_IRQ_4_1,
	/* sel_irq_5[1](0,1) */
	FN_SEL_IRQ_5_0, FN_SEL_IRQ_5_1,
	/* reserved[4] */
	/* sel_tmu_0[1](0,1) */
	FN_SEL_TMU_0_0, FN_SEL_TMU_0_1,
	/* sel_tmu_1[1](0,1) */
	FN_SEL_TMU_1_0, FN_SEL_TMU_1_1,
	/* sel_scif3[1](0,1) */
	FN_SEL_SCIF3_0, FN_SEL_SCIF3_1,
	/* sel_scif1[1](0,1) */
	FN_SEL_SCIF1_0, FN_SEL_SCIF1_1,
	/* sel_scu[1](0,1) */
	FN_SEL_SCU_0, FN_SEL_SCU_1,
	/* sel_rfso[1](0,1) */
	FN_SEL_RFSO_0, FN_SEL_RFSO_1,

	/* MOD_SEL1 */
	/* sel_can0[1](0,1) */
	FN_SEL_CAN0_0, FN_SEL_CAN0_1,
	/* sel_can1[1](0,1) */
	FN_SEL_CAN1_0, FN_SEL_CAN1_1,
	/* sel_i2c2[1](0,1) */
	FN_SEL_I2C2_0, FN_SEL_I2C2_1,
	/* sel_etheravb[1](0,1) */
	FN_SEL_ETHERAVB_0, FN_ETHERAVB_1,
	/* sel_scif0[1](0,1) */
	FN_SEL_SCIF0_0, FN_SCIF0_1,
	/* sel_ssif4[1](0,1) */
	FN_SEL_SSIF4_0, FN_SSIF4_1,
	/* reserved[25..24] */
	/* reserved[23..16] */
	/* reserved[15..8] */
	/* reserved[7..0] */

	PINMUX_FUNCTION_END,

	PINMUX_MARK_BEGIN,

	/* GPSR0 */
	MLB_SIG_GMARK,
	MLB_DAT_GMARK,
	MLB_CLK_GMARK,
	MSIOF2_RXD_GMARK,
	MSIOF2_TXD_GMARK,
	MSIOF2_SCK_GMARK,
	IRQ0_A_GMARK,
	USB0_OVC_MARK,
	USB0_PWEN_MARK,

	/* GPSR1 */
	QPOLB_GMARK,
	QPOLA_GMARK,
	DU_CDE_GMARK,
	DU_DISP_CDE_GMARK,
	DU_DISP_GMARK,
	DU_VSYNC_GMARK,
	DU_HSYNC_GMARK,
	DU_DOTCLKOUT0_GMARK,
	DU_DR7_GMARK,
	DU_DR6_GMARK,
	DU_DR5_GMARK,
	DU_DR4_GMARK,
	DU_DR3_GMARK,
	DU_DR2_GMARK,
	DU_DR1_GMARK,
	DU_DR0_GMARK,
	DU_DG7_GMARK,
	DU_DG6_GMARK,
	DU_DG5_GMARK,
	DU_DG4_GMARK,
	DU_DG3_GMARK,
	DU_DG2_GMARK,
	DU_DG1_GMARK,
	DU_DG0_GMARK,
	DU_DB7_GMARK,
	DU_DB6_GMARK,
	DU_DB5_GMARK,
	DU_DB4_GMARK,
	DU_DB3_GMARK,
	DU_DB2_GMARK,
	DU_DB1_GMARK,
	DU_DB0_GMARK,

	/* GPSR2 */
	NFCEx_GMARK,
	NFCLE_GMARK,
	NFALE_GMARK,
	VI4_CLKENB_GMARK,
	VI4_FIELD_GMARK,
	VI4_HSYNCx_GMARK,
	VI4_VSYNCx_GMARK,
	VI4_DATA23_GMARK,
	VI4_DATA22_GMARK,
	VI4_DATA21_GMARK,
	VI4_DATA20_GMARK,
	VI4_DATA19_GMARK,
	VI4_DATA18_GMARK,
	VI4_DATA17_GMARK,
	VI4_DATA16_GMARK,
	VI4_DATA15_GMARK,
	VI4_DATA14_GMARK,
	VI4_DATA13_GMARK,
	VI4_DATA12_GMARK,
	VI4_DATA11_GMARK,
	VI4_DATA10_GMARK,
	VI4_DATA9_GMARK,
	VI4_DATA8_GMARK,
	VI4_DATA7_GMARK,
	VI4_DATA6_GMARK,
	VI4_DATA5_GMARK,
	VI4_DATA4_MARK,
	VI4_DATA3_GMARK,
	VI4_DATA2_GMARK,
	VI4_DATA1_GMARK,
	VI4_DATA0_GMARK,
	VI4_CLK_MARK,

	/* GPSR3 */
	NFDATA7_GMARK,
	NFDATA6_GMARK,
	NFDATA5_GMARK,
	NFDATA4_GMARK,
	NFDATA3_GMARK,
	NFDATA2_GMARK,
	NFDATA1_GMARK,
	NFDATA0_GMARK,
	NFWEx_GMARK,
	NFREx_GMARK,

	/* GPSR4 */
	CAN0_RX_A_GMARK,
	CAN1_TX_A_GMARK,
	CAN1_RX_A_GMARK,
	CAN0_TX_A_GMARK,
	TX2_MARK,
	RX2_MARK,
	SCK2_GMARK,
	TX1_A_GMARK,
	RX1_A_GMARK,
	SCK1_A_GMARK,
	TX0_A_GMARK,
	RX0_A_GMARK,
	SCK0_A_GMARK,
	MSIOF1_RXD_GMARK,
	MSIOF1_TXD_GMARK,
	MSIOF1_SCK_GMARK,
	MSIOF0_RXD_MARK,
	MSIOF0_TXD_MARK,
	MSIOF0_SINK_MARK,
	MSIOF0_SCK_MARK,
	SDA1_GMARK,
	SCL1_GMARK,
	SDA0_MARK,
	SCL0_MARK,
	SSI_WS4_A_GMARK,
	SSI_SDATA4_A_GMARK,
	SSI_SCK4_A_GMARK,
	SSI_WS34_GMARK,
	SSI_SDATA3_GMARK,
	SSI_SCK34_GMARK,
	AUDIO_CLKA_GMARK,
	NFRBx_GMARK,

	/* GPSR5 */
	AVB0_LINK_MARK,
	AVB0_PHY_INT_MARK,
	AVB0_MAGIC_MARK,
	AVB0_MDC_MARK,
	AVB0_MDIO_MARK,
	AVB0_TXCREFCLK_MARK,
	AVB0_TD3_MARK,
	AVB0_TD2_MARK,
	AVB0_TD1_MARK,
	AVB0_TD0_MARK,
	AVB0_TXC_MARK,
	AVB0_TX_CTL_MARK,
	AVB0_RD3_MARK,
	AVB0_RD2_MARK,
	AVB0_RD1_MARK,
	AVB0_RD0_MARK,
	AVB0_RXC_MARK,
	AVB0_RX_CTL_MARK,
	CAN_CLK_GMARK,
	TPU0TO1_A_GMARK,
	TPU0TO0_A_GMARK,

	/* GPSR6 */
	RPC_INTx_MARK,
	RPC_RESETx_MARK,
	QSPI1_SSL_MARK,
	QSPI1_IO3_MARK,
	QSPI1_IO2_MARK,
	QSPI1_MISO_IO1_MARK,
	QSPI1_MISO_IO0_MARK,
	QSPI1_SPCLK_MARK,
	QSPI0_SSL_MARK,
	QSPI0_IO3_MARK,
	QSPI0_IO2_MARK,
	QSPI0_MISO_IO1_MARK,
	QSPI0_MISO_IO0_MARK,
	QSPI0_SPCLK_MARK,

	/* IPSR0 */
	IRQ0_A_IMARK,
	MSIOF2_SYNC_B_MARK,
	USB0_IDIN_MARK,
	MSIOF2_SCK_IMARK,
	USB0_IDPU_MARK,
	MSIOF2_TXD_IMARK,
	SCL3_A_MARK,
	MSIOF2_RXD_IMARK,
	SDA3_A_MARK,
	MLB_CLK_IMARK,
	MSIOF2_SYNC_A_MARK,
	SCK5_A_MARK,
	MLB_DAT_IMARK,
	MSIOF2_SS1_MARK,
	RX5_A_MARK,
	SCL3_B_MARK,
	MLB_SIG_IMARK,
	MSIOF2_SS2_MARK,
	TX5_A_MARK,
	SDA3_B_MARK,
	DU_DB0_IMARK,
	LCDOUT0_MARK,
	MSIOF3_TXD_B_MARK,


	/* IPSR1 */
	DU_DB1_IMARK,
	LCDOUT1_MARK,
	MSIOF3_RXD_B_MARK,
	DU_DB2_IMARK,
	LCDOUT2_MARK,
	IRQ0_B_MARK,
	DU_DB3_IMARK,
	LCDOUT3_MARK,
	SCK5_B_MARK,
	DU_DB4_IMARK,
	LCDOUT4_MARK,
	RX5_B_MARK,
	DU_DB5_IMARK,
	LCDOUT5_MARK,
	TX5_B_MARK,
	DU_DB6_IMARK,
	LCDOUT6_MARK,
	MSIOF3_SS1_B_MARK,
	DU_DB7_IMARK,
	LCDOUT7_MARK,
	MSIOF3_SS2_B_MARK,
	DU_DG0_IMARK,
	LCDOUT8_MARK,
	MSIOF3_SCK_B_MARK,

	/* IPSR2 */
	DU_DG1_IMARK,
	LCDOUT9_MARK,
	MSIOF3_SYNC_B_MARK,
	DU_DG2_IMARK,
	LCDOUT10_MARK,
	DU_DG3_IMARK,
	LCDOUT11_MARK,
	IRQ1_A_MARK,
	DU_DG4_IMARK,
	LCDOUT12_MARK,
	HSCK3_B_MARK,
	DU_DG5_IMARK,
	LCDOUT13_MARK,
	HTX3_B_MARK,
	DU_DG6_IMARK,
	LCDOUT14_MARK,
	HRX3_B_MARK,
	DU_DG7_IMARK,
	LCDOUT15_MARK,
	SCK4_B_MARK,
	DU_DR0_IMARK,
	LCDOUT16_MARK,
	RX4_B_MARK,

	/* IPSR3 */
	DU_DR1_IMARK,
	LCDOUT17_MARK,
	TX4_B_MARK,
	DU_DR2_IMARK,
	LCDOUT18_MARK,
	PWM0_B_MARK,
	DU_DR3_IMARK,
	LCDOUT19_MARK,
	PWM1_B_MARK,
	DU_DR4_IMARK,
	LCDOUT20_MARK,
	TCLK2_B_MARK,
	DU_DR5_IMARK,
	LCDOUT21_MARK,
	NMI_MARK,
	DU_DR6_IMARK,
	LCDOUT22_MARK,
	PWM2_B_MARK,
	DU_DR7_IMARK,
	LCDOUT23_MARK,
	TCLK1_B_MARK,
	DU_DOTCLKOUT0_IMARK,
	QCLK_MARK,

	/* IPSR4 */
	DU_HSYNC_IMARK,
	QSTH_QHS_MARK,
	IRQ3_A_MARK,
	DU_VSYNC_IMARK,
	QSTVA_QVS_MARK,
	IRQ4_A_MARK,
	DU_DISP_IMARK,
	QSTVB_QVE_MARK,
	PWM3_B_MARK,
	DU_DISP_CDE_IMARK,
	QCPV_QDE_MARK,
	IRQ2_B_MARK,
	DU_DOTCLKIN1_MARK,
	DU_CDE_IMARK,
	QSTB_QHE_MARK,
	SCK3_B_MARK,
	QPOLA_IMARK,
	RX3_B_MARK,
	QPOLB_IMARK,
	TX3_B_MARK,
	VI4_DATA0_IMARK,
	PWM0_A_MARK,

	/* IPSR5 */
	VI4_DATA1_IMARK,
	PWM1_A_MARK,
	VI4_DATA2_IMARK,
	PWM2_A_MARK,
	VI4_DATA3_IMARK,
	PWM3_A_MARK,
	VI4_DATA5_IMARK,
	SCK4_A_MARK,
	VI4_DATA6_IMARK,
	IRQ2_A_MARK,
	VI4_DATA7_IMARK,
	TCLK2_A_MARK,
	VI4_DATA8_IMARK,
	VI4_DATA9_IMARK,
	MSIOF3_SS2_A_MARK,
	IRQ1_B_MARK,

	/* IPSR6 */
	VI4_DATA10_IMARK,
	RX4_A_MARK,
	VI4_DATA11_IMARK,
	TX4_A_MARK,
	VI4_DATA12_IMARK,
	TCLK1_A_MARK,
	VI4_DATA13_IMARK,
	MSIOF3_SS1_A_MARK,
	HCTS3x_MARK,
	VI4_DATA14_IMARK,
	SSI_SCK4_B_MARK,
	HRTS3x_MARK,
	VI4_DATA15_IMARK,
	SSI_SDATA4_B_MARK,
	VI4_DATA16_IMARK,
	HRX3_A_MARK,
	VI4_DATA17_IMARK,
	HTX3_A_MARK,

	/* IPSR7 */
	VI4_DATA18_IMARK,
	HSCK3_A_MARK,
	VI4_DATA19_IMARK,
	SSI_WS4_B_MARK,
	NFDATA15_MARK,
	VI4_DATA20_IMARK,
	MSIOF3_SYNC_A_MARK,
	NFDATA14_MARK,
	VI4_DATA21_IMARK,
	MSIOF3_TXD_A_MARK,
	NFDATA13_MARK,
	VI4_DATA22_IMARK,
	MSIOF3_RXD_A_MARK,
	NFDATA12_MARK,
	VI4_DATA23_IMARK,
	MSIOF3_SCK_A_MARK,
	NFDATA11_MARK,
	VI4_VSYNCx_IMARK,
	SCK1_B_MARK,
	NFDATA10_MARK,
	VI4_HSYNCx_IMARK,
	RX1_B_MARK,
	NFDATA9_MARK,

	/* IPSR8 */
	VI4_FIELD_IMARK,
	AUDIO_CLKB_MARK,
	IRQ5_A_MARK,
	SCIF_CLK_MARK,
	NFDATA8_MARK,
	VI4_CLKENB_IMARK,
	TX1_B_MARK,
	NFWPx_MARK,
	DVC_MUTE_A_MARK,
	NFALE_IMARK,
	SCL2_B_MARK,
	IRQ3_B_MARK,
	PWM0_C_MARK,
	NFCLE_IMARK,
	SDA2_B_MARK,
	SCK3_A_MARK,
	PWM1_C_MARK,
	NFCEx_IMARK,
	RX3_A_MARK,
	PWM2_C_MARK,
	NFRBx_IMARK,
	TX3_A_MARK,
	PWM3_C_MARK,
	NFREx_IMARK,
	MMC_CMD_MARK,
	NFWEx_IMARK,
	MMC_CLK_MARK,

	/* IPSR9 */
	NFDATA0_IMARK,
	MMC_D0_MARK,
	NFDATA1_IMARK,
	MMC_D1_MARK,
	NFDATA2_IMARK,
	MMC_D2_MARK,
	NFDATA3_IMARK,
	MMC_D3_MARK,
	NFDATA4_IMARK,
	MMC_D4_MARK,
	NFDATA5_IMARK,
	MMC_D5_MARK,
	NFDATA6_IMARK,
	MMC_D6_MARK,
	NFDATA7_IMARK,
	MMC_D7_MARK,

	/* IPSR10 */
	AUDIO_CLKA_IMARK,
	DVC_MUTE_B_MARK,
	SSI_SCK34_IMARK,
	FSO_CFE_0x_A_MARK,
	SSI_SDATA3_IMARK,
	FSO_CFE_1x_A_MARK,
	SSI_WS34_IMARK,
	FSO_TOEx_A_MARK,
	SSI_SCK4_A_IMARK,
	HSCK0_MARK,
	AUDIO_CLKOUT_MARK,
	CAN0_RX_B_MARK,
	IRQ4_B_MARK,
	SSI_SDATA4_A_IMARK,
	HTX0_MARK,
	SCL2_A_MARK,
	CAN1_RX_B_MARK,
	SSI_WS4_A_IMARK,
	HRX0_MARK,
	SDA2_A_MARK,
	CAN1_TX_B_MARK,
	SCL1_IMARK,
	CTS1x_MARK,

	/* IPSR11 */
	SDA1_IMARK,
	RTS1x_TANS_MARK,
	MSIOF1_SCK_IMARK,
	AVB0_AVTP_PPS_B_MARK,
	MSIOF1_TXD_IMARK,
	AVB0_AVTP_CAPTURE_B_MARK,
	MSIOF1_RXD_IMARK,
	AVB0_AVTP_MATCH_B_MARK,
	SCK0_A_IMARK,
	MSIOF1_SYNC_MARK,
	FSO_CFE_0x_B_MARK,
	RX0_A_IMARK,
	MSIOF0_SS1_MARK,
	FSO_CFE_1x_B_MARK,
	TX0_A_IMARK,
	MSIOF0_SS2_MARK,
	FSO_TOEx_B_MARK,
	SCK1_A_IMARK,
	MSIOF1_SS2_MARK,
	TPU0TO2_B_MARK,
	CAN0_TX_B_MARK,
	AUDIO_CLKOUT1_MARK,

	/* IPSR12 */
	RX1_A_IMARK,
	CTS0x_MARK,
	TPU0TO0_B_MARK,
	TX1_A_IMARK,
	RTS0x_TANS_MARK,
	TPU0TO1_B_MARK,
	SCK2_IMARK,
	MSIOF1_SS1_MARK,
	TPU0TO3_B_MARK,
	TPU0TO0_A_IMARK,
	AVB0_AVTP_CAPTURE_A_MARK,
	HCTS0x_MARK,
	TPU0TO1_A_IMARK,
	AVB0_AVTP_MATCH_A_MARK,
	HRTS0x_MARK,
	CAN_CLK_IMARK,
	AVB0_AVTP_PPS_A_MARK,
	SCK0_B_MARK,
	IRQ5_B_MARK,
	CAN0_RX_A_IMARK,
	CANFD0_RX_MARK,
	RX0_B_MARK,
	CAN0_TX_A_IMARK,
	CANFD0_TX_MARK,
	TX0_B_MARK,

	/* IPSR13 */
	CAN1_RX_A_IMARK,
	CANFD1_RX_MARK,
	TPU0TO2_A_MARK,
	CAN1_TX_A_IMARK,
	CANFD1_TX_MARK,
	TPU0TO3_A_MARK,

	PINMUX_MARK_END,
};

static pinmux_enum_t pinmux_data[] = {
	PINMUX_DATA_GP_ALL(), /* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */

	/* GPSR0 */
	PINMUX_DATA(MLB_SIG_GMARK, GFN_MLB_SIG),
	PINMUX_DATA(MLB_DAT_GMARK, GFN_MLB_DAT),
	PINMUX_DATA(MLB_CLK_GMARK, GFN_MLB_CLK),
	PINMUX_DATA(MSIOF2_RXD_GMARK, GFN_MSIOF2_RXD),
	PINMUX_DATA(MSIOF2_TXD_GMARK, GFN_MSIOF2_TXD),
	PINMUX_DATA(MSIOF2_SCK_GMARK, GFN_MSIOF2_SCK),
	PINMUX_DATA(IRQ0_A_GMARK, GFN_IRQ0_A),
	PINMUX_DATA(USB0_OVC_MARK, FN_USB0_OVC),
	PINMUX_DATA(USB0_PWEN_MARK, FN_USB0_PWEN),



	/* GPSR1 */
	PINMUX_DATA(QPOLB_GMARK, GFN_QPOLB),
	PINMUX_DATA(QPOLA_GMARK, GFN_QPOLA),
	PINMUX_DATA(DU_CDE_GMARK, GFN_DU_CDE),
	PINMUX_DATA(DU_DISP_CDE_GMARK, GFN_DU_DISP_CDE),
	PINMUX_DATA(DU_DISP_GMARK, GFN_DU_DISP),
	PINMUX_DATA(DU_VSYNC_GMARK, GFN_DU_VSYNC),
	PINMUX_DATA(DU_HSYNC_GMARK, GFN_DU_HSYNC),
	PINMUX_DATA(DU_DOTCLKOUT0_GMARK, GFN_DU_DOTCLKOUT0),
	PINMUX_DATA(DU_DR7_GMARK, GFN_DU_DR7),
	PINMUX_DATA(DU_DR6_GMARK, GFN_DU_DR6),
	PINMUX_DATA(DU_DR5_GMARK, GFN_DU_DR5),
	PINMUX_DATA(DU_DR4_GMARK, GFN_DU_DR4),
	PINMUX_DATA(DU_DR3_GMARK, GFN_DU_DR3),
	PINMUX_DATA(DU_DR2_GMARK, GFN_DU_DR2),
	PINMUX_DATA(DU_DR1_GMARK, GFN_DU_DR1),
	PINMUX_DATA(DU_DR0_GMARK, GFN_DU_DR0),
	PINMUX_DATA(DU_DG7_GMARK, GFN_DU_DG7),
	PINMUX_DATA(DU_DG6_GMARK, GFN_DU_DG6),
	PINMUX_DATA(DU_DG5_GMARK, GFN_DU_DG5),
	PINMUX_DATA(DU_DG4_GMARK, GFN_DU_DG4),
	PINMUX_DATA(DU_DG3_GMARK, GFN_DU_DG3),
	PINMUX_DATA(DU_DG2_GMARK, GFN_DU_DG2),
	PINMUX_DATA(DU_DG1_GMARK, GFN_DU_DG1),
	PINMUX_DATA(DU_DG0_GMARK, GFN_DU_DG0),
	PINMUX_DATA(DU_DB7_GMARK, GFN_DU_DB7),
	PINMUX_DATA(DU_DB6_GMARK, GFN_DU_DB6),
	PINMUX_DATA(DU_DB5_GMARK, GFN_DU_DB5),
	PINMUX_DATA(DU_DB4_GMARK, GFN_DU_DB4),
	PINMUX_DATA(DU_DB3_GMARK, GFN_DU_DB3),
	PINMUX_DATA(DU_DB2_GMARK, GFN_DU_DB2),
	PINMUX_DATA(DU_DB1_GMARK, GFN_DU_DB1),
	PINMUX_DATA(DU_DB0_GMARK, GFN_DU_DB0),

	/* GPSR2 */
	PINMUX_DATA(NFCEx_GMARK, GFN_NFCEx),
	PINMUX_DATA(NFCLE_GMARK, GFN_NFCLE),
	PINMUX_DATA(NFALE_GMARK, GFN_NFALE),
	PINMUX_DATA(VI4_CLKENB_GMARK, GFN_VI4_CLKENB),
	PINMUX_DATA(VI4_FIELD_GMARK, GFN_VI4_FIELD),
	PINMUX_DATA(VI4_HSYNCx_GMARK, GFN_VI4_HSYNCx),
	PINMUX_DATA(VI4_VSYNCx_GMARK, GFN_VI4_VSYNCx),
	PINMUX_DATA(VI4_DATA23_GMARK, GFN_VI4_DATA23),
	PINMUX_DATA(VI4_DATA22_GMARK, GFN_VI4_DATA22),
	PINMUX_DATA(VI4_DATA21_GMARK, GFN_VI4_DATA21),
	PINMUX_DATA(VI4_DATA20_GMARK, GFN_VI4_DATA20),
	PINMUX_DATA(VI4_DATA19_GMARK, GFN_VI4_DATA19),
	PINMUX_DATA(VI4_DATA18_GMARK, GFN_VI4_DATA18),
	PINMUX_DATA(VI4_DATA17_GMARK, GFN_VI4_DATA17),
	PINMUX_DATA(VI4_DATA16_GMARK, GFN_VI4_DATA16),
	PINMUX_DATA(VI4_DATA15_GMARK, GFN_VI4_DATA15),
	PINMUX_DATA(VI4_DATA14_GMARK, GFN_VI4_DATA14),
	PINMUX_DATA(VI4_DATA13_GMARK, GFN_VI4_DATA13),
	PINMUX_DATA(VI4_DATA12_GMARK, GFN_VI4_DATA12),
	PINMUX_DATA(VI4_DATA11_GMARK, GFN_VI4_DATA11),
	PINMUX_DATA(VI4_DATA10_GMARK, GFN_VI4_DATA10),
	PINMUX_DATA(VI4_DATA9_GMARK, GFN_VI4_DATA9),
	PINMUX_DATA(VI4_DATA8_GMARK, GFN_VI4_DATA8),
	PINMUX_DATA(VI4_DATA7_GMARK, GFN_VI4_DATA7),
	PINMUX_DATA(VI4_DATA6_GMARK, GFN_VI4_DATA6),
	PINMUX_DATA(VI4_DATA5_GMARK, GFN_VI4_DATA5),
	PINMUX_DATA(VI4_DATA4_MARK, FN_VI4_DATA4),
	PINMUX_DATA(VI4_DATA3_GMARK, GFN_VI4_DATA3),
	PINMUX_DATA(VI4_DATA2_GMARK, GFN_VI4_DATA2),
	PINMUX_DATA(VI4_DATA1_GMARK, GFN_VI4_DATA1),
	PINMUX_DATA(VI4_DATA0_GMARK, GFN_VI4_DATA0),
	PINMUX_DATA(VI4_CLK_MARK, FN_VI4_CLK),

	/* GPSR3 */
	PINMUX_DATA(NFDATA7_GMARK, GFN_NFDATA7),
	PINMUX_DATA(NFDATA6_GMARK, GFN_NFDATA6),
	PINMUX_DATA(NFDATA5_GMARK, GFN_NFDATA5),
	PINMUX_DATA(NFDATA4_GMARK, GFN_NFDATA4),
	PINMUX_DATA(NFDATA3_GMARK, GFN_NFDATA3),
	PINMUX_DATA(NFDATA2_GMARK, GFN_NFDATA2),
	PINMUX_DATA(NFDATA1_GMARK, GFN_NFDATA1),
	PINMUX_DATA(NFDATA0_GMARK, GFN_NFDATA0),
	PINMUX_DATA(NFWEx_GMARK, GFN_NFWEx),
	PINMUX_DATA(NFREx_GMARK, GFN_NFREx),

	/* GPSR4 */
	PINMUX_DATA(CAN0_RX_A_GMARK, GFN_CAN0_RX_A),
	PINMUX_DATA(CAN1_TX_A_GMARK, GFN_CAN1_TX_A),
	PINMUX_DATA(CAN1_RX_A_GMARK, GFN_CAN1_RX_A),
	PINMUX_DATA(CAN0_TX_A_GMARK, GFN_CAN0_TX_A),
	PINMUX_DATA(TX2_MARK, FN_TX2),
	PINMUX_DATA(RX2_MARK, FN_RX2),
	PINMUX_DATA(SCK2_GMARK, GFN_SCK2),
	PINMUX_DATA(TX1_A_GMARK, GFN_TX1_A),
	PINMUX_DATA(RX1_A_GMARK, GFN_RX1_A),
	PINMUX_DATA(SCK1_A_GMARK, GFN_SCK1_A),
	PINMUX_DATA(TX0_A_GMARK, GFN_TX0_A),
	PINMUX_DATA(RX0_A_GMARK, GFN_RX0_A),
	PINMUX_DATA(SCK0_A_GMARK, GFN_SCK0_A),
	PINMUX_DATA(MSIOF1_RXD_GMARK, GFN_MSIOF1_RXD),
	PINMUX_DATA(MSIOF1_TXD_GMARK, GFN_MSIOF1_TXD),
	PINMUX_DATA(MSIOF1_SCK_GMARK, GFN_MSIOF1_SCK),
	PINMUX_DATA(MSIOF0_RXD_MARK, FN_MSIOF0_RXD),
	PINMUX_DATA(MSIOF0_TXD_MARK, FN_MSIOF0_TXD),
	PINMUX_DATA(MSIOF0_SINK_MARK, FN_MSIOF0_SINK),
	PINMUX_DATA(MSIOF0_SCK_MARK, FN_MSIOF0_SCK),
	PINMUX_DATA(SDA1_GMARK, GFN_SDA1),
	PINMUX_DATA(SCL1_GMARK, GFN_SCL1),
	PINMUX_DATA(SDA0_MARK, FN_SDA0),
	PINMUX_DATA(SCL0_MARK, FN_SCL0),
	PINMUX_DATA(SSI_WS4_A_GMARK, GFN_SSI_WS4_A),
	PINMUX_DATA(SSI_SDATA4_A_GMARK, GFN_SSI_SDATA4_A),
	PINMUX_DATA(SSI_SCK4_A_GMARK, GFN_SSI_SCK4_A),
	PINMUX_DATA(SSI_WS34_GMARK, GFN_SSI_WS34),
	PINMUX_DATA(SSI_SDATA3_GMARK, GFN_SSI_SDATA3),
	PINMUX_DATA(SSI_SCK34_GMARK, GFN_SSI_SCK34),
	PINMUX_DATA(AUDIO_CLKA_GMARK, GFN_AUDIO_CLKA),
	PINMUX_DATA(NFRBx_GMARK, GFN_NFRBx),

	/* GPSR5 */
	PINMUX_DATA(AVB0_LINK_MARK, FN_AVB0_LINK),
	PINMUX_DATA(AVB0_PHY_INT_MARK, FN_AVB0_PHY_INT),
	PINMUX_DATA(AVB0_MAGIC_MARK, FN_AVB0_MAGIC),
	PINMUX_DATA(AVB0_MDC_MARK, FN_AVB0_MDC),
	PINMUX_DATA(AVB0_MDIO_MARK, FN_AVB0_MDIO),
	PINMUX_DATA(AVB0_TXCREFCLK_MARK, FN_AVB0_TXCREFCLK),
	PINMUX_DATA(AVB0_TD3_MARK, FN_AVB0_TD3),
	PINMUX_DATA(AVB0_TD2_MARK, FN_AVB0_TD2),
	PINMUX_DATA(AVB0_TD1_MARK, FN_AVB0_TD1),
	PINMUX_DATA(AVB0_TD0_MARK, FN_AVB0_TD0),
	PINMUX_DATA(AVB0_TXC_MARK, FN_AVB0_TXC),
	PINMUX_DATA(AVB0_TX_CTL_MARK, FN_AVB0_TX_CTL),
	PINMUX_DATA(AVB0_RD3_MARK, FN_AVB0_RD3),
	PINMUX_DATA(AVB0_RD2_MARK, FN_AVB0_RD2),
	PINMUX_DATA(AVB0_RD1_MARK, FN_AVB0_RD1),
	PINMUX_DATA(AVB0_RD0_MARK, FN_AVB0_RD0),
	PINMUX_DATA(AVB0_RXC_MARK, FN_AVB0_RXC),
	PINMUX_DATA(AVB0_RX_CTL_MARK, FN_AVB0_RX_CTL),
	PINMUX_DATA(CAN_CLK_GMARK, GFN_CAN_CLK),
	PINMUX_DATA(TPU0TO1_A_GMARK, GFN_TPU0TO1_A),
	PINMUX_DATA(TPU0TO0_A_GMARK, GFN_TPU0TO0_A),

	/* GPSR6 */
	PINMUX_DATA(RPC_INTx_MARK, FN_RPC_INTx),
	PINMUX_DATA(RPC_RESETx_MARK, FN_RPC_RESETx),
	PINMUX_DATA(QSPI1_SSL_MARK, FN_QSPI1_SSL),
	PINMUX_DATA(QSPI1_IO3_MARK, FN_QSPI1_IO3),
	PINMUX_DATA(QSPI1_IO2_MARK, FN_QSPI1_IO2),
	PINMUX_DATA(QSPI1_MISO_IO1_MARK, FN_QSPI1_MISO_IO1),
	PINMUX_DATA(QSPI1_MISO_IO0_MARK, FN_QSPI1_MISO_IO0),
	PINMUX_DATA(QSPI1_SPCLK_MARK, FN_QSPI1_SPCLK),
	PINMUX_DATA(QSPI0_SSL_MARK, FN_QSPI0_SSL),
	PINMUX_DATA(QSPI0_IO3_MARK, FN_QSPI0_IO3),
	PINMUX_DATA(QSPI0_IO2_MARK, FN_QSPI0_IO2),
	PINMUX_DATA(QSPI0_MISO_IO1_MARK, FN_QSPI0_MISO_IO1),
	PINMUX_DATA(QSPI0_MISO_IO0_MARK, FN_QSPI0_MISO_IO0),
	PINMUX_DATA(QSPI0_SPCLK_MARK, FN_QSPI0_SPCLK),

};

static struct pinmux_gpio pinmux_gpios[] = {
	PINMUX_GPIO_GP_ALL(),
	/* GPSR0 */
	GPIO_GFN(MLB_SIG),
	GPIO_GFN(MLB_DAT),
	GPIO_GFN(MLB_CLK),
	GPIO_GFN(MSIOF2_RXD),
	GPIO_GFN(MSIOF2_TXD),
	GPIO_GFN(MSIOF2_SCK),
	GPIO_GFN(IRQ0_A),
	GPIO_FN(USB0_OVC),
	GPIO_FN(USB0_PWEN),

	/* GPSR1 */
	GPIO_GFN(QPOLB),
	GPIO_GFN(QPOLA),
	GPIO_GFN(DU_CDE),
	GPIO_GFN(DU_DISP_CDE),
	GPIO_GFN(DU_DISP),
	GPIO_GFN(DU_VSYNC),
	GPIO_GFN(DU_HSYNC),
	GPIO_GFN(DU_DOTCLKOUT0),
	GPIO_GFN(DU_DR7),
	GPIO_GFN(DU_DR6),
	GPIO_GFN(DU_DR5),
	GPIO_GFN(DU_DR4),
	GPIO_GFN(DU_DR3),
	GPIO_GFN(DU_DR2),
	GPIO_GFN(DU_DR1),
	GPIO_GFN(DU_DR0),
	GPIO_GFN(DU_DG7),
	GPIO_GFN(DU_DG6),
	GPIO_GFN(DU_DG5),
	GPIO_GFN(DU_DG4),
	GPIO_GFN(DU_DG3),
	GPIO_GFN(DU_DG2),
	GPIO_GFN(DU_DG1),
	GPIO_GFN(DU_DG0),
	GPIO_GFN(DU_DB7),
	GPIO_GFN(DU_DB6),
	GPIO_GFN(DU_DB5),
	GPIO_GFN(DU_DB4),
	GPIO_GFN(DU_DB3),
	GPIO_GFN(DU_DB2),
	GPIO_GFN(DU_DB1),
	GPIO_GFN(DU_DB0),

	/* GPSR2 */
	GPIO_GFN(NFCEx),
	GPIO_GFN(NFCLE),
	GPIO_GFN(NFALE),
	GPIO_GFN(VI4_CLKENB),
	GPIO_GFN(VI4_FIELD),
	GPIO_GFN(VI4_HSYNCx),
	GPIO_GFN(VI4_VSYNCx),
	GPIO_GFN(VI4_DATA23),
	GPIO_GFN(VI4_DATA22),
	GPIO_GFN(VI4_DATA21),
	GPIO_GFN(VI4_DATA20),
	GPIO_GFN(VI4_DATA19),
	GPIO_GFN(VI4_DATA18),
	GPIO_GFN(VI4_DATA17),
	GPIO_GFN(VI4_DATA16),
	GPIO_GFN(VI4_DATA15),
	GPIO_GFN(VI4_DATA14),
	GPIO_GFN(VI4_DATA13),
	GPIO_GFN(VI4_DATA12),
	GPIO_GFN(VI4_DATA11),
	GPIO_GFN(VI4_DATA10),
	GPIO_GFN(VI4_DATA9),
	GPIO_GFN(VI4_DATA8),
	GPIO_GFN(VI4_DATA7),
	GPIO_GFN(VI4_DATA6),
	GPIO_GFN(VI4_DATA5),
	GPIO_FN(VI4_DATA4),
	GPIO_GFN(VI4_DATA3),
	GPIO_GFN(VI4_DATA2),
	GPIO_GFN(VI4_DATA1),
	GPIO_GFN(VI4_DATA0),
	GPIO_FN(VI4_CLK),

	/* GPSR3 */
	GPIO_GFN(NFDATA7),
	GPIO_GFN(NFDATA6),
	GPIO_GFN(NFDATA5),
	GPIO_GFN(NFDATA4),
	GPIO_GFN(NFDATA3),
	GPIO_GFN(NFDATA2),
	GPIO_GFN(NFDATA1),
	GPIO_GFN(NFDATA0),
	GPIO_GFN(NFWEx),
	GPIO_GFN(NFREx),

	/* GPSR4 */
	GPIO_GFN(CAN0_RX_A),
	GPIO_GFN(CAN1_TX_A),
	GPIO_GFN(CAN1_RX_A),
	GPIO_GFN(CAN0_TX_A),
	GPIO_FN(TX2),
	GPIO_FN(RX2),
	GPIO_GFN(SCK2),
	GPIO_GFN(TX1_A),
	GPIO_GFN(RX1_A),
	GPIO_GFN(SCK1_A),
	GPIO_GFN(TX0_A),
	GPIO_GFN(RX0_A),
	GPIO_GFN(SCK0_A),
	GPIO_GFN(MSIOF1_RXD),
	GPIO_GFN(MSIOF1_TXD),
	GPIO_GFN(MSIOF1_SCK),
	GPIO_FN(MSIOF0_RXD),
	GPIO_FN(MSIOF0_TXD),
	GPIO_FN(MSIOF0_SINK),
	GPIO_FN(MSIOF0_SCK),
	GPIO_GFN(SDA1),
	GPIO_GFN(SCL1),
	GPIO_FN(SDA0),
	GPIO_FN(SCL0),
	GPIO_GFN(SSI_WS4_A),
	GPIO_GFN(SSI_SDATA4_A),
	GPIO_GFN(SSI_SCK4_A),
	GPIO_GFN(SSI_WS34),
	GPIO_GFN(SSI_SDATA3),
	GPIO_GFN(SSI_SCK34),
	GPIO_GFN(AUDIO_CLKA),
	GPIO_GFN(NFRBx),

	/* GPSR5 */
	GPIO_FN(AVB0_LINK),
	GPIO_FN(AVB0_PHY_INT),
	GPIO_FN(AVB0_MAGIC),
	GPIO_FN(AVB0_MDC),
	GPIO_FN(AVB0_MDIO),
	GPIO_FN(AVB0_TXCREFCLK),
	GPIO_FN(AVB0_TD3),
	GPIO_FN(AVB0_TD2),
	GPIO_FN(AVB0_TD1),
	GPIO_FN(AVB0_TD0),
	GPIO_FN(AVB0_TXC),
	GPIO_FN(AVB0_TX_CTL),
	GPIO_FN(AVB0_RD3),
	GPIO_FN(AVB0_RD2),
	GPIO_FN(AVB0_RD1),
	GPIO_FN(AVB0_RD0),
	GPIO_FN(AVB0_RXC),
	GPIO_FN(AVB0_RX_CTL),
	GPIO_GFN(CAN_CLK),
	GPIO_GFN(TPU0TO1_A),
	GPIO_GFN(TPU0TO0_A),

	/* GPSR6 */
	GPIO_FN(RPC_INTx),
	GPIO_FN(RPC_RESETx),
	GPIO_FN(QSPI1_SSL),
	GPIO_FN(QSPI1_IO3),
	GPIO_FN(QSPI1_IO2),
	GPIO_FN(QSPI1_MISO_IO1),
	GPIO_FN(QSPI1_MISO_IO0),
	GPIO_FN(QSPI1_SPCLK),
	GPIO_FN(QSPI0_SSL),
	GPIO_FN(QSPI0_IO3),
	GPIO_FN(QSPI0_IO2),
	GPIO_FN(QSPI0_MISO_IO1),
	GPIO_FN(QSPI0_MISO_IO0),
	GPIO_FN(QSPI0_SPCLK),

	/* IPSR0 */
	GPIO_IFN(IRQ0_A),
	GPIO_FN(MSIOF2_SYNC_B),
	GPIO_FN(USB0_IDIN),
	GPIO_IFN(MSIOF2_SCK),
	GPIO_FN(USB0_IDPU),
	GPIO_IFN(MSIOF2_TXD),
	GPIO_FN(SCL3_A),
	GPIO_IFN(MSIOF2_RXD),
	GPIO_FN(SDA3_A),
	GPIO_IFN(MLB_CLK),
	GPIO_FN(MSIOF2_SYNC_A),
	GPIO_FN(SCK5_A),
	GPIO_IFN(MLB_DAT),
	GPIO_FN(MSIOF2_SS1),
	GPIO_FN(RX5_A),
	GPIO_FN(SCL3_B),
	GPIO_IFN(MLB_SIG),
	GPIO_FN(MSIOF2_SS2),
	GPIO_FN(TX5_A),
	GPIO_FN(SDA3_B),
	GPIO_IFN(DU_DB0),
	GPIO_FN(LCDOUT0),
	GPIO_FN(MSIOF3_TXD_B),


	/* IPSR1 */
	GPIO_IFN(DU_DB1),
	GPIO_FN(LCDOUT1),
	GPIO_FN(MSIOF3_RXD_B),
	GPIO_IFN(DU_DB2),
	GPIO_FN(LCDOUT2),
	GPIO_FN(IRQ0_B),
	GPIO_IFN(DU_DB3),
	GPIO_FN(LCDOUT3),
	GPIO_FN(SCK5_B),
	GPIO_IFN(DU_DB4),
	GPIO_FN(LCDOUT4),
	GPIO_FN(RX5_B),
	GPIO_IFN(DU_DB5),
	GPIO_FN(LCDOUT5),
	GPIO_FN(TX5_B),
	GPIO_IFN(DU_DB6),
	GPIO_FN(LCDOUT6),
	GPIO_FN(MSIOF3_SS1_B),
	GPIO_IFN(DU_DB7),
	GPIO_FN(LCDOUT7),
	GPIO_FN(MSIOF3_SS2_B),
	GPIO_IFN(DU_DG0),
	GPIO_FN(LCDOUT8),
	GPIO_FN(MSIOF3_SCK_B),

	/* IPSR2 */
	GPIO_IFN(DU_DG1),
	GPIO_FN(LCDOUT9),
	GPIO_FN(MSIOF3_SYNC_B),
	GPIO_IFN(DU_DG2),
	GPIO_FN(LCDOUT10),
	GPIO_IFN(DU_DG3),
	GPIO_FN(LCDOUT11),
	GPIO_FN(IRQ1_A),
	GPIO_IFN(DU_DG4),
	GPIO_FN(LCDOUT12),
	GPIO_FN(HSCK3_B),
	GPIO_IFN(DU_DG5),
	GPIO_FN(LCDOUT13),
	GPIO_FN(HTX3_B),
	GPIO_IFN(DU_DG6),
	GPIO_FN(LCDOUT14),
	GPIO_FN(HRX3_B),
	GPIO_IFN(DU_DG7),
	GPIO_FN(LCDOUT15),
	GPIO_FN(SCK4_B),
	GPIO_IFN(DU_DR0),
	GPIO_FN(LCDOUT16),
	GPIO_FN(RX4_B),

	/* IPSR3 */
	GPIO_IFN(DU_DR1),
	GPIO_FN(LCDOUT17),
	GPIO_FN(TX4_B),
	GPIO_IFN(DU_DR2),
	GPIO_FN(LCDOUT18),
	GPIO_FN(PWM0_B),
	GPIO_IFN(DU_DR3),
	GPIO_FN(LCDOUT19),
	GPIO_FN(PWM1_B),
	GPIO_IFN(DU_DR4),
	GPIO_FN(LCDOUT20),
	GPIO_FN(TCLK2_B),
	GPIO_IFN(DU_DR5),
	GPIO_FN(LCDOUT21),
	GPIO_FN(NMI),
	GPIO_IFN(DU_DR6),
	GPIO_FN(LCDOUT22),
	GPIO_FN(PWM2_B),
	GPIO_IFN(DU_DR7),
	GPIO_FN(LCDOUT23),
	GPIO_FN(TCLK1_B),
	GPIO_IFN(DU_DOTCLKOUT0),
	GPIO_FN(QCLK),

	/* IPSR4 */
	GPIO_IFN(DU_HSYNC),
	GPIO_FN(QSTH_QHS),
	GPIO_FN(IRQ3_A),
	GPIO_IFN(DU_VSYNC),
	GPIO_FN(QSTVA_QVS),
	GPIO_FN(IRQ4_A),
	GPIO_IFN(DU_DISP),
	GPIO_FN(QSTVB_QVE),
	GPIO_FN(PWM3_B),
	GPIO_IFN(DU_DISP_CDE),
	GPIO_FN(QCPV_QDE),
	GPIO_FN(IRQ2_B),
	GPIO_FN(DU_DOTCLKIN1),
	GPIO_IFN(DU_CDE),
	GPIO_FN(QSTB_QHE),
	GPIO_FN(SCK3_B),
	GPIO_IFN(QPOLA),
	GPIO_FN(RX3_B),
	GPIO_IFN(QPOLB),
	GPIO_FN(TX3_B),
	GPIO_IFN(VI4_DATA0),
	GPIO_FN(PWM0_A),

	/* IPSR5 */
	GPIO_IFN(VI4_DATA1),
	GPIO_FN(PWM1_A),
	GPIO_IFN(VI4_DATA2),
	GPIO_FN(PWM2_A),
	GPIO_IFN(VI4_DATA3),
	GPIO_FN(PWM3_A),
	GPIO_IFN(VI4_DATA5),
	GPIO_FN(SCK4_A),
	GPIO_IFN(VI4_DATA6),
	GPIO_FN(IRQ2_A),
	GPIO_IFN(VI4_DATA7),
	GPIO_FN(TCLK2_A),
	GPIO_IFN(VI4_DATA8),
	GPIO_IFN(VI4_DATA9),
	GPIO_FN(MSIOF3_SS2_A),
	GPIO_FN(IRQ1_B),

	/* IPSR6 */
	GPIO_IFN(VI4_DATA10),
	GPIO_FN(RX4_A),
	GPIO_IFN(VI4_DATA11),
	GPIO_FN(TX4_A),
	GPIO_IFN(VI4_DATA12),
	GPIO_FN(TCLK1_A),
	GPIO_IFN(VI4_DATA13),
	GPIO_FN(MSIOF3_SS1_A),
	GPIO_FN(HCTS3x),
	GPIO_IFN(VI4_DATA14),
	GPIO_FN(SSI_SCK4_B),
	GPIO_FN(HRTS3x),
	GPIO_IFN(VI4_DATA15),
	GPIO_FN(SSI_SDATA4_B),
	GPIO_IFN(VI4_DATA16),
	GPIO_FN(HRX3_A),
	GPIO_IFN(VI4_DATA17),
	GPIO_FN(HTX3_A),

	/* IPSR7 */
	GPIO_IFN(VI4_DATA18),
	GPIO_FN(HSCK3_A),
	GPIO_IFN(VI4_DATA19),
	GPIO_FN(SSI_WS4_B),
	GPIO_FN(NFDATA15),
	GPIO_IFN(VI4_DATA20),
	GPIO_FN(MSIOF3_SYNC_A),
	GPIO_FN(NFDATA14),
	GPIO_IFN(VI4_DATA21),
	GPIO_FN(MSIOF3_TXD_A),
	GPIO_FN(NFDATA13),
	GPIO_IFN(VI4_DATA22),
	GPIO_FN(MSIOF3_RXD_A),
	GPIO_FN(NFDATA12),
	GPIO_IFN(VI4_DATA23),
	GPIO_FN(MSIOF3_SCK_A),
	GPIO_FN(NFDATA11),
	GPIO_IFN(VI4_VSYNCx),
	GPIO_FN(SCK1_B),
	GPIO_FN(NFDATA10),
	GPIO_IFN(VI4_HSYNCx),
	GPIO_FN(RX1_B),
	GPIO_FN(NFDATA9),

	/* IPSR8 */
	GPIO_IFN(VI4_FIELD),
	GPIO_FN(AUDIO_CLKB),
	GPIO_FN(IRQ5_A),
	GPIO_FN(SCIF_CLK),
	GPIO_FN(NFDATA8),
	GPIO_IFN(VI4_CLKENB),
	GPIO_FN(TX1_B),
	GPIO_FN(NFWPx),
	GPIO_FN(DVC_MUTE_A),
	GPIO_IFN(NFALE),
	GPIO_FN(SCL2_B),
	GPIO_FN(IRQ3_B),
	GPIO_FN(PWM0_C),
	GPIO_IFN(NFCLE),
	GPIO_FN(SDA2_B),
	GPIO_FN(SCK3_A),
	GPIO_FN(PWM1_C),
	GPIO_IFN(NFCEx),
	GPIO_FN(RX3_A),
	GPIO_FN(PWM2_C),
	GPIO_IFN(NFRBx),
	GPIO_FN(TX3_A),
	GPIO_FN(PWM3_C),
	GPIO_IFN(NFREx),
	GPIO_FN(MMC_CMD),
	GPIO_IFN(NFWEx),
	GPIO_FN(MMC_CLK),

	/* IPSR9 */
	GPIO_IFN(NFDATA0),
	GPIO_FN(MMC_D0),
	GPIO_IFN(NFDATA1),
	GPIO_FN(MMC_D1),
	GPIO_IFN(NFDATA2),
	GPIO_FN(MMC_D2),
	GPIO_IFN(NFDATA3),
	GPIO_FN(MMC_D3),
	GPIO_IFN(NFDATA4),
	GPIO_FN(MMC_D4),
	GPIO_IFN(NFDATA5),
	GPIO_FN(MMC_D5),
	GPIO_IFN(NFDATA6),
	GPIO_FN(MMC_D6),
	GPIO_IFN(NFDATA7),
	GPIO_FN(MMC_D7),

	/* IPSR10 */
	GPIO_IFN(AUDIO_CLKA),
	GPIO_FN(DVC_MUTE_B),
	GPIO_IFN(SSI_SCK34),
	GPIO_FN(FSO_CFE_0x_A),
	GPIO_IFN(SSI_SDATA3),
	GPIO_FN(FSO_CFE_1x_A),
	GPIO_IFN(SSI_WS34),
	GPIO_FN(FSO_TOEx_A),
	GPIO_IFN(SSI_SCK4_A),
	GPIO_FN(HSCK0),
	GPIO_FN(AUDIO_CLKOUT),
	GPIO_FN(CAN0_RX_B),
	GPIO_FN(IRQ4_B),
	GPIO_IFN(SSI_SDATA4_A),
	GPIO_FN(HTX0),
	GPIO_FN(SCL2_A),
	GPIO_FN(CAN1_RX_B),
	GPIO_IFN(SSI_WS4_A),
	GPIO_FN(HRX0),
	GPIO_FN(SDA2_A),
	GPIO_FN(CAN1_TX_B),
	GPIO_IFN(SCL1),
	GPIO_FN(CTS1x),

	/* IPSR11 */
	GPIO_IFN(SDA1),
	GPIO_FN(RTS1x_TANS),
	GPIO_IFN(MSIOF1_SCK),
	GPIO_FN(AVB0_AVTP_PPS_B),
	GPIO_IFN(MSIOF1_TXD),
	GPIO_FN(AVB0_AVTP_CAPTURE_B),
	GPIO_IFN(MSIOF1_RXD),
	GPIO_FN(AVB0_AVTP_MATCH_B),
	GPIO_IFN(SCK0_A),
	GPIO_FN(MSIOF1_SYNC),
	GPIO_FN(FSO_CFE_0x_B),
	GPIO_IFN(RX0_A),
	GPIO_FN(MSIOF0_SS1),
	GPIO_FN(FSO_CFE_1x_B),
	GPIO_IFN(TX0_A),
	GPIO_FN(MSIOF0_SS2),
	GPIO_FN(FSO_TOEx_B),
	GPIO_IFN(SCK1_A),
	GPIO_FN(MSIOF1_SS2),
	GPIO_FN(TPU0TO2_B),
	GPIO_FN(CAN0_TX_B),
	GPIO_FN(AUDIO_CLKOUT1),

	/* IPSR12 */
	GPIO_IFN(RX1_A),
	GPIO_FN(CTS0x),
	GPIO_FN(TPU0TO0_B),
	GPIO_IFN(TX1_A),
	GPIO_FN(RTS0x_TANS),
	GPIO_FN(TPU0TO1_B),
	GPIO_IFN(SCK2),
	GPIO_FN(MSIOF1_SS1),
	GPIO_FN(TPU0TO3_B),
	GPIO_IFN(TPU0TO0_A),
	GPIO_FN(AVB0_AVTP_CAPTURE_A),
	GPIO_FN(HCTS0x),
	GPIO_IFN(TPU0TO1_A),
	GPIO_FN(AVB0_AVTP_MATCH_A),
	GPIO_FN(HRTS0x),
	GPIO_IFN(CAN_CLK),
	GPIO_FN(AVB0_AVTP_PPS_A),
	GPIO_FN(SCK0_B),
	GPIO_FN(IRQ5_B),
	GPIO_IFN(CAN0_RX_A),
	GPIO_FN(CANFD0_RX),
	GPIO_FN(RX0_B),
	GPIO_IFN(CAN0_TX_A),
	GPIO_FN(CANFD0_TX),
	GPIO_FN(TX0_B),

	/* IPSR13 */
	GPIO_IFN(CAN1_RX_A),
	GPIO_FN(CANFD1_RX),
	GPIO_FN(TPU0TO2_A),
	GPIO_IFN(CAN1_TX_A),
	GPIO_FN(CANFD1_TX),
	GPIO_FN(TPU0TO3_A),

};

static struct pinmux_cfg_reg pinmux_config_regs[] = {
	/* GPSR0(0xE6060100) initial value */
	/*                    : 0x00000003 */
	{ PINMUX_CFG_REG("GPSR0", 0xE6060100, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_0_8_FN, GFN_MLB_SIG,

		GP_0_7_FN, GFN_MLB_DAT,
		GP_0_6_FN, GFN_MLB_CLK,
		GP_0_5_FN, GFN_MSIOF2_RXD,
		GP_0_4_FN, GFN_MSIOF2_TXD,
		GP_0_3_FN, GFN_MSIOF2_SCK,
		GP_0_2_FN, GFN_IRQ0_A,
		GP_0_1_FN, FN_USB0_OVC,
		GP_0_0_FN, FN_USB0_PWEN }
	},
	/* GPSR1(0xE6060104) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG("GPSR1", 0xE6060104, 32, 1) {
		GP_1_31_FN, GFN_QPOLB,
		GP_1_30_FN, GFN_QPOLA,
		GP_1_29_FN, GFN_DU_CDE,
		GP_1_28_FN, GFN_DU_DISP_CDE,
		GP_1_27_FN, GFN_DU_DISP,
		GP_1_26_FN, GFN_DU_VSYNC,
		GP_1_25_FN, GFN_DU_HSYNC,
		GP_1_24_FN, GFN_DU_DOTCLKOUT0,

		GP_1_23_FN, GFN_DU_DR7,
		GP_1_22_FN, GFN_DU_DR6,
		GP_1_21_FN, GFN_DU_DR5,
		GP_1_20_FN, GFN_DU_DR4,
		GP_1_19_FN, GFN_DU_DR3,
		GP_1_18_FN, GFN_DU_DR2,
		GP_1_17_FN, GFN_DU_DR1,
		GP_1_16_FN, GFN_DU_DR0,

		GP_1_15_FN, GFN_DU_DG7,
		GP_1_14_FN, GFN_DU_DG6,
		GP_1_13_FN, GFN_DU_DG5,
		GP_1_12_FN, GFN_DU_DG4,
		GP_1_11_FN, GFN_DU_DG3,
		GP_1_10_FN, GFN_DU_DG2,
		GP_1_9_FN,  GFN_DU_DG1,
		GP_1_8_FN,  GFN_DU_DG0,

		GP_1_7_FN,  GFN_DU_DB7,
		GP_1_6_FN,  GFN_DU_DB6,
		GP_1_5_FN,  GFN_DU_DB5,
		GP_1_4_FN,  GFN_DU_DB4,
		GP_1_3_FN,  GFN_DU_DB3,
		GP_1_2_FN,  GFN_DU_DB2,
		GP_1_1_FN,  GFN_DU_DB1,
		GP_1_0_FN,  GFN_DU_DB0 }
	},
	/* GPSR2(0xE6060108) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG("GPSR2", 0xE6060108, 32, 1) {
		GP_2_31_FN, GFN_NFCEx,
		GP_2_30_FN, GFN_NFCLE,
		GP_2_29_FN, GFN_NFALE,
		GP_2_28_FN, GFN_VI4_CLKENB,
		GP_2_27_FN, GFN_VI4_FIELD,
		GP_2_26_FN, GFN_VI4_HSYNCx,
		GP_2_25_FN, GFN_VI4_VSYNCx,
		GP_2_24_FN, GFN_VI4_DATA23,

		GP_2_23_FN, GFN_VI4_DATA22,
		GP_2_22_FN, GFN_VI4_DATA21,
		GP_2_21_FN, GFN_VI4_DATA20,
		GP_2_20_FN, GFN_VI4_DATA19,
		GP_2_19_FN, GFN_VI4_DATA18,
		GP_2_18_FN, GFN_VI4_DATA17,
		GP_2_17_FN, GFN_VI4_DATA16,
		GP_2_16_FN, GFN_VI4_DATA15,

		GP_2_15_FN, GFN_VI4_DATA14,
		GP_2_14_FN, GFN_VI4_DATA13,
		GP_2_13_FN, GFN_VI4_DATA12,
		GP_2_12_FN, GFN_VI4_DATA11,
		GP_2_11_FN, GFN_VI4_DATA10,
		GP_2_10_FN, GFN_VI4_DATA9,
		GP_2_9_FN,  GFN_VI4_DATA8,
		GP_2_8_FN,  GFN_VI4_DATA7,

		GP_2_7_FN,  GFN_VI4_DATA6,
		GP_2_6_FN,  GFN_VI4_DATA5,
		GP_2_5_FN,  FN_VI4_DATA4,
		GP_2_4_FN,  GFN_VI4_DATA3,
		GP_2_3_FN,  GFN_VI4_DATA2,
		GP_2_2_FN,  GFN_VI4_DATA1,
		GP_2_1_FN,  GFN_VI4_DATA0,
		GP_2_0_FN,  FN_VI4_CLK }
	},

	/* GPSR3(0xE606010C) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG("GPSR3", 0xE606010C, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_3_9_FN, GFN_NFDATA7,
		GP_3_8_FN, GFN_NFDATA6,

		GP_3_7_FN, GFN_NFDATA5,
		GP_3_6_FN, GFN_NFDATA4,
		GP_3_5_FN, GFN_NFDATA3,
		GP_3_4_FN, GFN_NFDATA2,
		GP_3_3_FN, GFN_NFDATA1,
		GP_3_2_FN, GFN_NFDATA0,
		GP_3_1_FN, GFN_NFWEx,
		GP_3_0_FN, GFN_NFREx }
	},
	/* GPSR4(0xE6060110) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG("GPSR4", 0xE6060110, 32, 1) {
		GP_4_31_FN, GFN_CAN0_RX_A,
		GP_4_30_FN, GFN_CAN1_TX_A,
		GP_4_29_FN, GFN_CAN1_RX_A,
		GP_4_28_FN, GFN_CAN0_TX_A,
		GP_4_27_FN, FN_TX2,
		GP_4_26_FN, FN_RX2,
		GP_4_25_FN, GFN_SCK2,
		GP_4_24_FN, GFN_TX1_A,

		GP_4_23_FN, GFN_RX1_A,
		GP_4_22_FN, GFN_SCK1_A,
		GP_4_21_FN, GFN_TX0_A,
		GP_4_20_FN, GFN_RX0_A,
		GP_4_19_FN, GFN_SCK0_A,
		GP_4_18_FN, GFN_MSIOF1_RXD,
		GP_4_17_FN, GFN_MSIOF1_TXD,
		GP_4_16_FN, GFN_MSIOF1_SCK,

		GP_4_15_FN, FN_MSIOF0_RXD,
		GP_4_14_FN, FN_MSIOF0_TXD,
		GP_4_13_FN, FN_MSIOF0_SINK,
		GP_4_12_FN, FN_MSIOF0_SCK,
		GP_4_11_FN, GFN_SDA1,
		GP_4_10_FN, GFN_SCL1,
		GP_4_9_FN,  FN_SDA0,
		GP_4_8_FN,  FN_SCL0,

		GP_4_7_FN,  GFN_SSI_WS4_A,
		GP_4_6_FN,  GFN_SSI_SDATA4_A,
		GP_4_5_FN,  GFN_SSI_SCK4_A,
		GP_4_4_FN,  GFN_SSI_WS34,
		GP_4_3_FN,  GFN_SSI_SDATA3,
		GP_4_2_FN,  GFN_SSI_SCK34,
		GP_4_1_FN,  GFN_AUDIO_CLKA,
		GP_4_0_FN,  GFN_NFRBx }
	},
	/* GPSR5(0xE6060114) initial value */
	/*                    : 0x001FFFF8 */
	{ PINMUX_CFG_REG("GPSR5", 0xE6060114, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		GP_5_20_FN, FN_AVB0_LINK,
		GP_5_19_FN, FN_AVB0_PHY_INT,
		GP_5_18_FN, FN_AVB0_MAGIC,
		GP_5_17_FN, FN_AVB0_MDC,
		GP_5_16_FN, FN_AVB0_MDIO,

		GP_5_15_FN, FN_AVB0_TXCREFCLK,
		GP_5_14_FN, FN_AVB0_TD3,
		GP_5_13_FN, FN_AVB0_TD2,
		GP_5_12_FN, FN_AVB0_TD1,
		GP_5_11_FN, FN_AVB0_TD0,
		GP_5_10_FN, FN_AVB0_TXC,
		GP_5_9_FN,  FN_AVB0_TX_CTL,
		GP_5_8_FN,  FN_AVB0_RD3,

		GP_5_7_FN,  FN_AVB0_RD2,
		GP_5_6_FN,  FN_AVB0_RD1,
		GP_5_5_FN,  FN_AVB0_RD0,
		GP_5_4_FN,  FN_AVB0_RXC,
		GP_5_3_FN,  FN_AVB0_RX_CTL,
		GP_5_2_FN,  GFN_CAN_CLK,
		GP_5_1_FN,  GFN_TPU0TO1_A,
		GP_5_0_FN,  GFN_TPU0TO0_A }
	},
	/* GPSR6(0xE6060118) initial value */
	/*                    : 0x00003FFF */
	{ PINMUX_CFG_REG("GPSR6", 0xE6060118, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		GP_6_13_FN, FN_RPC_INTx,
		GP_6_12_FN, FN_RPC_RESETx,
		GP_6_11_FN, FN_QSPI1_SSL,
		GP_6_10_FN, FN_QSPI1_IO3,
		GP_6_9_FN,  FN_QSPI1_IO2,
		GP_6_8_FN,  FN_QSPI1_MISO_IO1,

		GP_6_7_FN,  FN_QSPI1_MISO_IO0,
		GP_6_6_FN,  FN_QSPI1_SPCLK,
		GP_6_5_FN,  FN_QSPI0_SSL,
		GP_6_4_FN,  FN_QSPI0_IO3,
		GP_6_3_FN,  FN_QSPI0_IO2,
		GP_6_2_FN,  FN_QSPI0_MISO_IO1,
		GP_6_1_FN,  FN_QSPI0_MISO_IO0,
		GP_6_0_FN,  FN_QSPI0_SPCLK }
	},

	/* IPSR0(0xE6060200) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR0", 0xE6060200, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR0_31_28 [4] */
		IFN_DU_DB0, FN_LCDOUT0, FN_MSIOF3_TXD_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR0_27_24 [4] */
		IFN_MLB_SIG, FN_MSIOF2_SS2, FN_TX5_A, FN_SDA3_B,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR0_23_20 [4] */
		IFN_MLB_DAT, FN_MSIOF2_SS1, FN_RX5_A, FN_SCL3_B,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR0_19_16 [4] */
		IFN_MLB_CLK, FN_MSIOF2_SYNC_A, FN_SCK5_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR0_15_12 [4] */
		IFN_MSIOF2_RXD, FN_SDA3_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR0_11_8 [4] */
		IFN_MSIOF2_TXD, FN_SCL3_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR0_7_4 [4] */
		IFN_MSIOF2_SCK, 0, FN_USB0_IDPU, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR0_3_0 [4] */
		IFN_IRQ0_A, FN_MSIOF2_SYNC_B, FN_USB0_IDIN, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR1(0xE6060204) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR1", 0xE6060204, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR1_31_28 [4] */
		IFN_DU_DG0, FN_LCDOUT8, FN_MSIOF3_SCK_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR1_27_24 [4] */
		IFN_DU_DB7, FN_LCDOUT7, FN_MSIOF3_SS2_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR1_23_20 [4] */
		IFN_DU_DB6, FN_LCDOUT6, FN_MSIOF3_SS1_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR1_19_16 [4] */
		IFN_DU_DB5, FN_LCDOUT5, FN_TX5_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR1_15_12 [4] */
		IFN_DU_DB4, FN_LCDOUT4, FN_RX5_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR1_11_8 [4] */
		IFN_DU_DB3, FN_LCDOUT3, FN_SCK5_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR1_7_4 [4] */
		IFN_DU_DB2, FN_LCDOUT2, FN_IRQ0_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR1_3_0 [4] */
		IFN_DU_DB1, FN_LCDOUT1, FN_MSIOF3_RXD_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR2(0xE6060208) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR2", 0xE6060208, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR2_31_28 [4] */
		IFN_DU_DR0, FN_LCDOUT16, FN_RX4_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR2_27_24 [4] */
		IFN_DU_DG7, FN_LCDOUT15, FN_SCK4_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR2_23_20 [4] */
		IFN_DU_DG6, FN_LCDOUT14, FN_HRX3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR2_19_16 [4] */
		IFN_DU_DG5, FN_LCDOUT13, FN_HTX3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR2_15_12 [4] */
		IFN_DU_DG4, FN_LCDOUT12, FN_HSCK3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR2_11_8 [4] */
		IFN_DU_DG3, FN_LCDOUT11, FN_IRQ1_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR2_7_4 [4] */
		IFN_DU_DG2, FN_LCDOUT10, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR2_3_0 [4] */
		IFN_DU_DG1, FN_LCDOUT9, FN_MSIOF3_SYNC_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR3(0xE606020C) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR3", 0xE606020C, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR3_31_28 [4] */
		IFN_DU_DOTCLKOUT0, FN_QCLK, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR3_27_24 [4] */
		IFN_DU_DR7, FN_LCDOUT23, FN_TCLK1_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR3_23_20 [4] */
		IFN_DU_DR6, FN_LCDOUT22, FN_PWM2_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR3_19_16 [4] */
		IFN_DU_DR5, FN_LCDOUT21, FN_NMI, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR3_15_12 [4] */
		IFN_DU_DR4, FN_LCDOUT20, FN_TCLK2_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR3_11_8 [4] */
		IFN_DU_DR3, FN_LCDOUT19, FN_PWM1_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR3_7_4 [4] */
		IFN_DU_DR2, FN_LCDOUT18, FN_PWM0_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR3_3_0 [4] */
		IFN_DU_DR1, FN_LCDOUT17, FN_TX4_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR4(0xE6060210) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR4", 0xE6060210, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR4_31_28 [4] */
		IFN_VI4_DATA0, FN_PWM0_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR4_27_24 [4] */
		IFN_QPOLB, 0, FN_TX3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR4_23_20 [4] */
		IFN_QPOLA, 0, FN_RX3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR4_19_16 [4] */
		IFN_DU_CDE, FN_QSTB_QHE, FN_SCK3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR4_15_12 [4] */
		IFN_DU_DISP_CDE, FN_QCPV_QDE, FN_IRQ2_B, FN_DU_DOTCLKIN1,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR4_11_8 [4] */
		IFN_DU_DISP, FN_QSTVB_QVE, FN_PWM3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR4_7_4 [4] */
		IFN_DU_VSYNC, FN_QSTVA_QVS, FN_IRQ4_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR4_3_0 [4] */
		IFN_DU_HSYNC, FN_QSTH_QHS, FN_IRQ3_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR5(0xE6060214) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR5", 0xE6060214, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR5_31_28 [4] */
		IFN_VI4_DATA9, FN_MSIOF3_SS2_A, FN_IRQ1_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR5_27_24 [4] */
		IFN_VI4_DATA8, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR5_23_20 [4] */
		IFN_VI4_DATA7, FN_TCLK2_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR5_19_16 [4] */
		IFN_VI4_DATA6, FN_IRQ2_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR5_15_12 [4] */
		IFN_VI4_DATA5, FN_SCK4_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR5_11_8 [4] */
		IFN_VI4_DATA3, FN_PWM3_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR5_7_4 [4] */
		IFN_VI4_DATA2, FN_PWM2_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR5_3_0 [4] */
		IFN_VI4_DATA1, FN_PWM1_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR6(0xE6060218) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR6", 0xE6060218, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR6_31_28 [4] */
		IFN_VI4_DATA17, FN_HTX3_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR6_27_24 [4] */
		IFN_VI4_DATA16, FN_HRX3_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR6_23_20 [4] */
		IFN_VI4_DATA15, FN_SSI_SDATA4_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR6_19_16 [4] */
		IFN_VI4_DATA14, FN_SSI_SCK4_B, FN_HRTS3x, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR6_15_12 [4] */
		IFN_VI4_DATA13, FN_MSIOF3_SS1_A, FN_HCTS3x, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR6_11_8 [4] */
		IFN_VI4_DATA12, FN_TCLK1_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR6_7_4 [4] */
		IFN_VI4_DATA11, FN_TX4_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR6_3_0 [4] */
		IFN_VI4_DATA10, FN_RX4_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR7(0xE606021C) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR7", 0xE606021C, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR7_31_28 [4] */
		IFN_VI4_HSYNCx, FN_RX1_B, FN_NFDATA9, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR7_27_24 [4] */
		IFN_VI4_VSYNCx, FN_SCK1_B, FN_NFDATA10, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR7_23_20 [4] */
		IFN_VI4_DATA23, FN_MSIOF3_SCK_A, FN_NFDATA11, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR7_19_16 [4] */
		IFN_VI4_DATA22, FN_MSIOF3_RXD_A, FN_NFDATA12, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR7_15_12 [4] */
		IFN_VI4_DATA21, FN_MSIOF3_TXD_A, FN_NFDATA13, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR7_11_8 [4] */
		IFN_VI4_DATA20, FN_MSIOF3_SYNC_A, FN_NFDATA14, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR7_7_4 [4] */
		IFN_VI4_DATA19, FN_SSI_WS4_B, FN_NFDATA15, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR7_3_0 [4] */
		IFN_VI4_DATA18, FN_HSCK3_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR8(0xE6060220) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR8", 0xE6060220, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR8_31_28 [4] */
		IFN_NFWEx, FN_MMC_CLK, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR8_27_24 [4] */
		IFN_NFREx, FN_MMC_CMD, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR8_23_20 [4] */
		IFN_NFRBx, 0, FN_TX3_A, FN_PWM3_C,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR8_19_16 [4] */
		IFN_NFCEx, 0, FN_RX3_A, FN_PWM2_C,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR8_15_12 [4] */
		IFN_NFCLE, FN_SDA2_B, FN_SCK3_A, FN_PWM1_C,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR8_11_8 [4] */
		IFN_NFALE, FN_SCL2_B, FN_IRQ3_B, FN_PWM0_C,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR8_7_4 [4] */
		IFN_VI4_CLKENB, FN_TX1_B, 0, 0,
		FN_NFWPx, FN_DVC_MUTE_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR8_3_0 [4] */
		IFN_VI4_FIELD, FN_AUDIO_CLKB, FN_IRQ5_A, FN_SCIF_CLK,
		FN_NFDATA8, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR9(0xE6060224) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR9", 0xE6060224, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR9_31_28 [4] */
		IFN_NFDATA7, FN_MMC_D7, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR9_27_24 [4] */
		IFN_NFDATA6, FN_MMC_D6, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR9_23_20 [4] */
		IFN_NFDATA5, FN_MMC_D5, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR9_19_16 [4] */
		IFN_NFDATA4, FN_MMC_D4, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR9_15_12 [4] */
		IFN_NFDATA3, FN_MMC_D3, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR9_11_8 [4] */
		IFN_NFDATA2, FN_MMC_D2, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR9_7_4 [4] */
		IFN_NFDATA1, FN_MMC_D1, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR9_3_0 [4] */
		IFN_NFDATA0, FN_MMC_D0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR10(0xE6060228) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR10", 0xE6060228, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR10_31_28 [4] */
		IFN_SCL1, FN_CTS1x, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_27_24 [4] */
		IFN_SSI_WS4_A, FN_HRX0, FN_SDA2_A, FN_CAN1_TX_B,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_23_20 [4] */
		IFN_SSI_SDATA4_A, FN_HTX0, FN_SCL2_A, FN_CAN1_RX_B,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_19_16 [4] */
		IFN_SSI_SCK4_A, FN_HSCK0, FN_AUDIO_CLKOUT, FN_CAN0_RX_B,
		FN_IRQ4_B, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_15_12 [4] */
		IFN_SSI_WS34, FN_FSO_TOEx_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_11_8 [4] */
		IFN_SSI_SDATA3, FN_FSO_CFE_1x_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_7_4 [4] */
		IFN_SSI_SCK34, FN_FSO_CFE_0x_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_3_0 [4] */
		IFN_AUDIO_CLKA, 0, 0, 0,
		0, FN_DVC_MUTE_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR11(0xE606022C) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR11", 0xE606022C, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR11_31_28 [4] */
		IFN_SCK1_A, FN_MSIOF1_SS2, FN_TPU0TO2_B, FN_CAN0_TX_B,
		FN_AUDIO_CLKOUT1, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR11_27_24 [4] */
		IFN_TX0_A, FN_MSIOF0_SS2, FN_FSO_TOEx_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR11_23_20 [4] */
		IFN_RX0_A, FN_MSIOF0_SS1, FN_FSO_CFE_1x_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR11_19_16 [4] */
		IFN_SCK0_A, FN_MSIOF1_SYNC, FN_FSO_CFE_0x_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR11_15_12 [4] */
		IFN_MSIOF1_RXD, FN_AVB0_AVTP_MATCH_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR11_11_8 [4] */
		IFN_MSIOF1_TXD, FN_AVB0_AVTP_CAPTURE_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR11_7_4 [4] */
		IFN_MSIOF1_SCK, FN_AVB0_AVTP_PPS_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR11_3_0 [4] */
		IFN_SDA1, FN_RTS1x_TANS, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR12(0xE6060230) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR12", 0xE6060230, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR12_31_28 [4] */
		IFN_CAN0_TX_A, FN_CANFD0_TX, FN_TX0_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR12_27_24 [4] */
		IFN_CAN0_RX_A, FN_CANFD0_RX, FN_RX0_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR12_23_20 [4] */
		IFN_CAN_CLK, FN_AVB0_AVTP_PPS_A, FN_SCK0_B, FN_IRQ5_B,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR12_19_16 [4] */
		IFN_TPU0TO1_A, FN_AVB0_AVTP_MATCH_A, FN_HRTS0x, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR12_15_12 [4] */
		IFN_TPU0TO0_A, FN_AVB0_AVTP_CAPTURE_A, FN_HCTS0x, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR12_11_8 [4] */
		IFN_SCK2, FN_MSIOF1_SS1, FN_TPU0TO3_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR12_7_4 [4] */
		IFN_TX1_A, FN_RTS0x_TANS, FN_TPU0TO1_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR12_3_0 [4] */
		IFN_RX1_A, FN_CTS0x, FN_TPU0TO0_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR13(0xE6060234) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR13", 0xE6060234, 32,
				1, 1, 1, 1, 1, 1, 1, 1,
				1, 1, 1, 1, 1, 1, 1, 1,
				1, 1, 1, 1, 1, 1, 1, 1,
				4, 4) {
		/* reserved [31..24] */
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		/* reserved [23..16] */
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		/* reserved [15..8] */
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		/* IPSR13_7_4 [4] */
		IFN_CAN1_TX_A, FN_CANFD1_TX, FN_TPU0TO3_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR13_3_0 [4] */
		IFN_CAN1_RX_A, FN_CANFD1_RX, FN_TPU0TO2_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* MOD_SEL0(0xE6060500) initial value */
	/*                       : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("MOD_SEL0", 0xE6060500, 32,
				1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, 1,
				1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1) {
		/* MOD_SEL0 */
		/* reserved[1] */
		0, 0,
		/* sel_msiof2[1](0,1) */
		FN_SEL_MSIOF2_0, FN_SEL_MSIOF2_1,
		/* sel_i2c3[1](0,1) */
		FN_SEL_I2C3_0, FN_SEL_I2C3_1,
		/* sel_scif5[1](0,1) */
		FN_SEL_SCIF5_0, FN_SEL_SCIF5_1,
		/* sel_msiof3[1](0,1) */
		FN_SEL_MSIOF3_0, FN_SEL_MSIOF3_1,
		/* sel_hscif3[1](0,1) */
		FN_SEL_HSCIF3_0, FN_SEL_HSCIF3_1,
		/* sel_scif4[1](0,1) */
		FN_SEL_SCIF4_0, FN_SEL_SCIF4_1,
		/* sel_pwm0[2](0,1,2) */
		FN_SEL_PWM0_0, FN_SEL_PWM0_1,
		FN_SEL_PWM0_2, 0,
		/* sel_pwm1[2](0,1,2) */
		FN_SEL_PWM1_0, FN_SEL_PWM1_1,
		FN_SEL_PWM1_2, 0,
		/* sel_pwm2[2](0,1,2) */
		FN_SEL_PWM2_0, FN_SEL_PWM2_1,
		FN_SEL_PWM2_2, 0,
		/* sel_pwm3[2](0,1,2) */
		FN_SEL_PWM3_0, FN_SEL_PWM3_1,
		FN_SEL_PWM3_2, 0,
		/* reserved[1] */
		0, 0,
		/* sel_irq_0[1](0,1) */
		FN_SEL_IRQ_0_0, FN_SEL_IRQ_0_1,
		/* sel_irq_1[1](0,1) */
		FN_SEL_IRQ_1_0, FN_SEL_IRQ_1_1,
		/* sel_irq_2[1](0,1) */
		FN_SEL_IRQ_2_0, FN_SEL_IRQ_2_1,
		/* sel_irq_3[1](0,1) */
		FN_SEL_IRQ_3_0, FN_SEL_IRQ_3_1,
		/* sel_irq_4[1](0,1) */
		FN_SEL_IRQ_4_0, FN_SEL_IRQ_4_1,
		/* sel_irq_5[1](0,1) */
		FN_SEL_IRQ_5_0, FN_SEL_IRQ_5_1,
		/* reserved[4] */
		/* sel_tmu_0[1](0,1) */
		FN_SEL_TMU_0_0, FN_SEL_TMU_0_1,
		/* sel_tmu_1[1](0,1) */
		FN_SEL_TMU_1_0, FN_SEL_TMU_1_1,
		/* sel_scif3[1](0,1) */
		FN_SEL_SCIF3_0, FN_SEL_SCIF3_1,
		/* sel_scif1[1](0,1) */
		FN_SEL_SCIF1_0, FN_SEL_SCIF1_1,
		/* sel_scu[1](0,1) */
		FN_SEL_SCU_0, FN_SEL_SCU_1,
		/* sel_rfso[1](0,1) */
		FN_SEL_RFSO_0, FN_SEL_RFSO_1,
		}
	},
	/* MOD_SEL1(0xE6060504) initial value */
	/*                       : 0x00000000 */
	{ PINMUX_CFG_REG("MOD_SEL1", 0xE6060504, 32, 1) {
		/* sel_can0[1](0,1) */
		FN_SEL_CAN0_0, FN_SEL_CAN0_1,
		/* sel_can1[1](0,1) */
		FN_SEL_CAN1_0, FN_SEL_CAN1_1,
		/* sel_i2c2[1](0,1) */
		FN_SEL_I2C2_0, FN_SEL_I2C2_1,
		/* sel_etheravb[1](0,1) */
		FN_SEL_ETHERAVB_0, FN_ETHERAVB_1,
		/* sel_scif0[1](0,1) */
		FN_SEL_SCIF0_0, FN_SCIF0_1,
		/* sel_ssif4[1](0,1) */
		FN_SEL_SSIF4_0, FN_SSIF4_1,
		/* reserved[25..24] */
		0, 0,
		0, 0,
		/* reserved[23..16] */
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		/* reserved[15..8] */
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		/* reserved[7..0] */
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		}
	},
	/* INOUTSEL0(0xE6050004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL0", 0xE6050004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_0_8_IN, GP_0_8_OUT,

		GP_0_7_IN, GP_0_7_OUT,
		GP_0_6_IN, GP_0_6_OUT,
		GP_0_5_IN, GP_0_5_OUT,
		GP_0_4_IN, GP_0_4_OUT,
		GP_0_3_IN, GP_0_3_OUT,
		GP_0_2_IN, GP_0_2_OUT,
		GP_0_1_IN, GP_0_1_OUT,
		GP_0_0_IN, GP_0_0_OUT,
		}
	},
	/* INOUTSEL1(0xE6051004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL1", 0xE6051004, 32, 1) {
		GP_INOUTSEL(1)
		}
	},
	/* INOUTSEL2(0xE6052004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL2", 0xE6052004, 32, 1) {
		GP_INOUTSEL(2)
		}
	},
	/* INOUTSEL3(0xE6053004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL3", 0xE6053004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_3_9_IN, GP_3_9_OUT,
		GP_3_8_IN, GP_3_8_OUT,

		GP_3_7_IN, GP_3_7_OUT,
		GP_3_6_IN, GP_3_6_OUT,
		GP_3_5_IN, GP_3_5_OUT,
		GP_3_4_IN, GP_3_4_OUT,
		GP_3_3_IN, GP_3_3_OUT,
		GP_3_2_IN, GP_3_2_OUT,
		GP_3_1_IN, GP_3_1_OUT,
		GP_3_0_IN, GP_3_0_OUT,
		}
	},
	/* INOUTSEL4(0xE6054004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL4", 0xE6054004, 32, 1) {
		GP_INOUTSEL(4)
		}
	},
	/* INOUTSEL5(0xE6055004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL5", 0xE6055004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		GP_5_20_IN, GP_5_20_OUT,
		GP_5_19_IN, GP_5_19_OUT,
		GP_5_18_IN, GP_5_18_OUT,
		GP_5_17_IN, GP_5_17_OUT,
		GP_5_16_IN, GP_5_16_OUT,

		GP_5_15_IN, GP_5_15_OUT,
		GP_5_14_IN, GP_5_14_OUT,
		GP_5_13_IN, GP_5_13_OUT,
		GP_5_12_IN, GP_5_12_OUT,
		GP_5_11_IN, GP_5_11_OUT,
		GP_5_10_IN, GP_5_10_OUT,
		GP_5_9_IN, GP_5_9_OUT,
		GP_5_8_IN, GP_5_8_OUT,

		GP_5_7_IN, GP_5_7_OUT,
		GP_5_6_IN, GP_5_6_OUT,
		GP_5_5_IN, GP_5_5_OUT,
		GP_5_4_IN, GP_5_4_OUT,
		GP_5_3_IN, GP_5_3_OUT,
		GP_5_2_IN, GP_5_2_OUT,
		GP_5_1_IN, GP_5_1_OUT,
		GP_5_0_IN, GP_5_0_OUT,
		}
	},
	/* INOUTSEL6(0xE6055404) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL6", 0xE6055404, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		GP_6_13_IN, GP_6_13_OUT,
		GP_6_12_IN, GP_6_12_OUT,
		GP_6_11_IN, GP_6_11_OUT,
		GP_6_10_IN, GP_6_10_OUT,
		GP_6_9_IN, GP_6_9_OUT,
		GP_6_8_IN, GP_6_8_OUT,

		GP_6_7_IN, GP_6_7_OUT,
		GP_6_6_IN, GP_6_6_OUT,
		GP_6_5_IN, GP_6_5_OUT,
		GP_6_4_IN, GP_6_4_OUT,
		GP_6_3_IN, GP_6_3_OUT,
		GP_6_2_IN, GP_6_2_OUT,
		GP_6_1_IN, GP_6_1_OUT,
		GP_6_0_IN, GP_6_0_OUT,
		}
	},
	{ },
};

static struct pinmux_data_reg pinmux_data_regs[] = {
	/* use OUTDT registers */
	{ PINMUX_DATA_REG("INDT0", 0xE6050008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, GP_0_8_DATA,
		GP_0_7_DATA, GP_0_6_DATA, GP_0_5_DATA, GP_0_4_DATA,
		GP_0_3_DATA, GP_0_2_DATA, GP_0_1_DATA, GP_0_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT1", 0xE6051008, 32) {
		GP_INDT(1) }
	},
	{ PINMUX_DATA_REG("INDT2", 0xE6052008, 32) {
		GP_INDT(2) }
	},
	{ PINMUX_DATA_REG("INDT3", 0xE6053008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, GP_3_9_DATA, GP_3_8_DATA,
		GP_3_7_DATA, GP_3_6_DATA, GP_3_5_DATA, GP_3_4_DATA,
		GP_3_3_DATA, GP_3_2_DATA, GP_3_1_DATA, GP_3_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT4", 0xE6054008, 32) {
		GP_INDT(4) }
	},
	{ PINMUX_DATA_REG("INDT5", 0xE6055008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, GP_5_20_DATA,
		GP_5_19_DATA, GP_5_18_DATA, GP_5_17_DATA, GP_5_16_DATA,
		GP_5_15_DATA, GP_5_14_DATA, GP_5_13_DATA, GP_5_12_DATA,
		GP_5_11_DATA, GP_5_10_DATA, GP_5_9_DATA, GP_5_8_DATA,
		GP_5_7_DATA, GP_5_6_DATA, GP_5_5_DATA, GP_5_4_DATA,
		GP_5_3_DATA, GP_5_2_DATA, GP_5_1_DATA, GP_5_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT6", 0xE6055408, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, GP_6_13_DATA, GP_6_12_DATA,
		GP_6_11_DATA, GP_6_10_DATA, GP_6_9_DATA, GP_6_8_DATA,
		GP_6_7_DATA, GP_6_6_DATA, GP_6_5_DATA, GP_6_4_DATA,
		GP_6_3_DATA, GP_6_2_DATA, GP_6_1_DATA, GP_6_0_DATA }
	},
	{ },
};


static struct pinmux_info r8a77995_pinmux_info = {
	.name = "r8a77995_pfc",

	.unlock_reg = 0xe6060000, /* PMMR */

	.reserved_id = PINMUX_RESERVED,
	.data = { PINMUX_DATA_BEGIN, PINMUX_DATA_END },
	.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },
	.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },
	.mark = { PINMUX_MARK_BEGIN, PINMUX_MARK_END },
	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.first_gpio = GPIO_GP_0_0,
	.last_gpio = GPIO_FN_TPU0TO3_A,

	.gpios = pinmux_gpios,
	.cfg_regs = pinmux_config_regs,
	.data_regs = pinmux_data_regs,

	.gpio_data = pinmux_data,
	.gpio_data_size = ARRAY_SIZE(pinmux_data),
};

void r8a77995_pinmux_init(void)
{
	register_pinmux(&r8a77995_pinmux_info);
}
