[{"DBLP title": "Towards performance and reliability-efficient computing in the dark silicon era.", "DBLP authors": ["J\u00f6rg Henkel", "Santiago Pagani", "Heba Khdr", "Florian Kriebel", "Semeen Rehman", "Muhammad Shafique"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459271/", "OA papers": [{"PaperId": "https://openalex.org/W2346543509", "PaperTitle": "Towards Performance and Reliability-Efficient Computing in the Dark Silicon Era", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Karlsruhe Institute of Technology": 6.0}, "Authors": ["Jorg Henkel", "Santiago Pagani", "Heba Khdr", "Florian Kriebel", "Semeen Rehman", "Muhammad Shafique"]}]}, {"DBLP title": "Towards near-threshold server processors.", "DBLP authors": ["Ali Pahlevan", "Javier Picorel", "Arash Pourhabibi Zarandi", "Davide Rossi", "Marina Zapater", "Andrea Bartolini", "Pablo Garc\u00eda Del Valle", "David Atienza", "Luca Benini", "Babak Falsafi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459272/", "OA papers": [{"PaperId": "https://openalex.org/W2269750162", "PaperTitle": "Towards Near-Threshold Server Processors", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Ali Pahlevan", "Javier Picorel", "Arash Pourhabibi Zarandi", "Davide Rossi", "Marina Zapater", "Andrea Bartolini", "Pablo Morcelle del Valle", "David Atienza", "Luca Benini", "Babak Falsafi"]}]}, {"DBLP title": "Can beyond-CMOS devices illuminate dark silicon?", "DBLP authors": ["Robert Perricone", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459273/", "OA papers": [{"PaperId": "https://openalex.org/W2345813002", "PaperTitle": "Can Beyond-CMOS Devices Illuminate Dark Silicon?", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Notre Dame": 4.0}, "Authors": ["Robert Perricone", "Xiaobo Sharon Hu", "Joseph J. Nahas", "Michael Niemier"]}, {"PaperId": "https://openalex.org/W2888462551", "PaperTitle": "Can beyond-CMOS devices illuminate dark silicon?", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Notre Dame": 4.0}, "Authors": ["Robert Perricone", "Xiaobo Sharon Hu", "Joseph J. Nahas", "Michael Niemier"]}]}, {"DBLP title": "OTEM: Optimized Thermal and Energy Management for Hybrid Electrical Energy Storage in Electric Vehicles.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459274/", "OA papers": [{"PaperId": "https://openalex.org/W2346860341", "PaperTitle": "OTEM: Optimized Thermal and Energy Management for Hybrid Electrical Energy Storage in Electric Vehicles", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Supertask: Maximizing runnable-level parallelism in AUTOSAR applications.", "DBLP authors": ["Sebastian Kehr", "Milos Panic", "Eduardo Qui\u00f1ones", "Bert B\u00f6ddeker", "Jorge Becerril Sandoval", "Jaume Abella", "Francisco J. Cazorla", "G\u00fcnter Sch\u00e4fer"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459275/", "OA papers": [{"PaperId": "https://openalex.org/W2346230411", "PaperTitle": "Supertask: Maximizing Runnable-level Parallelism in AUTOSAR Applications", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Denso (Germany)": 3.0, "Barcelona Supercomputing Center": 4.0, "Technische Universit\u00e4t Ilmenau": 1.0}, "Authors": ["Sebastian Kehr", "Milos Panic", "Eduardo Quinones", "Bert B\u00f6ddeker", "Jorge Becerril Sandoval", "Jaume Abella", "Francisco J. Cazorla", "G\u00fcnter Sch\u00e4fer"]}]}, {"DBLP title": "Formal analysis based evaluation of software defined networking for time-sensitive Ethernet.", "DBLP authors": ["Daniel Thiele", "Rolf Ernst"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459276/", "OA papers": [{"PaperId": "https://openalex.org/W4230479738", "PaperTitle": "Formal Analysis Based Evaluation of Software Defined Networking for Time-Sensitive Ethernet", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Daniel Thiele", "Rolf Ernst"]}, {"PaperId": "https://openalex.org/W2346044136", "PaperTitle": "Formal analysis based evaluation of software defined networking for time-sensitive Ethernet", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Daniel Thiele", "Rolf Ernst"]}]}, {"DBLP title": "Accelerated Artificial Neural Networks on FPGA for fault detection in automotive systems.", "DBLP authors": ["Shanker Shreejith", "Bezborah Anshuman", "Suhaib A. Fahmy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459277/", "OA papers": [{"PaperId": "https://openalex.org/W2273594154", "PaperTitle": "Accelerated Artificial Neural Networks on FPGA for Fault Detection in Automotive Systems", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 2.0, "University of Warwick": 0.5, "Coventry (United Kingdom)": 0.5}, "Authors": ["Shanker Shreejith", "Bezborah Anshuman", "Suhaib A. Fahmy"]}]}, {"DBLP title": "Optimization for Multiple Patterning Lithography with cutting process and beyond.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459278/", "OA papers": [{"PaperId": "https://openalex.org/W2346177355", "PaperTitle": "Optimization for Multiple Patterning Lithography with Cutting Process and Beyond", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Jian Kuang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "A fast manufacturability aware Optical Proximity Correction (OPC) algorithm with adaptive wafer image estimation.", "DBLP authors": ["Ahmed Awad", "Atsushi Takahashi", "Chikaaki Kodama"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459279/", "OA papers": [{"PaperId": "https://openalex.org/W2346707445", "PaperTitle": "A Fast Manufacturability Aware Optical Proximity Correction (OPC) Algorithm with Adaptive Wafer Image Estimation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tokyo Institute of Technology": 2.0, "Toshiba (Japan)": 1.0}, "Authors": ["Ahmed Awad", "Atsushi Takahashi", "Chikaaki Kodama"]}]}, {"DBLP title": "Redundant via insertion in directed self-assembly lithography.", "DBLP authors": ["Woohyun Chung", "Seongbo Shim", "Youngsoo Shin"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459280/", "OA papers": [{"PaperId": "https://openalex.org/W2346485268", "PaperTitle": "Redundant Via Insertion in Directed Self-Assembly Lithography", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Woohyun Chung", "Seongbo Shim", "Youngsoo Shin"]}]}, {"DBLP title": "Improved performance of 3DIC implementations through inherent awareness of mix-and-match die stacking.", "DBLP authors": ["Kwangsoo Han", "Andrew B. Kahng", "Jiajia Li"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459281/", "OA papers": [{"PaperId": "https://openalex.org/W2346865439", "PaperTitle": "Improved Performance of 3DIC Implementations Through Inherent Awareness of Mix-and-Match Die Stacking", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Kwangsoo Han", "Andrew B. Kahng", "Jiajia Li"]}]}, {"DBLP title": "A discrete thermal controller for chip-multiprocessors.", "DBLP authors": ["Yingnan Cui", "Wei Zhang", "Bingsheng He"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459282/", "OA papers": [{"PaperId": "https://openalex.org/W2347205185", "PaperTitle": "A Discrete Thermal Controller for Chip-Multiprocessors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanyang Technological University": 2.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Yingnan Cui", "Wei Zhang", "Bingsheng He"]}]}, {"DBLP title": "Swallow: Building an energy-transparent many-core embedded real-time system.", "DBLP authors": ["Simon J. Hollis", "Steve Kerrison"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459283/", "OA papers": [{"PaperId": "https://openalex.org/W2262051924", "PaperTitle": "Swallow: Building an Energy-Transparent Many-Core Embedded Real-Time System", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bristol": 2.0}, "Authors": ["Simon J. Hollis", "Steve Kerrison"]}]}, {"DBLP title": "A novel cache-utilization based dynamic voltage frequency scaling (DVFS) mechanism for reliability enhancements.", "DBLP authors": ["Yen-Hao Chen", "Yi-Lun Tang", "Yi-Yu Liu", "Allen C.-H. Wu", "TingTing Hwang"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459284/", "OA papers": [{"PaperId": "https://openalex.org/W2346171757", "PaperTitle": "A Novel Cache-Utilization Based Dynamic Voltage Frequency Scaling (DVFS) Mechanism for Reliability Enhancements", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0, "Yuan Ze University": 1.0, "Jiangnan University": 1.0}, "Authors": ["Yen-Hao Chen", "Yilun Tang", "Yi-Yu Liu", "Allen C.-H. Wu", "TingTing Hwang"]}]}, {"DBLP title": "Efficient kernel management on GPUs.", "DBLP authors": ["Xiuhong Li", "Yun Liang"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459285/", "OA papers": [{"PaperId": "https://openalex.org/W2346977986", "PaperTitle": "Efficient Kernel Management on GPUs", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Peking University": 2.0}, "Authors": ["Xiuhong Li", "Yun Liang"]}, {"PaperId": "https://openalex.org/W2618092901", "PaperTitle": "Efficient Kernel Management on GPUs", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Peking University": 2.0}, "Authors": ["Yun Liang", "Xiuhong Li"]}]}, {"DBLP title": "Probabilistic WCET estimation in presence of hardware for mitigating the impact of permanent faults.", "DBLP authors": ["Damien Hardy", "Isabelle Puaut", "Yiannakis Sazeides"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459286/", "OA papers": [{"PaperId": "https://openalex.org/W2346118352", "PaperTitle": "Probabilistic WCET Estimation in Presence of Hardware for Mitigating the Impact of Permanent Faults", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Rennes": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "University of Cyprus": 1.0}, "Authors": ["Damien Hardy", "Isabelle Puaut", "Yiannakis Sazeides"]}]}, {"DBLP title": "A four-mode model for efficient fault-tolerant mixed-criticality systems.", "DBLP authors": ["Zaid Al-bayati", "Jonah Caplan", "Brett H. Meyer", "Haibo Zeng"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459287/", "OA papers": [{"PaperId": "https://openalex.org/W2345996566", "PaperTitle": "A Four-Mode Model for Efficient Fault-Tolerant Mixed-Criticality Systems", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"McGill University": 3.0, "Virginia Tech": 1.0}, "Authors": ["Zaid Al-bayati", "Jonah Caplan", "Brett C. Meyer", "Haibo Zeng"]}]}, {"DBLP title": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "DBLP authors": ["Eberle A. Rambo", "Selma Saidi", "Rolf Ernst"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459288/", "OA papers": [{"PaperId": "https://openalex.org/W2346485321", "PaperTitle": "Providing Formal Latency Guarantees for ARQ-based Protocols in Networks-on-Chip", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Eberle A. Rambo", "Selma Saidi", "Rolf Ernst"]}]}, {"DBLP title": "Achieving 100% cell-aware coverage by design.", "DBLP authors": ["Zeye Liu", "Ben Niewenhuis", "Soumya Mittal", "R. D. (Shawn) Blanton"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459289/", "OA papers": [{"PaperId": "https://openalex.org/W2345901286", "PaperTitle": "Achieving 100% Cell-Aware Coverage by Design", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Zeye Liu", "Ben Niewenhuis", "Soumya Mittal", "Ronald E. Blanton"]}]}, {"DBLP title": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "DBLP authors": ["Mahdi Nikdast", "Gabriela Nicolescu", "Jelena Trajkovic", "Odile Liboiron-Ladouceur"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459290/", "OA papers": [{"PaperId": "https://openalex.org/W2345990019", "PaperTitle": "Modeling Fabrication Non-Uniformity in Chip-Scale Silicon Photonic Interconnects", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Mahdi Nikdast", "Gabriela Nicolescu", "Jelena Trajkovic", "Odile Liboiron-Ladouceur"]}]}, {"DBLP title": "Efficient spatial variation modeling via robust dictionary learning.", "DBLP authors": ["Changhai Liao", "Jun Tao", "Xuan Zeng", "Yangfeng Su", "Dian Zhou", "Xin Li"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459291/", "OA papers": [{"PaperId": "https://openalex.org/W2346463609", "PaperTitle": "Efficient Spatial Variation Modeling via Robust Dictionary Learning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.0, "Fudan University": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Changhai Liao", "Jun Tao", "Xuan Zeng", "Yangfeng Su", "Dian Zhou", "Xin Li"]}]}, {"DBLP title": "TOTAL: TRNG on-the-fly testing for attack detection using Lightweight hardware.", "DBLP authors": ["Bohan Yang", "Vladimir Rozic", "Nele Mentens", "Wim Dehaene", "Ingrid Verbauwhede"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459292/", "OA papers": [{"PaperId": "https://openalex.org/W2346579331", "PaperTitle": "TOTAL: TRNG On-the-fly Testing for Attack Detection using Lightweight Hardware", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"iMinds": 2.0, "KU Leuven": 3.0}, "Authors": ["Bohan Yang", "Vladimir Rozic", "Nele Mentens", "Wim Dehaene", "Ingrid Verbauwhede"]}, {"PaperId": "https://openalex.org/W4300524498", "PaperTitle": "TOTAL: TRNG On-the-fly Testing for Attack detection using Lightweight hardware", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"KU Leuven": 5.0}, "Authors": ["Bohan Yang", "Vladimir Rozic", "Mentens, Nele", "Dehaene, Wim", "Ingrid Verbauwhede"]}]}, {"DBLP title": "On-chip fingerprinting of IC topology for integrity verification.", "DBLP authors": ["Maxime Lecomte", "Jacques J. A. Fournier", "Philippe Maurine"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459293/", "OA papers": [{"PaperId": "https://openalex.org/W2272141564", "PaperTitle": "On-chip Fingerprinting of IC Topology for Integrity Verification", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Direction de la Recherche Technologique": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Maxime Lecomte", "Jacques Fournier", "Philippe Maurine"]}]}, {"DBLP title": "Activation of logic encrypted chips: Pre-test or post-test?", "DBLP authors": ["Muhammad Yasin", "Samah Mohamed Saeed", "Jeyavijayan Rajendran", "Ozgur Sinanoglu"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459294/", "OA papers": [{"PaperId": "https://openalex.org/W2346502084", "PaperTitle": "Activation of Logic Encrypted Chips: Pre-Test or Post-Test?", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Electrical and Computer Engineering, NYU Tandon School of Engineering, USA": 1.0, "University of Washington Tacoma": 1.0, "The University of Texas at Dallas": 1.0, "New York University": 1.0}, "Authors": ["Muhammad Yasin", "Samah Mohamed Saeed", "Jeyavijayan Rajendran", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Multiplier-less Artificial Neurons exploiting error resiliency for energy-efficient neural computing.", "DBLP authors": ["Syed Shakib Sarwar", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459295/", "OA papers": [{"PaperId": "https://openalex.org/W2289254158", "PaperTitle": "Multiplier-less Artificial Neurons Exploiting Error Resiliency for Energy-Efficient Neural Computing", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, IN 47907, United States": 4.0}, "Authors": ["Syed Shakib Sarwar", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"]}, {"PaperId": "https://openalex.org/W2952331963", "PaperTitle": "Multiplier-less Artificial Neurons Exploiting Error Resiliency for Energy-Efficient Neural Computing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Syed Shakib Sarwar", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"]}, {"PaperId": "https://openalex.org/W4301154003", "PaperTitle": "Multiplier-less Artificial Neurons Exploiting Error Resiliency for\n  Energy-Efficient Neural Computing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sarwar, Syed Shakib", "Venkataramani, Swagath", "Anand Raghunathan", "Roy, Kaushik"]}]}, {"DBLP title": "Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks.", "DBLP authors": ["Gopalakrishnan Srinivasan", "Parami Wijesinghe", "Syed Shakib Sarwar", "Akhilesh Jaiswal", "Kaushik Roy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459296/", "OA papers": [{"PaperId": "https://openalex.org/W2289567715", "PaperTitle": "Significance Driven Hybrid 8T-6T SRAM for Energy-Efficient Synaptic Storage in Artificial Neural Networks", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, IN 47907, United States": 5.0}, "Authors": ["Gopalakrishnan Srinivasan", "Parami Wijesinghe", "Syed Shakib Sarwar", "Akhilesh Jaiswal", "Kaushik Roy"]}, {"PaperId": "https://openalex.org/W2952231683", "PaperTitle": "Significance Driven Hybrid 8T-6T SRAM for Energy-Efficient Synaptic Storage in Artificial Neural Networks", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Gopalakrishnan Srinivasan", "Parami Wijesinghe", "Syed Shakib Sarwar", "Akhilesh Jaiswal", "Kaushik Roy"]}, {"PaperId": "https://openalex.org/W4299783942", "PaperTitle": "Significance Driven Hybrid 8T-6T SRAM for Energy-Efficient Synaptic\n  Storage in Artificial Neural Networks", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Srinivasan, Gopalakrishnan", "Parami Wijesinghe", "Sarwar, Syed Shakib", "Akhilesh Jaiswal", "Kaushik Roy"]}]}, {"DBLP title": "Network delay-aware energy management for mobile systems.", "DBLP authors": ["Minho Ju", "Hyeonggyu Kim", "Soontae Kim"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459297/", "OA papers": [{"PaperId": "https://openalex.org/W2346594575", "PaperTitle": "Network Delay-Aware Energy Management for Mobile Systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Minho Ju", "Hyeonggyu Kim", "Soontae Kim"]}]}, {"DBLP title": "Enabling simultaneously bi-directional TSV signaling for energy and area efficient 3D-ICs.", "DBLP authors": ["Sunghyun Park", "Alice Wang", "Uming Ko", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459298/", "OA papers": [{"PaperId": "https://openalex.org/W2347189907", "PaperTitle": "Enabling Simultaneously Bi-Directional TSV Signaling for Energy and Area Efficient 3D-ICs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Massachusetts Institute of Technology": 3.0, "[MediaTek Inc., Austin, TX, USA]": 2.0}, "Authors": ["Sung Hyun Park", "Alice H. Wang", "Uming Ko", "Li-Shiuan Peh", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits.", "DBLP authors": ["Jens Trommer", "Andre Heinzig", "Tim Baldauf", "Thomas Mikolajick", "Walter M. Weber", "Michael Raitza", "Marcus V\u00f6lp"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459299/", "OA papers": [{"PaperId": "https://openalex.org/W2346682451", "PaperTitle": "Reconfigurable Nanowire Transistors with Multiple Independent Gates for Efficient and Programmable Combinational Circuits", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"TU Dresden": 4.5, "NaMLab (Germany)": 2.5}, "Authors": ["Jens Trommer", "Andre Heinzig", "Tim Baldauf", "Thomas Mikolajick", "Walter J. Weber", "Michael Raitza", "Marcus V\u00f6lp"]}]}, {"DBLP title": "Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Robert Wille", "Giovanni De Micheli"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459300/", "OA papers": [{"PaperId": "https://openalex.org/W2240155316", "PaperTitle": "Exploiting Inherent Characteristics of Reversible Circuits for Faster Combinational Equivalence Checking", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Integrated Systems Laboratory (LSI), EPFL Lausanne, Switzerland": 3.0, "Johannes Kepler University of Linz": 1.0}, "Authors": ["Luca Amaru", "Pierre-Emmanuel Gaillardon", "Robert Wille", "Giovanni De Micheli"]}]}, {"DBLP title": "Conservative modeling of shared resource contention for dependent tasks in partitioned multi-core systems.", "DBLP authors": ["Junchul Choi", "Donghyun Kang", "Soonhoi Ha"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459301/", "OA papers": [{"PaperId": "https://openalex.org/W2347019782", "PaperTitle": "Conservative Modeling of Shared Resource Contention for Dependent Tasks in Partitioned Multi-Core Systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Jun-Chul Choi", "Dong-Hyun Kang", "Soonhoi Ha"]}]}, {"DBLP title": "Formal worst-case timing analysis of Ethernet TSN's burst-limiting shaper.", "DBLP authors": ["Daniel Thiele", "Rolf Ernst"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459302/", "OA papers": [{"PaperId": "https://openalex.org/W2346206503", "PaperTitle": "Formal Worst-Case Timing Analysis of Ethernet TSN's Burst-Limiting Shaper", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Daniel Thiele", "Rolf Ernst"]}]}, {"DBLP title": "Real-time analysis of engine control applications with speed estimation.", "DBLP authors": ["Alessandro Biondi", "Giorgio C. Buttazzo"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459303/", "OA papers": [{"PaperId": "https://openalex.org/W2345975736", "PaperTitle": "Real-Time Analysis of Engine Control Applications with Speed Estimation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sant'Anna School of Advanced Studies": 2.0}, "Authors": ["Alessandro Biondi", "Giorgio Buttazzo"]}]}, {"DBLP title": "Trace-based analysis methodology of program flash contention in embedded multicore systems.", "DBLP authors": ["Lin Li", "Albrecht Mayer"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459304/", "OA papers": [{"PaperId": "https://openalex.org/W2346445093", "PaperTitle": "Trace-based Analysis Methodology of Program Flash Contention in Embedded Multicore Systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Infineon Technologies (Germany)": 2.0}, "Authors": ["Lin Li", "Albrecht Mayer"]}]}, {"DBLP title": "A cross-layer analysis of Soft Error, aging and process variation in Near Threshold Computing.", "DBLP authors": ["Anteneh Gebregiorgis", "Saman Kiamehr", "Fabian Oboril", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459305/", "OA papers": []}, {"DBLP title": "Fast-yet-accurate variation-aware current and voltage modelling of radiation-induced transient fault.", "DBLP authors": ["Hsuan-Ming Huang", "Yuwen Lin", "Charles H.-P. Wen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459306/", "OA papers": [{"PaperId": "https://openalex.org/W2345859524", "PaperTitle": "Fast-yet-accurate Variation-Aware Current and Voltage Modelling of Radiation-Induced Transient Fault", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Hsuan-Ming Huang", "Yu-Wen Lin", "Charles H.-P. Wen"]}]}, {"DBLP title": "A detailed methodology to compute Soft Error Rates in advanced technologies.", "DBLP authors": ["Marc Riera", "Ramon Canal", "Jaume Abella", "Antonio Gonz\u00e1lez"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459307/", "OA papers": [{"PaperId": "https://openalex.org/W2346282901", "PaperTitle": "A Detailed Methodology to Compute Soft Error Rates in Advanced Technologies", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["Marc Riera", "Ramon Canal", "Jaume Abella", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "Analysis of NBTI effects on high frequency digital circuits.", "DBLP authors": ["Ahmet Unutulmaz", "Domenik Helms", "Reef Eilers", "Malte Metzdorf", "Ben Kaczer", "Wolfgang Nebel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459308/", "OA papers": [{"PaperId": "https://openalex.org/W2346863047", "PaperTitle": "Analysis of NBTI Effects on High Frequency Digital Circuits", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 4.0, "Imec the Netherlands": 1.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Ahmet Unutulmaz", "Domenik Helms", "Reef Eilers", "Malte Metzdorf", "Ben Kaczer", "Wolfgang Nebel"]}]}, {"DBLP title": "A scalable lane detection algorithm on COTSs with OpenCL.", "DBLP authors": ["Kai Huang", "Biao Hu", "Jan Botsch", "Nikhil Madduri", "Alois C. Knoll"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459309/", "OA papers": [{"PaperId": "https://openalex.org/W2272223371", "PaperTitle": "A Scalable Lane Detection Algorithm on COTSs with OpenCL", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sun Yat-sen University": 0.5, "Technical University of Munich": 3.5, "University of W\u00fcrzburg": 1.0}, "Authors": ["Kai Huang", "Biao Hu", "Jan Botsch", "Nikhil Madduri", "Alois Knoll"]}]}, {"DBLP title": "Simulation of falling rain for robustness testing of video-based surround sensing systems.", "DBLP authors": ["Dennis Hospach", "Stefan M\u00fcller", "Wolfgang Rosenstiel", "Oliver Bringmann"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459310/", "OA papers": [{"PaperId": "https://openalex.org/W4246086664", "PaperTitle": "Simulation of Falling Rain for Robustness Testing of Video-Based Surround Sensing Systems", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Dennis Hospach", "Stefan O. Mueller", "Wolfgang Rosenstiel", "Oliver Bringmann"]}, {"PaperId": "https://openalex.org/W2346409908", "PaperTitle": "Simulation of falling rain for robustness testing of video-based surround sensing systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of T\u00fcbingen": 4.0}, "Authors": ["Dennis Hospach", "Stefan O. Mueller", "Wolfgang Rosenstiel", "Oliver Bringmann"]}]}, {"DBLP title": "Proposal for fast directional energy interchange used in MCMC-based autonomous decentralized mechanism toward resilient microgrid.", "DBLP authors": ["Yusuke Sakumoto", "Ittetsu Taniguchi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459311/", "OA papers": [{"PaperId": "https://openalex.org/W2346057884", "PaperTitle": "Proposal for Fast Directional Energy Interchange Used in MCMC-Based Autonomous Decentralized Mechanism toward Resilient Microgrid", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tokyo Metropolitan University": 1.0, "Ritsumeikan University": 1.0}, "Authors": ["Yusuke Sakumoto", "Ittetsu Taniguchi"]}]}, {"DBLP title": "Grid-based Self-Aligned Quadruple Patterning aware two dimensional routing pattern.", "DBLP authors": ["Takeshi Ihara", "Toshiyuki Hongo", "Atsushi Takahashi", "Chikaaki Kodama"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459312/", "OA papers": [{"PaperId": "https://openalex.org/W2346113131", "PaperTitle": "Grid-based Self-Aligned Quadruple Patterning Aware Two Dimensional Routing Pattern", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tokyo Institute of Technology": 3.0, "Toshiba (Japan)": 1.0}, "Authors": ["Takeshi Ihara", "Toshiyuki Hongo", "Atsushi Takahashi", "Chikaaki Kodama"]}]}, {"DBLP title": "Practical ILP-based routing of standard cells.", "DBLP authors": ["Hsueh-Ju Lu", "En-Jang Jang", "Ang Lu", "Yu Ting Zhang", "Yu-He Chang", "Chi-Hung Lin", "Rung-Bin Lin"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459313/", "OA papers": [{"PaperId": "https://openalex.org/W2347098851", "PaperTitle": "Practical ILP-based Routing of Standard Cells", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yuan Ze University": 7.0}, "Authors": ["Hsueh Ju Lu", "En-Jang Jang", "Ang Lu", "Yuting Zhang", "Yuhe Chang", "Chi Hung Lin", "Rung-Bin Lin"]}]}, {"DBLP title": "A procedure for improving the distribution of congestion in global routing.", "DBLP authors": ["Daohang Shi", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459314/", "OA papers": [{"PaperId": "https://openalex.org/W2345465714", "PaperTitle": "A Procedure for Improving the Distribution of Congestion in Global Routing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Daohang Shi", "Azadeh Davoodi", "Jeff Linderoth"]}]}, {"DBLP title": "Machine Learned Machines: Adaptive co-optimization of caches, cores, and On-chip Network.", "DBLP authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459315/", "OA papers": []}, {"DBLP title": "Improving performance by monitoring while maintaining worst-case guarantees.", "DBLP authors": ["Syed Md Jakaria Abdullah", "Kai Lampka", "Wang Yi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459316/", "OA papers": [{"PaperId": "https://openalex.org/W2344249348", "PaperTitle": "Improving Performance by Monitoring While Maintaining Worst-Case Guarantees", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Uppsala University": 1.5, "Informa (Sweden)": 1.5}, "Authors": ["Syed Maaz Abdullah", "Kai Lampka", "Wang Yi"]}]}, {"DBLP title": "Fault Tolerant Non-Volatile spintronic flip-flop.", "DBLP authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459317/", "OA papers": [{"PaperId": "https://openalex.org/W2345993855", "PaperTitle": "Fault Tolerant Non-Volatile Spintronic Flip-Flop", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Towards automatic diagnosis of minority carriers propagation problems in HV/HT automotive smart power ICs.", "DBLP authors": ["Yasser Moursy", "Hao Zou", "Ramy Iskander", "Pierre Tisserand", "Dieu-My Ton", "Giuseppe Pasetti", "Ehrenfried Seebacher", "Alexander Steinmair", "Thomas Gneiting", "Heidrun Alius"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459318/", "OA papers": [{"PaperId": "https://openalex.org/W2346350805", "PaperTitle": "Towards Automatic Diagnosis of Minority Carriers Propagation Problems in HV/HT Automotive Smart Power ICs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"UMR 7606, LIP6, UPMC Univ Paris 06, Paris, France": 3.0, "Valeo (France)": 2.0, "AMS, Navacchio (PI), Italy": 1.0, "AMS (Austria)": 2.0, "AdMOS, Frickenhausen, Germany": 2.0}, "Authors": ["Yasser Moursy", "Hao Zou", "Ramy Iskander", "Pierre Tisserand", "Dieu-My Ton", "G. Pasetti", "E. Seebacher", "Alexander Steinmair", "Thomas Gneiting", "Heidrun Alius"]}, {"PaperId": "https://openalex.org/W4292957931", "PaperTitle": "Towards Automatic Diagnosis of Minority Carriers Propagation Problems in HV/HT Automotive Smart Power ICs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yasser Moursy", "Hao Zou", "Ramy Iskander", "Pierre Tisserand", "Dieu-My Ton", "G. Pasetti", "E. Seebacher", "Alexander Steinmair", "Thomas Gneiting", "Heidrun Alius"]}]}, {"DBLP title": "HPAZ: A high-throughput pipeline architecture of ZUC in hardware.", "DBLP authors": ["Zongbin Liu", "Qinglong Zhang", "Cunqing Ma", "Changting Li", "Jiwu Jing"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459319/", "OA papers": [{"PaperId": "https://openalex.org/W2346023863", "PaperTitle": "HPAZ: a High-throughput Pipeline Architecture of ZUC in Hardware", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Data Assurance and Communication Security": 5.0}, "Authors": ["Zongbin Liu", "Qinglong Zhang", "Cunqing Ma", "Changting Li", "Jiwu Jing"]}, {"PaperId": "https://openalex.org/W2949217884", "PaperTitle": "HPAZ: a High-throughput Pipeline Architecture of ZUC in Hardware.", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 1.0}, "Authors": ["Zongbin Liu", "Nong Gao", "Jiwu Jing", "Peng Liu"]}]}, {"DBLP title": "Towards a highly reliable SRAM-based PUFs.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Paolo Prinetto"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459320/", "OA papers": [{"PaperId": "https://openalex.org/W2346824758", "PaperTitle": "Towards a Highly Reliable SRAM-based PUFs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Elena I. Vatajelu", "Giorgio Di Natale", "Paolo Prinetto"]}]}, {"DBLP title": "Current based PUF exploiting random variations in SRAM cells.", "DBLP authors": ["Fengchao Zhang", "Shuo Yang", "Jim Plusquellic", "Swarup Bhunia"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459321/", "OA papers": [{"PaperId": "https://openalex.org/W2345666964", "PaperTitle": "Current based PUF Exploiting Random Variations in SRAM Cells", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Florida": 3.0, "University of New Mexico": 1.0}, "Authors": ["Fengchao Zhang", "Shuo Yang", "Jim Plusquellic", "Swarup Bhunia"]}]}, {"DBLP title": "Behavioral modeling of timing slack variation in digital circuits due to power supply noise.", "DBLP authors": ["Taesik Na", "Saibal Mukhopadhyay"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459322/", "OA papers": [{"PaperId": "https://openalex.org/W2345718979", "PaperTitle": "Behavioral Modeling of Timing Slack Variation in Digital Circuits Due to Power Supply Noise", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Taesik Na", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Lossless compression algorithm based on dictionary coding for multiple e-beam direct write system.", "DBLP authors": ["Pei-Chun Lin", "Yu-Hsuan Pai", "Yu-Hsiang Chiu", "Shao-Yuan Fang", "Charlie Chung-Ping Chen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459323/", "OA papers": [{"PaperId": "https://openalex.org/W2346554365", "PaperTitle": "Lossless Compression Algorithm Based on Dictionary Coding for Multiple E-Beam Direct Write System", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 4.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Pei-Chun Lin", "Yu-Hsuan Pai", "Yu-Hsiang Bosco Chiu", "Shao-Yuan Fang", "Charlie C. Chen"]}]}, {"DBLP title": "PhoNoCMap: An application mapping tool for photonic networks-on-chip.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459324/", "OA papers": [{"PaperId": "https://openalex.org/W2345447241", "PaperTitle": "PhoNoCMap: an Application Mapping Tool for Photonic Networks-on-Chip", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Naples Federico II": 2.0}, "Authors": ["Edoardo Fusella", "Alessandro Cilardo"]}]}, {"DBLP title": "Design of an efficient ready queue for earliest-deadline-first (EDF) scheduler.", "DBLP authors": ["Risat Mahmud Pathan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459325/", "OA papers": [{"PaperId": "https://openalex.org/W2346731995", "PaperTitle": "Design of an Efficient Ready Queue for Earliest-Deadline-First (EDF) Scheduler", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chalmers University of Technology": 1.0}, "Authors": ["Risat Mahmud Pathan"]}]}, {"DBLP title": "RT level timing modeling for aging prediction.", "DBLP authors": ["Nils Koppaetzky", "Malte Metzdorf", "Reef Eilers", "Domenik Helms", "Wolfgang Nebel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459326/", "OA papers": [{"PaperId": "https://openalex.org/W2346245685", "PaperTitle": "RT Level Timing Modeling for Aging Prediction", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 4.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Nils Koppaetzky", "Malte Metzdorf", "Reef Eilers", "Domenik Helms", "Wolfgang Nebel"]}]}, {"DBLP title": "Fast time-domain simulation for reliable fault detection.", "DBLP authors": ["Bratislav Tasic", "Jos J. Dohmen", "Rick Janssen", "E. Jan W. ter Maten", "Theo G. J. Beelen", "Roland Pulch"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459327/", "OA papers": [{"PaperId": "https://openalex.org/W2808846839", "PaperTitle": "Fast time-domain simulation for reliable fault detection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Bratislav Tasi\u0107", "J.J. Dohmen", "Rick Janssen", "E.J.W. ter Maten", "Theo P. M. Beelen", "Roland Pulch"]}, {"PaperId": "https://openalex.org/W2347007445", "PaperTitle": "Fast Time-Domain Simulation for Reliable Fault Detection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Netherlands)": 3.0, "University of Wuppertal": 1.0, "Eindhoven University of Technology": 1.0, "University of Greifswald": 1.0}, "Authors": ["Bratislav Tasi\u0107", "J.J. Dohmen", "Rick Janssen", "E. Jan W. ter Maten", "Theo P. M. Beelen", "Roland Pulch"]}]}, {"DBLP title": "Holistic coupled field and circuit simulation.", "DBLP authors": ["Wim Schoenmaker", "Peter Meuris", "Christian Strohm", "Caren Tischendorf"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459328/", "OA papers": [{"PaperId": "https://openalex.org/W2346084210", "PaperTitle": "Holistic Coupled Field and Circuit Simulation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Magwel (Belgium)": 2.0, "Humboldt-Universit\u00e4t zu Berlin": 2.0}, "Authors": ["Wim Schoenmaker", "Peter Meuris", "Christian Strohm", "Caren Tischendorf"]}]}, {"DBLP title": "Model Order Reduction for nanoelectronics coupled problems with many inputs.", "DBLP authors": ["Nicodemus Banagaaya", "Lihong Feng", "Wim Schoenmaker", "Peter Meuris", "Aarnout Wieers", "Renaud Gillon", "Peter Benner"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459329/", "OA papers": [{"PaperId": "https://openalex.org/W2346560410", "PaperTitle": "Model Order Reduction for Nanoelectronics Coupled Problems with Many Inputs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Max Planck Institute for Dynamics of Complex Technical Systems": 3.0, "Magwel (Belgium)": 2.0, "ON Semiconductor (Belgium)": 2.0}, "Authors": ["Nicodemus Banagaaya", "Lei Feng", "Wim Schoenmaker", "Peter Meuris", "Aarnout Wieers", "Raanan Gillon", "Peter Benner"]}]}, {"DBLP title": "Shape optimization of a power MOS device under uncertainties.", "DBLP authors": ["Piotr Putek", "Peter Meuris", "Roland Pulch", "E. Jan W. ter Maten", "Michael Gunther", "Wim Schoenmaker", "Frederik Deleu", "Aarnout Wieers"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459330/", "OA papers": [{"PaperId": "https://openalex.org/W2345473591", "PaperTitle": "Shape Optimization of a Power MOS Device Under Uncertainties", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wuppertal": 3.0, "Magwel (Belgium)": 2.0, "University of Greifswald": 1.0, "ON Semiconductor (Belgium)": 2.0}, "Authors": ["Piotr Putek", "Peter Meuris", "Roland Pulch", "E. Jan W. ter Maten", "Michael F. Gunther", "Wim Schoenmaker", "Frederik Deleu", "Aarnout Wieers"]}]}, {"DBLP title": "Practical evaluation of code injection in encrypted firmware updates.", "DBLP authors": ["Oscar M. Guillen", "Dawin Schmidt", "Georg Sigl"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459331/", "OA papers": [{"PaperId": "https://openalex.org/W2346708451", "PaperTitle": "Practical Evaluation of Code Injection in Encrypted Firmware Updates", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Munich": 2.0, "Ludwig-Maximilians-Universit\u00e4t M\u00fcnchen": 1.0}, "Authors": ["Oscar M. Guillen", "Dawin Schmidt", "Georg Sigl"]}]}, {"DBLP title": "Integration of ROP/JOP monitoring IPs in an ARM-based SoC.", "DBLP authors": ["Yongje Lee", "Jinyong Lee", "Ingoo Heo", "Dongil Hwang", "Yunheung Paek"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459332/", "OA papers": [{"PaperId": "https://openalex.org/W2346983457", "PaperTitle": "Integration of ROP/JOP Monitoring IPs in an ARM-based SoC", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Yongje Lee", "Jin-Yong Lee", "Ingoo Heo", "Dong-il Hwang", "Yunheung Paek"]}]}, {"DBLP title": "Verifying information flow properties of firmware using symbolic execution.", "DBLP authors": ["Pramod Subramanyan", "Sharad Malik", "Hareesh Khattri", "Abhranil Maiti", "Jason M. Fung"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459333/", "OA papers": [{"PaperId": "https://openalex.org/W2347205253", "PaperTitle": "Verifying Information Flow Properties of Firmware using Symbolic Execution", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Princeton University": 2.0, "Intel (United States)": 3.0}, "Authors": ["Pramod Subramanyan", "Sharad Malik", "Hareesh Khattri", "Abhranil Maiti", "Jason M. Fung"]}]}, {"DBLP title": "Low-overhead adaptive constrast enhancement and power reduction for OLEDs.", "DBLP authors": ["Daniele Jahier Pagliari", "Massimo Poncino", "Enrico Macii"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459334/", "OA papers": [{"PaperId": "https://openalex.org/W2345453105", "PaperTitle": "Low-Overhead Adaptive Constrast Enhancement and Power Reduction for OLEDs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Daniele Jahier Pagliari", "Massimo Poncino", "Enrico Macii"]}]}, {"DBLP title": "Dynamic energy burst scaling for transiently powered systems.", "DBLP authors": ["Andres Gomez", "Lukas Sigrist", "Michele Magno", "Luca Benini", "Lothar Thiele"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459335/", "OA papers": [{"PaperId": "https://openalex.org/W2345609443", "PaperTitle": "Dynamic Energy Burst Scaling for Transiently Powered Systems", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ETH Zurich": 5.0}, "Authors": ["Andres Gomez", "Lukas Sigrist", "Michele Magno", "Luca Benini", "Lothar Thiele"]}]}, {"DBLP title": "Low-power multichannel spectro-temporal feature extraction circuit for audio pattern wake-up.", "DBLP authors": ["Dinko Oletic", "Vedran Bilas", "Michele Magno", "Norbert Felber", "Luca Benini"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459336/", "OA papers": [{"PaperId": "https://openalex.org/W2345759121", "PaperTitle": "Low-power Multichannel Spectro-temporal Feature Extraction Circuit for Audio Pattern Wake-up", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Zagreb": 2.0, "ETH Zurich": 3.0}, "Authors": ["Dinko Oletic", "Vedran Bilas", "Michele Magno", "Norbert Felber", "Luca Benini"]}]}, {"DBLP title": "3T-TFET bitcell based TFET-CMOS hybrid SRAM design for Ultra-Low Power applications.", "DBLP authors": ["Navneet Gupta", "Adam Makosiej", "Andrei Vladimirescu", "Amara Amara", "Costin Anghel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459337/", "OA papers": [{"PaperId": "https://openalex.org/W2347174824", "PaperTitle": "3T-TFET bitcell based TFET-CMOS Hybrid SRAM design for Ultra-Low Power Applications", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris": 3.333333333333333, "Atomic Energy and Alternative Energies Commission": 0.8333333333333333, "CEA LETI": 0.8333333333333333}, "Authors": ["Navneet Gupta", "Adam Makosiej", "Andrei Vladimirescu", "Amara Amara", "Costin Anghel"]}, {"PaperId": "https://openalex.org/W4299783115", "PaperTitle": "3T-TFET bitcell based TFET-CMOS hybrid SRAM design for Ultra-Low Power applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Laboratoire d'Informatique, Signal et Image, Electronique et T\u00e9l\u00e9communication": 3.0, "Atomic Energy and Alternative Energies Commission": 1.0, "MINARC": 1.0}, "Authors": ["Navneet Gupta", "Adam Makosiej", "Andrei Vladimirescu", "Amara Amara", "Costin Anghel"]}]}, {"DBLP title": "Design of latches and flip-flops using emerging tunneling devices.", "DBLP authors": ["Xunzhao Yin", "Behnam Sedighi", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459338/", "OA papers": [{"PaperId": "https://openalex.org/W2346591187", "PaperTitle": "Design of Latches and Flip-Flops using Emerging Tunneling Devices", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Notre Dame": 4.0}, "Authors": ["Xunzhao Yin", "Behnam Sedighi", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "MASC: Ultra-low energy multiple-access single-charge TCAM for approximate computing.", "DBLP authors": ["Mohsen Imani", "Shruti Patil", "Tajana Simunic Rosing"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459339/", "OA papers": [{"PaperId": "https://openalex.org/W2346297475", "PaperTitle": "MASC: Ultra-Low Energy Multiple-Access Single-Charge TCAM for Approximate Computing", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mohsen Imani", "Shruti Patil", "Tajana Rosing"]}]}, {"DBLP title": "Distributed fair scheduling for many-cores.", "DBLP authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459340/", "OA papers": [{"PaperId": "https://openalex.org/W2345912831", "PaperTitle": "Distributed Fair Scheduling for Many-Cores", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "National University of Singapore": 2.0}, "Authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"]}]}, {"DBLP title": "Keep it slow and in time: Online DVFS with hard real-time workloads.", "DBLP authors": ["Kai Lampka", "Bj\u00f6rn Forsberg"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459341/", "OA papers": [{"PaperId": "https://openalex.org/W2340576516", "PaperTitle": "Keep It Slow and in Time: Online DVFS with Hard Real-Time Workloads", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Uppsala University": 1.0, "Informa (Sweden)": 1.0}, "Authors": ["Kai Lampka", "Bj\u00f6rn O. Forsberg"]}]}, {"DBLP title": "Exploiting process variation for retention induced refresh minimization on flash memory.", "DBLP authors": ["Yejia Di", "Liang Shi", "Kaijie Wu", "Chun Jason Xue"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459342/", "OA papers": [{"PaperId": "https://openalex.org/W2345514967", "PaperTitle": "Exploiting Process Variation for Retention Induced Refresh Minimization on Flash Memory", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Chongqing University": 3.0, "City University of Hong Kong": 1.0}, "Authors": ["Yejia Di", "Liang Shi", "Kaijie Wu", "Chun Jason Xue"]}, {"PaperId": "https://openalex.org/W2567651238", "PaperTitle": "Exploiting Process Variation for Retention Induced Refresh Minimization on Flash Memory", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["\u77f3\u4eae"]}]}, {"DBLP title": "Accurate synthesis of integrated RF passive components using surrogate models.", "DBLP authors": ["F\u00e1bio Passos", "Reinier Gonzalez-Echevarria", "Elisenda Roca", "Rafael Castro-L\u00f3pez", "Francisco V. Fern\u00e1ndez"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459343/", "OA papers": [{"PaperId": "https://openalex.org/W2346823915", "PaperTitle": "Accurate Synthesis of Integrated RF Passive Components Using Surrogate Models", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seville Institute of Microelectronics": 2.5, "University of Seville": 2.5}, "Authors": ["F\u00e1bio Passos", "R. Gonzalez-Echevarria", "Eduard Roca", "Rafael Castro-Lopez", "Francisco V. Fern\u00e1ndez"]}]}, {"DBLP title": "Implementation and quality testing for compact models implemented in Verilog-A.", "DBLP authors": ["Anindya Mukherjee", "Andreas Pawlak", "Michael Schr\u00f6ter", "Didier C\u00e9li", "Zoltan Huszka"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459344/", "OA papers": [{"PaperId": "https://openalex.org/W2347096228", "PaperTitle": "Implementation and Quality Testing for Compact Models Implemented in Verilog-A", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEDIC, Technische Universit\u00e4t Dresden, 01062, Germany": 3.0, "STMicrolectronics, Crolles, France": 1.0, "AMS (Austria)": 1.0}, "Authors": ["Anindya Mukherjee", "Andreas Pawlak", "Michael Schroter", "Didier Celi", "Zoltan Huszka"]}]}, {"DBLP title": "Multi-harmonic nonlinear modeling of low-power PWM DC-DC converters operating in CCM and DCM.", "DBLP authors": ["Ya Wang", "Di Gao", "Dani A. Tannir", "Peng Li"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459345/", "OA papers": [{"PaperId": "https://openalex.org/W2346595158", "PaperTitle": "Multi-Harmonic Nonlinear Modeling of Low-power PWM DC-DC Converters Operating in CCM and DCM", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 3.0, "Lebanese American University": 1.0}, "Authors": ["Ya Xing Wang", "Di Gao", "Dani Tannir", "Peng Li"]}]}, {"DBLP title": "Availability and interpretability of optimal control for criticality estimation in vehicle active safety.", "DBLP authors": ["Stephan Herrmann", "Wolfgang Utschick"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459346/", "OA papers": [{"PaperId": "https://openalex.org/W2346127461", "PaperTitle": "Availability and Interpretability of Optimal Control for Criticality Estimation in Vehicle Active Safety", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Stephan Herrmann", "Wolfgang Utschick"]}]}, {"DBLP title": "Fading memory effects in a memristor for Cellular Nanoscale Network applications.", "DBLP authors": ["Alon Ascoli", "Ronald Tetzlaff", "Leon O. Chua", "John Paul Strachan", "R. Stanley Williams"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459347/", "OA papers": [{"PaperId": "https://openalex.org/W2346674044", "PaperTitle": "Fading Memory Effects in a Memristor for Cellular Nanoscale Network Applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut f\u00fcr Grundlagen der Elektrotechnik und Elektronik, TUD, Dresden, Germany": 2.0, "University of California, Berkeley": 1.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Alon Ascoli", "Ronald Tetzlaff", "Leon O. Chua", "J. D. Strachan", "Roger Williams"]}]}, {"DBLP title": "The Programmable Logic-in-Memory (PLiM) computer.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Anne Siemon", "Eike Linn", "Rainer Waser", "Anupam Chattopadhyay", "Giovanni De Micheli"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459349/", "OA papers": [{"PaperId": "https://openalex.org/W2345622364", "PaperTitle": "The Programmable Logic-in-Memory (PLiM) computer", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Utah": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "RWTH Aachen University": 3.0, "School of Computer Engineering, NTU Singapore.": 1.0}, "Authors": ["Pierre-Emmanuel Gaillardon", "Luca Amaru", "Anne Siemon", "Eike Linn", "Rainer Waser", "Anupam Chattopadhyay", "Giovanni De Micheli"]}, {"PaperId": "https://openalex.org/W2315794112", "PaperTitle": "The Programmable Logic-in-Memory (PLiM) Computer (Invited)", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "RWTH Aachen University": 3.0, "Nanyang Technological University": 1.0}, "Authors": ["Pierre-Emmanuel Gaillardon", "Luca Amaru", "Anne Siemon", "Eike Linn", "Rainer Waser", "Anupam Chattopadhyay", "Giovanni De Micheli"]}]}, {"DBLP title": "Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits.", "DBLP authors": ["Duo Liu", "Cunxi Yu", "Xiangyu Zhang", "Daniel E. Holcomb"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459350/", "OA papers": [{"PaperId": "https://openalex.org/W2347054447", "PaperTitle": "Oracle-Guided Incremental SAT Solving to Reverse Engineer Camouflaged Logic Circuits", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Duo Liu", "Cunxi Yu", "Xiangyu Zhang", "Daniel Holcomb"]}]}, {"DBLP title": "A fully-digital EM pulse detector.", "DBLP authors": ["David El-Baze", "Jean-Baptiste Rigaud", "Philippe Maurine"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459351/", "OA papers": [{"PaperId": "https://openalex.org/W2274485941", "PaperTitle": "A Fully-Digital EM Pulse Detector", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Mines Saint-\u00c9tienne": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["David El-Baze", "Jean-Baptiste Rigaud", "Philippe Maurine"]}]}, {"DBLP title": "On the development of a new countermeasure based on a laser attack RTL fault model.", "DBLP authors": ["Charalampos Ananiadis", "Athanasios Papadimitriou", "David H\u00e9ly", "Vincent Beroulle", "Paolo Maistri", "R\u00e9gis Leveugle"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459352/", "OA papers": [{"PaperId": "https://openalex.org/W2346748018", "PaperTitle": "On the Development of a New Countermeasure Based on a Laser Attack RTL Fault Model", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes": 4.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0}, "Authors": ["Charalampos Ananiadis", "Athanasios Papadimitriou", "David Hely", "Vincent Beroulle", "Paolo Maistri", "Regis Leveugle"]}]}, {"DBLP title": "Multi-story power distribution networks for GPUs.", "DBLP authors": ["Qixiang Zhang", "Liangzhen Lai", "Mark Gottscho", "Puneet Gupta"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459353/", "OA papers": [{"PaperId": "https://openalex.org/W2346190054", "PaperTitle": "Multi-Story Power Distribution Networks for GPUs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Zhejiang University": 1.0, "University of California, Los Angeles": 3.0}, "Authors": ["Qixiang Zhang", "Liangzhen Lai", "Mark Gottscho", "Puneet Gupta"]}]}, {"DBLP title": "Energy-efficient cache memories using a dual-Vt 4T SRAM cell with read-assist techniques.", "DBLP authors": ["Alireza Shafaei", "Massoud Pedram"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459354/", "OA papers": [{"PaperId": "https://openalex.org/W2346579226", "PaperTitle": "Energy-Efficient Cache Memories using a Dual-Vt 4T SRAM Cell with Read-Assist Techniques", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Alireza Shafaei", "Massoud Pedram"]}]}, {"DBLP title": "Learning-based dynamic reliability management for dark silicon processor considering EM effects.", "DBLP authors": ["Taeyoung Kim", "Xin Huang", "Hai-Bao Chen", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459355/", "OA papers": [{"PaperId": "https://openalex.org/W2347205803", "PaperTitle": "Learning-Based Dynamic Reliability Management For Dark Silicon Processor Considering EM Effects", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Riverside": 3.0, "Shanghai Jiao Tong University": 1.0, "Mentor Graphics Corporation, Fremont, CA 94538, USA.": 1.0}, "Authors": ["TaeYoung Kim", "Xin Huang", "Hai-Bao Chen", "Valeriy Sukharev", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "MNSIM: Simulation platform for memristor-based neuromorphic computing system.", "DBLP authors": ["Lixue Xia", "Boxun Li", "Tianqi Tang", "Peng Gu", "Xiling Yin", "Wenqin Huangfu", "Pai-Yu Chen", "Shimeng Yu", "Yu Cao", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459356/", "OA papers": [{"PaperId": "https://openalex.org/W2736591611", "PaperTitle": "MNSIM: Simulation Platform for Memristor-based Neuromorphic Computing System", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Tsinghua University": 5.0, "University of California, Santa Barbara": 2.0, "Arizona State University": 3.0}, "Authors": ["Lixue Xia", "Boxun Li", "Tianqi Tang", "Peng Gu", "Pai-Yu Chen", "Shimeng Yu", "Yu Cao", "Yu Wang", "Yuan Xie", "Huazhong Yang"]}, {"PaperId": "https://openalex.org/W2346143906", "PaperTitle": "MNSIM: Simulation Platform for Memristor-based Neuromorphic Computing System", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Tsinghua University": 8.0, "Arizona State University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Lixue Xia", "Boxun Li", "Tianqi Tang", "Peng Gu", "Xiling Yin", "Wenqin Huangfu", "Pai-Yu Chen", "Shimeng Yu", "Yu Cao", "Yu Wang", "Yuan Xie", "Huazhong Yang"]}]}, {"DBLP title": "Conditional Deep Learning for energy-efficient and enhanced pattern recognition.", "DBLP authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Kaushik Roy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459357/", "OA papers": [{"PaperId": "https://openalex.org/W2267244539", "PaperTitle": "Conditional Deep Learning for Energy-Efficient and Enhanced Pattern Recognition", "Year": 2016, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, USA#TAB#": 3.0}, "Authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Kaushik Roy"]}, {"PaperId": "https://openalex.org/W2952183644", "PaperTitle": "Conditional Deep Learning for Energy-Efficient and Enhanced Pattern Recognition", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Kaushik Roy"]}, {"PaperId": "https://openalex.org/W4300771177", "PaperTitle": "Conditional Deep Learning for Energy-Efficient and Enhanced Pattern\n  Recognition", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Kaushik Roy"]}]}, {"DBLP title": "Probabilistic Error Models for machine learning kernels implemented on stochastic nanoscale fabrics.", "DBLP authors": ["Sai Zhang", "Naresh R. Shanbhag"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459358/", "OA papers": [{"PaperId": "https://openalex.org/W2346708235", "PaperTitle": "Probabilistic Error Models for Machine Learning Kernels Implemented on Stochastic Nanoscale Fabrics", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Sai Zhang", "Naresh R. Shanbhag"]}]}, {"DBLP title": "A new parallel SystemC kernel leveraging manycore architectures.", "DBLP authors": ["Nicolas Ventroux", "Tanguy Sassolas"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459359/", "OA papers": [{"PaperId": "https://openalex.org/W2346345466", "PaperTitle": "A New Parallel SystemC Kernel Leveraging Manycore Architectures", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"CEA, LIST, Computing and Design Environment Laboratory, 91191 Gif-sur-Yvette CEDEX, France": 2.0}, "Authors": ["Nicolas Ventroux", "Tanguy Sassolas"]}]}, {"DBLP title": "SystemC-link: Parallel SystemC simulation using time-decoupled segments.", "DBLP authors": ["Jan Henrik Weinstock", "Rainer Leupers", "Gerd Ascheid", "Dietmar Petras", "Andreas Hoffmann"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459360/", "OA papers": [{"PaperId": "https://openalex.org/W2346256938", "PaperTitle": "SystemC-Link: Parallel SystemC Simulation using Time-Decoupled Segments", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"RWTH Aachen University": 3.0, "Synopsys GmbH, Aachen, Germany#TAB#": 2.0}, "Authors": ["Jan Henrik Weinstock", "Rainer Leupers", "Gerd Ascheid", "Dietmar Petras", "Andreas Hoffmann"]}]}, {"DBLP title": "Orthogonal signal modeling and operational computation of AMS circuits for fast and accurate system simulation.", "DBLP authors": ["Leandro Gil", "Martin Radetzki"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459361/", "OA papers": [{"PaperId": "https://openalex.org/W2346199645", "PaperTitle": "Orthogonal Signal Modeling and Operational Computation of AMS Circuits for Fast and Accurate System Simulation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Embedded Systems Department, University Stuttgart, Pfaffenwaldring 5b, D-70569, Germany]": 2.0}, "Authors": ["Leandro Gil", "Martin Radetzki"]}]}, {"DBLP title": "Built-in test of millimeter-Wave circuits based on non-intrusive sensors.", "DBLP authors": ["Athanasios Dimakos", "Haralampos-G. D. Stratigopoulos", "Alexandre Siligaris", "Salvador Mir", "Emeric de Foucauld"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459362/", "OA papers": [{"PaperId": "https://openalex.org/W2347050280", "PaperTitle": "Built-in Test of Millimeter-Wave Circuits Based on Non-Intrusive Sensors", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Athanasios Dimakos", "Haralampos-G. Stratigopoulos", "Alexandre Siligaris", "Salvador Mir", "Emeric de Foucauld"]}, {"PaperId": "https://openalex.org/W4300170865", "PaperTitle": "Built-in test of millimeter-wave circuits based on non-intrusive sensors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0, "Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques": 1.0, "Atomic Energy and Alternative Energies Commission": 2.0}, "Authors": ["Athanasios Dimakos", "Haralampos-G. Stratigopoulos", "Alexandre Siligaris", "Salvador Mir", "Emeric de Foucauld"]}]}, {"DBLP title": "Adaptive delay monitoring for wide voltage-range operation.", "DBLP authors": ["Jongho Kim", "Gunhee Lee", "Kiyoung Choi", "Yonghwan Kim", "Wook Kim", "Kyung Tae Do", "Jung Yun Choi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459363/", "OA papers": [{"PaperId": "https://openalex.org/W2345774767", "PaperTitle": "Adaptive Delay Monitoring for Wide Voltage-Range Operation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 3.0, "Samsung (South Korea)": 4.0}, "Authors": ["Jong-Ho Kim", "Gunhee Lee", "Kiyoung Choi", "Yonghwan Kim", "Wook Kim", "Kyung-Tae Do", "Jungyun Choi"]}]}, {"DBLP title": "Analytical design optimization of sub-ranging ADC based on stochastic comparator.", "DBLP authors": ["Md. Maruf Hossain", "Tetsuya Iizuka", "Toru Nakura", "Kunihiro Asada"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459364/", "OA papers": [{"PaperId": "https://openalex.org/W2345646207", "PaperTitle": "Analytical Design Optimization of Sub-ranging ADC Based on Stochastic Comparator", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 2.0, "Takeda (Japan)": 2.0}, "Authors": ["Md. Maruf Hossain", "Tetsuya Iizuka", "Toru Nakura", "Kunihiro Asada"]}]}, {"DBLP title": "Analyzing the impact of injected sensor data on an Advanced Driver Assistance System using the OP2TIMUS prototyping platform.", "DBLP authors": ["Alexander St\u00fchring", "G\u00fcnter Ehmen", "Sibylle B. Fr\u00f6schle"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459365/", "OA papers": []}, {"DBLP title": "Hardware Trojans in incompletely specified on-chip bus systems.", "DBLP authors": ["Nicole Fern", "Ismail San", "\u00c7etin Kaya Ko\u00e7", "Kwang-Ting Cheng"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459366/", "OA papers": [{"PaperId": "https://openalex.org/W2346828776", "PaperTitle": "Hardware Trojans in Incompletely Specified On-chip Bus Systems", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Nicole Fern", "Ismail San", "\u00c7etin Kaya Ko\u00e7", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Workload-aware power optimization strategy for asymmetric multiprocessors.", "DBLP authors": ["Emanuele Del Sozzo", "Gianluca C. Durelli", "E. M. G. Trainiti", "Antonio Miele", "Marco D. Santambrogio", "Cristiana Bolchini"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459367/", "OA papers": [{"PaperId": "https://openalex.org/W2346924214", "PaperTitle": "Workload-aware Power Optimization Strategy for Asymmetric Multiprocessors", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 6.0}, "Authors": ["Emanuele Del Sozzo", "Gianluca Durelli", "E. M. G. Trainiti", "Antonio Miele", "Marco D. Santambrogio", "Cristiana Bolchini"]}]}, {"DBLP title": "The slowdown or race-to-idle question: Workload-aware energy optimization of SMT multicore platforms under process variation.", "DBLP authors": ["Anup Das", "Geoff V. Merrett", "Bashir M. Al-Hashimi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459368/", "OA papers": [{"PaperId": "https://openalex.org/W2194829090", "PaperTitle": "The slowdown or race-to-idle question: Workload-aware energy optimization of SMT multicore platforms under process variation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Anup Das", "Geoff V. Merrett", "Bashir M. Al-Hashimi"]}, {"PaperId": "https://openalex.org/W4244360421", "PaperTitle": "The Slowdown or Race-to-idle Question: Workload-Aware Energy Optimization of SMT Multicore Platforms under Process Variation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Anup Das", "Geoff V. Merrett", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Towards general purpose computations on low-end mobile GPUs.", "DBLP authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459369/", "OA papers": [{"PaperId": "https://openalex.org/W2346261419", "PaperTitle": "Towards General Purpose Computations on Low-End Mobile GPUs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.5, "Barcelona Supercomputing Center": 0.5}, "Authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"]}]}, {"DBLP title": "Estimating delay differences of arbiter PUFs using silicon data.", "DBLP authors": ["S. V. Sandeep Avvaru", "Chen Zhou", "Saroj Satapathy", "Yingjie Lao", "Chris H. Kim", "Keshab K. Parhi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459370/", "OA papers": [{"PaperId": "https://openalex.org/W2346507481", "PaperTitle": "Estimating Delay Differences of Arbiter PUFs Using Silicon Data", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Minnesota": 6.0}, "Authors": ["Satya Venkata Sandeep Avvaru", "Chen Zhou", "Saroj Satapathy", "Yingjie Lao", "Chris H. Kim", "Keshab K. Parhi"]}]}, {"DBLP title": "On the use of Forward Body Biasing to decrease the repeatability of laser-induced faults.", "DBLP authors": ["Marc Lacruche", "Noemie Beringuier-Boher", "Jean-Max Dutertre", "Jean-Baptiste Rigaud", "Edith Kussener"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459371/", "OA papers": [{"PaperId": "https://openalex.org/W2346224592", "PaperTitle": "On the Use of Forward Body Biasing to Decrease the Repeatability of Laser-Induced Faults", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Mines Saint-\u00c9tienne": 4.0, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 1.0}, "Authors": ["Marc Lacruche", "Noemie Beringuier-Boher", "Jean-Max Dutertre", "Jean-Baptiste Rigaud", "Edith Kussener"]}]}, {"DBLP title": "Sequential analysis driven reset optimization to improve power, area and routability.", "DBLP authors": ["Srihari Yechangunja", "Raj Shekhar", "Mohit Kumar", "Nikhil Tripathi", "Abhishek Mittal", "Abhishek Ranjan", "Jianfeng Liu", "Minyoung Mo", "Kyung Tae Do", "Jung Yun Choi", "SungHo Park"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459372/", "OA papers": []}, {"DBLP title": "Efficient global optimization of MEMS based on surrogate model assisted evolutionary algorithm.", "DBLP authors": ["Bo Liu", "Anna Nikolaeva"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459373/", "OA papers": [{"PaperId": "https://openalex.org/W2347167331", "PaperTitle": "Efficient Global Optimization of MEMS Based on Surrogate Model Assisted Evolutionary Algorithm", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Glyndwr University": 1.0, "Bauman Moscow State Technical University": 1.0}, "Authors": ["Bo Liu", "Anna Nikolaeva"]}]}, {"DBLP title": "Efficient monitoring of loose-ordering properties for SystemC/TLM.", "DBLP authors": ["Yuliia Romenska", "Florence Maraninchi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459374/", "OA papers": [{"PaperId": "https://openalex.org/W4299291914", "PaperTitle": "Efficient Monitoring of Loose-Ordering Properties for SystemC/TLM", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Verimag": 2.0}, "Authors": ["Yuliia Romenska", "Florence Maraninchi"]}, {"PaperId": "https://openalex.org/W2274065659", "PaperTitle": "Efficient Monitoring of Loose-Ordering Properties for SystemC/TLM", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Verimag": 2.0}, "Authors": ["Yuliia Romenska", "Florence Maraninchi"]}]}, {"DBLP title": "Testable design of repeaterless low swing on-chip interconnect.", "DBLP authors": ["K. Naveen", "Dinesh Kumar Sharma"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459375/", "OA papers": [{"PaperId": "https://openalex.org/W2949307060", "PaperTitle": "Testable Design of Repeaterless Low Swing On-Chip Interconnect", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Naveen Kadayinti", "Dinesh K. Sharma"]}, {"PaperId": "https://openalex.org/W4301458415", "PaperTitle": "Testable Design of Repeaterless Low Swing On-Chip Interconnect", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Naveen Kadayinti", "Sharma, Dinesh K."]}, {"PaperId": "https://openalex.org/W2275849894", "PaperTitle": "Testable Design of Repeaterless Low Swing On-Chip Interconnect", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["Naveen K", "Dinesh K. Sharma"]}]}, {"DBLP title": "All-digital hybrid-control buck converter for Integrated Voltage Regulator applications.", "DBLP authors": ["Ta-Tung Yen", "Bin Yu", "Visvesh S. Sathe"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459376/", "OA papers": [{"PaperId": "https://openalex.org/W2346620912", "PaperTitle": "All-digital Hybrid-control Buck Converter for Integrated Voltage Regulator Applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Washington": 3.0}, "Authors": ["Ta-Tung Yen", "Bin Yu", "Visvesh S. Sathe"]}]}, {"DBLP title": "Panel: Looking backwards and forwards.", "DBLP authors": ["Marco Casale-Rossi", "Giovanni De Micheli", "Antun Domic", "Enrico Macii", "Domenico Rossi", "Joseph Sawicki"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459377/", "OA papers": [{"PaperId": "https://openalex.org/W2345712237", "PaperTitle": "Panel: Looking Backwards and Forwards", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 2.0, "EPFL (Switzerland)": 1.0, "Polytechnic University of Turin": 1.0, "STMicroelectronics (Italy)": 1.0, "Mentor Technologies": 1.0}, "Authors": ["Marco Casale-Rossi", "Giovanni De Micheli", "Antun Domic", "Enrico Macii", "Domenico Rossi", "Joe Sawicki"]}]}, {"DBLP title": "Aging-aware voltage scaling.", "DBLP authors": ["Victor M. van Santen", "Hussam Amrouch", "Narendra Parihar", "Souvik Mahapatra", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459378/", "OA papers": [{"PaperId": "https://openalex.org/W2346485801", "PaperTitle": "Aging-Aware Voltage Scaling", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Indian Institute of Technology Bombay": 2.0}, "Authors": ["Victor M. van Santen", "Hussam Amrouch", "Narendra Parihar", "Souvik Mahapatra", "Jorg Henkel"]}]}, {"DBLP title": "RECORD: Reducing register traffic for checkpointing in embedded processors.", "DBLP authors": ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459379/", "OA papers": [{"PaperId": "https://openalex.org/W2345502817", "PaperTitle": "RECORD: Reducing Register Traffic for Checkpointing in Embedded Processors", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"UNSW Sydney": 2.0, "Canon (Australia)": 1.0}, "Authors": ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"]}]}, {"DBLP title": "Error resilience and energy efficiency: An LDPC decoder design study.", "DBLP authors": ["Philipp Schl\u00e4fer", "Chu-Hsiang Huang", "Clayton Schoeny", "Christian Weis", "Yao Li", "Norbert Wehn", "Lara Dolecek"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459380/", "OA papers": [{"PaperId": "https://openalex.org/W2346815056", "PaperTitle": "Error Resilience and Energy Efficiency: An LDPC Decoder Design Study", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Kaiserslautern": 3.0, "University of California, Los Angeles": 3.0, "Akamai (United States)": 1.0}, "Authors": ["Philipp Schlafer", "Chu-Hsiang Huang", "Clayton Schoeny", "Christian Weis", "Yao Li", "Norbert Wehn", "Lara Dolecek"]}]}, {"DBLP title": "Runtime interval optimization and dependable performance for application-level checkpointing.", "DBLP authors": ["Apostolos Kokolis", "Alexandros Mavrogiannis", "Dimitrios Rodopoulos", "Christos Strydis", "Dimitrios Soudris"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459381/", "OA papers": [{"PaperId": "https://openalex.org/W2346107425", "PaperTitle": "Runtime Interval Optimization and Dependable Performance for Application-Level Checkpointing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"MicroLab-ECE-NTUA, Greece": 3.0, "CMU-USA": 1.0, "Erasmus MC": 1.0}, "Authors": ["Apostolos Kokolis", "Alexandros Mavrogiannis", "Dimitrios Rodopoulos", "Christos Strydis", "Dimitrios Soudris"]}]}, {"DBLP title": "A systematic approach to automated construction of power emulation models.", "DBLP authors": ["Benjamin A. Bj\u00f8rnseth", "Asbj\u00f8rn Djupdal", "Lasse Natvig"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459382/", "OA papers": [{"PaperId": "https://openalex.org/W2345608509", "PaperTitle": "A Systematic Approach to Automated Construction of Power Emulation Models", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Norwegian University of Science and Technology": 3.0}, "Authors": ["Benjamin A. Bjornseth", "Asbj\u00f8rn Djupdal", "Lasse Natvig"]}]}, {"DBLP title": "Automatic generation of power state machines through dynamic mining of temporal assertions.", "DBLP authors": ["Alessandro Danese", "Graziano Pravadelli", "Ivan Zandona"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459383/", "OA papers": [{"PaperId": "https://openalex.org/W2339638694", "PaperTitle": "Automatic Generation of Power State Machines through Dynamic Mining of Temporal Assertions", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Alessandro Danese", "Graziano Pravadelli", "Ivan Zandona"]}]}, {"DBLP title": "Approximation through logic isolation for the design of quality configurable circuits.", "DBLP authors": ["Shubham Jain", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459384/", "OA papers": [{"PaperId": "https://openalex.org/W2346021534", "PaperTitle": "Approximation through Logic Isolation for the Design of Quality Configurable Circuits", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, USA#TAB#": 3.0}, "Authors": ["Shubham Jain", "Swagath Venkataramani", "Anand Raghunathan"]}]}, {"DBLP title": "Architecture synthesis for cost-constrained fault-tolerant flow-based biochips.", "DBLP authors": ["Morten Chabert Eskesen", "Paul Pop", "Seetal Potluri"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459385/", "OA papers": [{"PaperId": "https://openalex.org/W2345389793", "PaperTitle": "Architecture Synthesis for Cost-Constrained Fault-Tolerant Flow-based Biochips", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Denmark": 3.0}, "Authors": ["Morten Eskesen", "Paul Pop", "Seetal Potluri"]}]}, {"DBLP title": "Sieve-valve-aware synthesis of flow-based microfluidic biochips considering specific biological execution limitations.", "DBLP authors": ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459386/", "OA papers": [{"PaperId": "https://openalex.org/W2345517693", "PaperTitle": "Sieve-valve-aware Synthesis of Flow-based Microfluidic Biochips Considering Specific Biological Execution Limitations", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Technical University of Munich": 4.0, "National Tsing Hua University": 1.0}, "Authors": ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"]}]}, {"DBLP title": "Integrated and real-time quantitative analysis using cyberphysical digital-microfluidic biochips.", "DBLP authors": ["Mohamed Ibrahim", "Krishnendu Chakrabarty", "Kristin Scott"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459387/", "OA papers": [{"PaperId": "https://openalex.org/W2346835354", "PaperTitle": "Integrated and Real-Time Quantitative Analysis Using Cyberphysical Digital-Microfluidic Biochips", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Duke University": 3.0}, "Authors": ["Ikhlas A. Khan", "Krishnendu Chakrabarty", "Kristin Scott"]}]}, {"DBLP title": "Self-triggered controllers and hard real-time guarantees.", "DBLP authors": ["Amir Aminifar", "Paulo Tabuada", "Petru Eles", "Zebo Peng"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459388/", "OA papers": [{"PaperId": "https://openalex.org/W2345744881", "PaperTitle": "Self-Triggered Controllers and Hard Real-Time Guarantees", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Link\u00f6ping University": 3.0, "University of California, Los Angeles": 1.0}, "Authors": ["Amir Aminifar", "Paulo Tabuada", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "A spatio-temporal fractal model for a CPS approach to brain-machine-body interfaces.", "DBLP authors": ["Yuankun Xue", "Saul Rodriguez", "Paul Bogdan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459389/", "OA papers": [{"PaperId": "https://openalex.org/W2345826817", "PaperTitle": "A Spatio-Temporal Fractal Model for a CPS Approach to Brain-Machine-Body Interfaces", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Yuankun Xue", "Saul Rodriguez", "Paul Bogdan"]}]}, {"DBLP title": "Modular code generation for emulating the electrical conduction system of the human heart.", "DBLP authors": ["Nathan Allen", "Sidharta Andalam", "Partha S. Roop", "Avinash Malik", "Mark Trew", "Nitish D. Patel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459390/", "OA papers": [{"PaperId": "https://openalex.org/W2346088499", "PaperTitle": "Modular Code Generation for Emulating the Electrical Conduction System of the Human Heart", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Auckland": 6.0}, "Authors": ["Nathan Allen", "Sidharta Andalam", "Partha S. Roop", "Avinash Malik", "Mark L. Trew", "Nitish Patel"]}]}, {"DBLP title": "Resource utilization and Quality-of-Control trade-off for a composable platform.", "DBLP authors": ["Juan Valencia", "E. P. van Horssen", "Dip Goswami", "W. P. M. H. Heemels", "Kees Goossens"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459391/", "OA papers": [{"PaperId": "https://openalex.org/W2347042013", "PaperTitle": "Resource Utilization and Quality-of-Control Trade-off for a Composable Platform", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Eindhoven University of Technology": 5.0}, "Authors": ["Juan Manuel Blancas Valencia", "E. P. van Horssen", "Dip Goswami", "Wpmh Maurice Heemels", "Kees Goossens"]}]}, {"DBLP title": "Inexact designs for approximate low power addition by cell replacement.", "DBLP authors": ["Haider A. F. Almurib", "T. Nandha Kumar", "Fabrizio Lombardi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459392/", "OA papers": [{"PaperId": "https://openalex.org/W2346541696", "PaperTitle": "Inexact Designs for Approximate Low Power Addition by Cell Replacement", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Nottingham Malaysia Campus": 2.0, "Northeastern University": 1.0}, "Authors": ["Haider A. F. Almurib", "T. K. Satish Kumar", "Fabrizio Lombardi"]}]}, {"DBLP title": "A general approach for highly defect tolerant Parallel Prefix Adder design.", "DBLP authors": ["Soumya Banerjee", "Wenjing Rao"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459393/", "OA papers": [{"PaperId": "https://openalex.org/W2346106325", "PaperTitle": "A General Approach for Highly Defect Tolerant Parallel Prefix Adder Design", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Soumya Banerjee", "Wenjing Rao"]}]}, {"DBLP title": "Inverters' self-checking monitors for reliable photovoltaic systems.", "DBLP authors": ["Martin Oma\u00f1a", "A. Fiore", "Cecilia Metra"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459394/", "OA papers": [{"PaperId": "https://openalex.org/W2346917693", "PaperTitle": "Inverters\u2019 Self-Checking Monitors for Reliable Photovoltaic Systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bologna": 3.0}, "Authors": ["Martin Omana", "Andrea Fiore", "Cecilia Metra"]}]}, {"DBLP title": "EUROSERVER: Share-anything scale-out micro-server design.", "DBLP authors": ["Manolis Marazakis", "John Goodacre", "Didier Fuin", "Paul M. Carpenter", "John Thomson", "Emil Mat\u00fas", "Antimo Bruno", "Per Stenstr\u00f6m", "J\u00e9r\u00f4me Martin", "Yves Durand", "Isabelle Dor"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459395/", "OA papers": [{"PaperId": "https://openalex.org/W2346654724", "PaperTitle": "EUROSERVER: Share-Anything Scale-Out Micro-Server Design", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"FORTH Institute of Electronic Structure and Laser": 1.0, "ARM (United Kingdom)": 1.0, "STM SA, Grenoble, France": 1.0, "Barcelona Supercomputing Center": 1.0, "ONAPP Ltd, Cambridge, UK": 1.0, "TU Dresden": 1.0, "European AIDS Treatment Network": 1.0, "Chalmers University of Technology": 1.0, "CEA Grenoble": 3.0}, "Authors": ["Manolis Marazakis", "John Goodacre", "Didier Fuin", "Paul A. Carpenter", "John W. Thomson", "Emil Matus", "Antimo Bruno", "Per Stenstr\u00f6m", "J\u00e9r\u00f4me Martin", "Yves Durand", "Isabelle Dor"]}]}, {"DBLP title": "Energy minimization at all layers of the data center: The ParaDIME project.", "DBLP authors": ["Oscar Palomar", "Santhosh Kumar Rethinagiri", "Gulay Yalcin", "J. Rub\u00e9n Titos Gil", "Pablo Prieto", "Emma Torrella", "Osman S. Unsal", "Adri\u00e1n Cristal", "Pascal Felber", "Anita Sobe", "Yaroslav Hayduk", "Mascha Kurpicz", "Christof Fetzer", "Thomas Knauth", "Malte Schneega\u00df", "Jens Struckmeier", "Dragomir Milojevic"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459396/", "OA papers": [{"PaperId": "https://openalex.org/W2345849883", "PaperTitle": "Energy Minimization at All Layers of the Data Center: The ParaDIME Project", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Birmingham\u2013Southern College": 8.0, "UniNe, Switzerland": 4.0, "TUD, Netherlands": 2.0, "Cloud&Heat, Germany": 2.0, "International Medical Equipment Collaborative": 1.0}, "Authors": ["Oscar Palomar", "Santhosh Kumar Rethinagiri", "Gulay Yalcin", "Ruben Titos-Gil", "Pablo Mart\u00edn Prieto", "Emma Torrella", "Osman Unsal", "Adrian Cristal", "Pascal Felber", "Anita Sobe", "Yaroslav Hayduk", "Mascha Kurpicz", "Christof Fetzer", "Thomas Knauth", "Malte Schneegass", "Jens Struckmeier", "Dragomir Milojevic"]}]}, {"DBLP title": "Rack-scale disaggregated cloud data centers: The dReDBox project vision.", "DBLP authors": ["Kostas Katrinis", "Dimitris Syrivelis", "Dionisios N. Pnevmatikatos", "Georgios Zervas", "Dimitris Theodoropoulos", "Iordanis Koutsopoulos", "K. Hasharoni", "Daniel Raho", "Christian Pinto", "Felix Espina", "Sergio L\u00f3pez-Buedo", "Qianqiao Chen", "Mario Nemirovsky", "Damian Roca", "H. Klos", "T. Berends"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459397/", "OA papers": [{"PaperId": "https://openalex.org/W2345506493", "PaperTitle": "Rack-scale Disaggregated Cloud Data Centers: The dReDBox Project Vision", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"IBM Research - Ireland": 1.0, "University of Thessaly": 1.0, "Technical University of Crete": 2.0, "University of Bristol": 2.0, "Athens University of Economics and Business": 1.0, "Compass-EOS, Israel": 1.0, "Virtual Open Systems (France)": 2.0, "NAUDIT HPCN, Spain": 2.0, "Barcelona Supercomputing Center": 2.0, "SINTECS, Netherlands": 2.0}, "Authors": ["Kostas Katrinis", "Dimitris Syrivelis", "Dionisios Pnevmatikatos", "Georgios Zervas", "Dimitris Theodoropoulos", "Iordanis Koutsopoulos", "Kobi Hasharoni", "Daniel Raho", "Carmine Pinto", "Felix Espina", "Sergio Lopez-Buedo", "Quark Y. Chen", "Mario Nemirovsky", "Damian Roca", "H. Klos", "T. Berends"]}]}, {"DBLP title": "ECOSCALE: Reconfigurable computing and runtime system for future exascale systems.", "DBLP authors": ["Iakovos Mavroidis", "Ioannis Papaefstathiou", "Luciano Lavagno", "Dimitrios S. Nikolopoulos", "Dirk Koch", "John Goodacre", "Ioannis Sourdis", "Vassilis Papaefstathiou", "Marcello Coppola", "Manuel Palomino"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459398/", "OA papers": [{"PaperId": "https://openalex.org/W4255138242", "PaperTitle": "ECOSCALE: Reconfigurable Computing and Runtime System for Future Exascale Systems", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Institute of Communication and Computer Systems": 1.0, "Synelixis (Greece)": 1.0, "Polytechnic University of Turin": 1.0, "Queen's University Belfast": 1.0, "University of Manchester": 2.0, "Chalmers University of Technology": 2.0, "STMicroelectronics (France)": 1.0, "Acciona (Spain)": 1.0}, "Authors": ["Iakovos Mavroidis", "Ioannis Papaefstathiou", "Luciano Lavagno", "Dimitrios S. Nikolopoulos", "Dirk Koch", "John Goodacre", "Ioannis Sourdis", "Vassilis Papaefstathiou", "Marcello Coppola", "Manuel Mor\u00f3n Palomino"]}, {"PaperId": "https://openalex.org/W2283501819", "PaperTitle": "ECOSCALE: Reconfigurable Computing and Runtime System  for Future Exascale Systems", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Communication and Computer Systems": 1.0, "Synelixis (Greece)": 1.0, "Polytechnic University of Turin": 1.0, "Queen's University Belfast": 1.0, "University of Manchester": 2.0, "Chalmers University of Technology": 2.0, "STMicroelectronics (France)": 1.0, "Acciona (Spain)": 1.0}, "Authors": ["Iakovos Mavroidis", "Ioannis Papaefstathiou", "Luciano Lavagno", "Dimitrios S. Nikolopoulos", "Dirk Koch", "John Goodacre", "Ioannis Sourdis", "Vassilis Papaefstathiou", "Marcello Coppola", "Manuel Mor\u00f3n Palomino"]}]}, {"DBLP title": "Enabling HPC for QoS-sensitive applications: The MANGO approach.", "DBLP authors": ["Jose Flich", "Giovanni Agosta", "Philipp Ampletzer", "David Atienza Alonso", "Carlo Brandolese", "Alessandro Cilardo", "William Fornaciari", "Ynse Hoornenborg", "Mario Kovac", "Bruno Maitre", "Giuseppe Massari", "Hrvoje Mlinaric", "Ermis Papastefanakis", "Fabrice Roudet", "Rafael Tornero", "Davide Zoni"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459399/", "OA papers": [{"PaperId": "https://openalex.org/W2346269601", "PaperTitle": "Enabling HPC for QoS-sensitive Applications: The MANGO Approach", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0, "Politecnico di Milano": 5.0, "Pro Design GmbH": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "Centro Regionale Information Communication Technology SCRL, Italy": 1.0, "Philips (Finland)": 1.0, "University of Zagreb": 2.0, "Thales (Australia)": 2.0, "Eaton (Taiwan)": 1.0}, "Authors": ["Jose Flich", "Giovanni Agosta", "Philipp Ampletzer", "David Alonso", "Carlo Brandolese", "Alessandro Cilardo", "William Fornaciari", "Ynse Hoornenborg", "Mario Kova\u010d", "Bruno Maitre", "Giuseppe Massari", "Hrvoje Mlinari\u0107", "Ermis Papastefanakis", "Fabrice Roudet", "Rafael Tornero", "Davide Zoni"]}]}, {"DBLP title": "Autotuning and adaptivity approach for energy efficient Exascale HPC systems: The ANTAREX approach.", "DBLP authors": ["Cristina Silvano", "Giovanni Agosta", "Andrea Bartolini", "Andrea Rosario Beccari", "Luca Benini", "Jo\u00e3o Bispo", "Radim Cmar", "Jo\u00e3o M. P. Cardoso", "Carlo Cavazzoni", "Jan Martinovic", "Gianluca Palermo", "Martin Palkovic", "Pedro Pinto", "Erven Rohou", "Nico Sanna", "Katerina Slaninov\u00e1"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459400/", "OA papers": [{"PaperId": "https://openalex.org/W2346163807", "PaperTitle": "AutoTuning and Adaptivity appRoach for Energy Efficient eXascale HPC Systems: The ANTAREX Approach", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 3.0, "Board of the Swiss Federal Institutes of Technology": 1.0, "ETH Zurich": 1.0, "Domp\u00e9 (Italy)": 1.0, "University of Porto": 3.0, "Sygic, Slovakia": 1.0, "Cineca": 2.0, "Technical University of Ostrava": 3.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Cristina Silvano", "Giovanni Agosta", "Andrea Bartolini", "Andrea R. Beccari", "Luca Benini", "Jo\u00e3o Bispo", "Radim Cmar", "Jo\u00e3o Lu\u00eds Cardoso", "Carlo Cavazzoni", "Jan Martinovi\u010d", "Gianluca Palermo", "Martin Palkovic", "Pedro Luiz Silva Pinto", "Erven Rohou", "Nico Sanna", "Kate\u0159ina Slaninov\u00e1"]}, {"PaperId": "https://openalex.org/W4372270673", "PaperTitle": "AutoTuning and Adaptivity appRoach for Energy efficient eXascale HPC systems: the ANTAREX Approach", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Silvano, Cristina", "Agosta, Giovanni", "Bartolini, Andrea", "Beccari, Andrea, ", "Benini, Luca", "Bispo, Jo\u00e3o", "Cmar, Radim", "Cardoso, Jo\u00e3o M. P.", "Cavazzoni, Carlo", "Martinovi\u010d, Jan", "Palermo, Gianluca", "Palkovi\u010d, Martin", "Pinto, Pedro", "Rohou, Erven", "Sanna, Nico", "Slaninov\u00e1, Kate\u0159ina"]}]}, {"DBLP title": "A digital processor architecture for combined EEG/EMG falling risk prediction.", "DBLP authors": ["Valerio F. Annese", "Marco Crepaldi", "Danilo Demarchi", "Daniela De Venuto"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459401/", "OA papers": [{"PaperId": "https://openalex.org/W2346237337", "PaperTitle": "A Digital Processor Architecture for Combined EEG/EMG Falling Risk Prediction", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Polytechnic University of Bari": 1.0, "Engineering (Italy)": 1.0, "Space (Italy)": 0.5, "Italian Institute of Technology": 0.5, "Polytechnic University of Turin": 1.0}, "Authors": ["V. F. Annese", "Monica Crepaldi", "Danilo Demarchi", "Daniela De Venuto"]}]}, {"DBLP title": "Distributed-neuron-network based machine learning on smart-gateway network towards real-time indoor data analytics.", "DBLP authors": ["Hantao Huang", "Yuehua Cai", "Hao Yu"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459402/", "OA papers": [{"PaperId": "https://openalex.org/W2346769154", "PaperTitle": "Distributed-neuron-network based Machine Learning on Smart-gateway Network Towards Real-time Indoor Data Analytics", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Hantao Huang", "Yuehua Cai", "Hao Yu"]}]}, {"DBLP title": "Touch-based system for beat-to-beat impedance cardiogram acquisition and hemodynamic parameters estimation.", "DBLP authors": ["Dionisije Sopic", "Srinivasan Murali", "Francisco J. Rinc\u00f3n", "David Atienza"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459403/", "OA papers": [{"PaperId": "https://openalex.org/W2341560328", "PaperTitle": "Touch-Based System for Beat-to-Beat Impedance Cardiogram Acquisition and Hemodynamic Parameters Estimation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Embedded Systems Lab. (ESL), EPFL, Switzerland": 3.0, "SmartCardia, Switzerland": 1.0}, "Authors": ["Dionisije Sopic", "Srinivasan Murali", "Francisco Rincon", "David Atienza"]}]}, {"DBLP title": "Quantifying the benefits of compressed sensing on a WBSN-based real-time biosignal monitor.", "DBLP authors": ["Daniele Bortolotti", "Bojan Milosevic", "Andrea Bartolini", "Elisabetta Farella", "Luca Benini"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459404/", "OA papers": [{"PaperId": "https://openalex.org/W2346690368", "PaperTitle": "Quantifying the Benefits of Compressed Sensing on a WBSN-based Real-Time Biosignal Monitor", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bologna": 3.0, "Fondazione Bruno Kessler": 2.0}, "Authors": ["Daniele C. E. Bortolotti", "Bojan Milosevic", "Andrea Bartolini", "Elisabetta Farella", "Luca Benini"]}]}, {"DBLP title": "System level synthesis for virtual memory enabled hardware threads.", "DBLP authors": ["Nicolas Estibals", "Ga\u00ebl Deest", "Ali Hassan El Moussawi", "Steven Derrien"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459405/", "OA papers": [{"PaperId": "https://openalex.org/W2345733324", "PaperTitle": "System Level Synthesis for Virtual Memory Enabled Hardware Threads", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0, "University of Rennes": 2.0}, "Authors": ["Nicolas Estibals", "Gael Deest", "Ali Moussawi", "Steven Derrien"]}, {"PaperId": "https://openalex.org/W4300208533", "PaperTitle": "System level synthesis for virtual memory enabled hardware threads", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources": 4.0}, "Authors": ["Nicolas Estibals", "Gael Deest", "Ali Hassan El-Moussawi", "Steven Derrien"]}]}, {"DBLP title": "Composable, parameterizable templates for high-level synthesis.", "DBLP authors": ["Janarbek Matai", "Dajung Lee", "Alric Althoff", "Ryan Kastner"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459406/", "OA papers": []}, {"DBLP title": "Leveraging power spectral density for scalable system-level accuracy evaluation.", "DBLP authors": ["Benjamin Barrois", "Karthick Parashar", "Olivier Sentieys"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459407/", "OA papers": [{"PaperId": "https://openalex.org/W2345441909", "PaperTitle": "Leveraging Power Spectral Density for Scalable System-Level Accuracy Evaluation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Benjamin Barrois", "Karthick Parashar", "Olivier Sentieys"]}, {"PaperId": "https://openalex.org/W4291694820", "PaperTitle": "Leveraging Power Spectral Density for Scalable System-Level Accuracy Evaluation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Benjamin Barrois", "Karthick Parashar", "Olivier Sentieys"]}]}, {"DBLP title": "Leader: Accelerating ReRAM-based main memory by leveraging access latency discrepancy in crossbar arrays.", "DBLP authors": ["Hang Zhang", "Nong Xiao", "Fang Liu", "Zhiguang Chen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459408/", "OA papers": [{"PaperId": "https://openalex.org/W2345946198", "PaperTitle": "Leader: Accelerating ReRAM-based Main Memory by Leveraging Access Latency Discrepancy in Crossbar Arrays", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Hang Zhang", "Nong Xiao", "Fang Liu", "Zhiguang Chen"]}]}, {"DBLP title": "Sliding Basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache.", "DBLP authors": ["Xue Wang", "Mengjie Mao", "Enes Eken", "Wujie Wen", "Hai Li", "Yiran Chen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459409/", "OA papers": [{"PaperId": "https://openalex.org/W2346203819", "PaperTitle": "Sliding Basket: An Adaptive ECC Scheme for Runtime Write Failure Suppression of STT-RAM Cache*", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 5.0, "Florida International University": 1.0}, "Authors": ["Xue Z. Wang", "Mengjie Mao", "Enes Eken", "Wujie Wen", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Exploiting more parallelism from write operations on PCM.", "DBLP authors": ["Zheng Li", "Fang Wang", "Yu Hua", "Wei Tong", "Jingning Liu", "Yu Chen", "Dan Feng"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459410/", "OA papers": [{"PaperId": "https://openalex.org/W2345759927", "PaperTitle": "Exploiting More Parallelism from Write Operations on PCM", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 3.5, "Huazhong University of Science and Technology": 3.5}, "Authors": ["Zheng Li", "Fang Wang", "Yu Hua", "Wei Tong", "Jingning Liu", "Yu Chen", "Dan Feng"]}]}, {"DBLP title": "Dynamic partitioning strategy to enhance symbolic execution.", "DBLP authors": ["Brendan A. Marcellino", "Michael S. Hsiao"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459411/", "OA papers": [{"PaperId": "https://openalex.org/W2346804631", "PaperTitle": "Dynamic Partitioning Strategy to Enhance Symbolic Execution", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Brendan Adrian Marcellino", "Michael Hsiao"]}]}, {"DBLP title": "Quantitative timing analysis of UML activity diagrams using statistical model checking.", "DBLP authors": ["Fan Gu", "Xinqian Zhang", "Mingsong Chen", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459412/", "OA papers": [{"PaperId": "https://openalex.org/W2345889518", "PaperTitle": "Quantitative Timing Analysis of UML Activity Diagrams Using Statistical Model Checking", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Key Laboratory of Trustworthy Computing": 1.5, "East China Normal University": 1.5, "University of Bremen": 2.0}, "Authors": ["Fan Gu", "Xinqian Zhang", "Mingsong Chen", "Daniel Grosse", "Rolf Drechsler"]}]}, {"DBLP title": "Integrating symbolic and statistical methods for testing intelligent systems: Applications to machine learning and computer vision.", "DBLP authors": ["Arvind Ramanathan", "Laura L. Pullum", "Faraz Hussain", "Dwaipayan Chakrabarty", "Sumit Kumar Jha"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459413/", "OA papers": [{"PaperId": "https://openalex.org/W2187877229", "PaperTitle": "Integrating Symbolic and Statistical Methods for Testing Intelligent Systems Applications to Machine Learning and Computer Vision", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Oak Ridge National Laboratory": 2.0, "University of Central Florida": 3.0}, "Authors": ["Arvind Ramanathan", "Laura L. Pullum", "Faraz Hussain", "Dwaipayan Chakrabarty", "Sumit Kumar Jha"]}]}, {"DBLP title": "Path selection and sensor insertion flow for age monitoring in FPGAs.", "DBLP authors": ["Mohammad Ebrahimi", "Zana Ghaderi", "Eli Bozorgzadeh", "Zain Navabi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459414/", "OA papers": [{"PaperId": "https://openalex.org/W2346657607", "PaperTitle": "Path Selection and Sensor Insertion Flow for Age Monitoring in FPGAs", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Tehran": 2.0, "University of California, Irvine": 2.0}, "Authors": ["Mohammad Ebrahimi", "Zana Ghaderi", "Eli Bozorgzadeh", "Zain Navabi"]}]}, {"DBLP title": "Design and evaluation of reliability-oriented task re-mapping in MPSoCs using time-series analysis of intermittent faults.", "DBLP authors": ["Siva Satyendra Sahoo", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459415/", "OA papers": [{"PaperId": "https://openalex.org/W2346555444", "PaperTitle": "Design and Evaluation of Reliability-oriented Task Re-Mapping in MPSoCs using Time-Series Analysis of Intermittent Faults", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Singapore": 2.0, "TU Dresden": 1.0}, "Authors": ["Siva Satyendra Sahoo", "Akash Kumar", "Bharadwaj Veeravalli"]}]}, {"DBLP title": "Lifetime-aware load distribution policies in multi-core systems: An in-depth analysis.", "DBLP authors": ["Cristiana Bolchini", "Luca Cassano", "Antonio Miele"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459416/", "OA papers": [{"PaperId": "https://openalex.org/W2346533423", "PaperTitle": "Lifetime-aware Load Distribution Policies in Multi-core Systems: An In-depth Analysis", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 3.0}, "Authors": ["Cristiana Bolchini", "Luca Cassano", "Antonio Miele"]}]}, {"DBLP title": "A flexible inexact TMR technique for SRAM-based FPGAs.", "DBLP authors": ["Shyamsundar Venkataraman", "Rui Santos", "Akash Kumar"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459417/", "OA papers": [{"PaperId": "https://openalex.org/W2347014634", "PaperTitle": "A Flexible Inexact TMR Technique for SRAM-based FPGAs", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Singapore": 2.0, "Center for Advancing Electronics Dresden, Technische Universit\u00e4t Dresden, Denmark": 1.0}, "Authors": ["Shyamsundar Venkataraman", "Rui Santos", "Akash Kumar"]}]}, {"DBLP title": "Accurate verification of RC power grids.", "DBLP authors": ["Mohammad Fawaz", "Farid N. Najm"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459418/", "OA papers": [{"PaperId": "https://openalex.org/W2346140207", "PaperTitle": "Accurate Verification of RC Power Grids", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Mohammad Fawaz", "Farid N. Najm"]}]}, {"DBLP title": "Security-aware development of cyber-physical systems illustrated with automotive case study.", "DBLP authors": ["Viacheslav Izosimov", "Alexandros Asvestopoulos", "Oscar Blomkvist", "Martin T\u00f6rngren"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459419/", "OA papers": [{"PaperId": "https://openalex.org/W2346461588", "PaperTitle": "Security-Aware Development of Cyber-Physical Systems Illustrated with Automotive Case Study", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Royal Institute of Technology": 2.0, "Scania (Sweden)": 2.0}, "Authors": ["Viacheslav Izosimov", "Alexandros Asvestopoulos", "Oscar Blomkvist", "Martin T\u00f6rngren"]}]}, {"DBLP title": "Online heuristic for the Multi-Objective Generalized traveling salesman problem.", "DBLP authors": ["Joost van Pinxten", "Marc Geilen", "Twan Basten", "Umar Waqas", "Lou J. Somers"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459420/", "OA papers": [{"PaperId": "https://openalex.org/W2346748257", "PaperTitle": "Online Heuristic for the Multi-objective Generalized Traveling Salesman Problem", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Eindhoven University of Technology": 4.0, "Research and Development, Oc\u00e9 Technologies, Venlo, The Netherlands": 1.0}, "Authors": ["Joost van Pinxten", "Marc Geilen", "Twan Basten", "Umar Waqas", "Lou Somers"]}]}, {"DBLP title": "Towards low overhead control flow checking using regular structured control.", "DBLP authors": ["Zhiqi Zhu", "Joseph Callenes-Sloan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459421/", "OA papers": [{"PaperId": "https://openalex.org/W2346748308", "PaperTitle": "Towards Low Overhead Control Flow Checking Using Regular Structured Control", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Zhiqi Zhu", "Joseph Callenes-Sloan"]}]}, {"DBLP title": "Emulation-based hierarchical fault-injection framework for coarse-to-fine vulnerability analysis of hardware-accelerated approximate algorithms.", "DBLP authors": ["Ioannis Chadjiminas", "Ioannis Savva", "Christos Kyrkou", "Maria K. Michael", "Theocharis Theocharides"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459422/", "OA papers": [{"PaperId": "https://openalex.org/W2345990146", "PaperTitle": "Emulation-Based Hierarchical Fault-Injection Framework for Coarse-to-Fine Vulnerability Analysis of Hardware-Accelerated Approximate Algorithms", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Cyprus": 5.0}, "Authors": ["I. Chadjiminas", "Ioannis Savva", "Christos Kyrkou", "Maria K. Michael", "Theocharis Theocharides"]}]}, {"DBLP title": "Technology Transfer in computing systems: The TETRACOM approach.", "DBLP authors": ["Rainer Leupers"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459423/", "OA papers": [{"PaperId": "https://openalex.org/W2363307994", "PaperTitle": "Technology Transfer in Computing Systems: The TETRACOM Approach", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"RWTH Aachen University": 1.0}, "Authors": ["Rainer Leupers"]}]}, {"DBLP title": "Energy vs. reliability trade-offs exploration in biomedical ultra-low power devices.", "DBLP authors": ["Loris Duch", "Pablo Garc\u00eda Del Valle", "Shrikanth Ganapathy", "Andreas Burg", "David Atienza"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459424/", "OA papers": [{"PaperId": "https://openalex.org/W2271891225", "PaperTitle": "Energy vs. Reliability Trade-offs Exploration in Biomedical Ultra-Low Power Devices", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Telecommunications Circuits Laboratory (TCL), \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland": 1.0}, "Authors": ["Loris Duch", "Pablo Morcelle del Valle", "Shrikanth Ganapathy", "Andreas Burg", "David Atienza"]}]}, {"DBLP title": "A machine learning approach for medication adherence monitoring using body-worn sensors.", "DBLP authors": ["Niloofar Hezarjaribi", "Ramin Fallahzadeh", "Hassan Ghasemzadeh"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459425/", "OA papers": [{"PaperId": "https://openalex.org/W2346353495", "PaperTitle": "A Machine Learning Approach for Medication Adherence Monitoring Using Body-Worn Sensors", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Washington State University": 3.0}, "Authors": ["Niloofar Hezarjaribi", "Ramin Fallahzadeh", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "Requirements-centric closed-loop validation of implantable cardiac devices.", "DBLP authors": ["Weiwei Ai", "Nitish D. Patel", "Partha S. Roop"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459426/", "OA papers": [{"PaperId": "https://openalex.org/W2346361143", "PaperTitle": "Requirements-Centric Closed-Loop Validation of Implantable Cardiac Devices", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Weiwei Ai", "Nitish Patel", "Partha S. Roop"]}]}, {"DBLP title": "Low normalized energy derivation asynchronous circuit synthesis flow through fork-join slack matching for cryptographic applications.", "DBLP authors": ["Nan Liu", "Kwen-Siong Chong", "Weng-Geng Ho", "Bah-Hwee Gwee", "Joseph Sylvester Chang"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459427/", "OA papers": [{"PaperId": "https://openalex.org/W2346907043", "PaperTitle": "Low Normalized Energy Derivation Asynchronous Circuit Synthesis Flow through Fork-Join Slack Matching for Cryptographic Applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Nan Liu", "Kwen-Siong Chong", "Weng-Geng Ho", "Bah-Hwee Gwee", "Joseph Tung-Chieh Chang"]}]}, {"DBLP title": "A lifetime-aware runtime mapping approach for many-core systems in the dark silicon era.", "DBLP authors": ["Mohammad Hashem Haghbayan", "Antonio Miele", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Hannu Tenhunen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459428/", "OA papers": [{"PaperId": "https://openalex.org/W2346987300", "PaperTitle": "A Lifetime-Aware Runtime Mapping Approach for Many-core Systems in the Dark Silicon Era", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Turku": 3.0, "Politecnico di Milano": 1.0, "Royal Institute of Technology": 1.0}, "Authors": ["Mohammad-Hashem Haghbayan", "Antonio Miele", "Amir Masoud Rahmani", "Pasi Liljeberg", "Hannu Tenhunen"]}]}, {"DBLP title": "Automotive V2X on phones: Enabling next-generation mobile ITS apps.", "DBLP authors": ["Jason H. Gao", "Li-Shiuan Peh"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459429/", "OA papers": [{"PaperId": "https://openalex.org/W2345481000", "PaperTitle": "Automotive V2X on Phones: Enabling Next-generation Mobile ITS Apps", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Jason Hao Gao", "Li-Shiuan Peh"]}]}, {"DBLP title": "Collective Knowledge: Towards R&D sustainability.", "DBLP authors": ["Grigori Fursin", "Anton Lokhmotov", "Ed Plowman"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459430/", "OA papers": []}, {"DBLP title": "Lessons learned from the EU project T-CREST.", "DBLP authors": ["Martin Schoeberl"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459431/", "OA papers": [{"PaperId": "https://openalex.org/W2346464575", "PaperTitle": "Lessons Learned from the EU Project T-CREST", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Denmark": 1.0}, "Authors": ["Martin Schoeberl"]}]}, {"DBLP title": "MULTI-POS: Marie Curie network in multi-technology positioning.", "DBLP authors": ["Jari Nurmi", "Elena Simona Lohan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459432/", "OA papers": [{"PaperId": "https://openalex.org/W2346029535", "PaperTitle": "MULTI-POS: Marie Curie Network in Multi-technology Positioning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tampere University of Applied Sciences": 2.0}, "Authors": ["Jari Nurmi", "Elena Simona Lohan"]}]}, {"DBLP title": "Program transformations in the POLCA project.", "DBLP authors": ["Jan Kuper", "Lutz Schubert", "Kilian Kempf", "Colin W. Glass", "Daniel Rubio Bonilla", "Manuel Carro"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459433/", "OA papers": [{"PaperId": "https://openalex.org/W2347176083", "PaperTitle": "Program Transformations in the POLCA Project", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Twente": 1.0, "University of Ulm": 2.0, "High Performance Computing Center Stuttgart, Germany": 2.0, "IMDEA Software": 1.0}, "Authors": ["Jan Kuper", "Lutz Schubert", "Kilian Kempf", "Colin W. Glass", "Daniel Bonilla", "Manuel Carro"]}]}, {"DBLP title": "Computation and communication challenges to deploy robots in assisted living environments.", "DBLP authors": ["Georgios Keramidas", "Christos P. Antonopoulos", "Nikolaos S. Voros", "Fynn Schwiegelshohn", "Philipp Wehner", "Jens Rettkowski", "Diana G\u00f6hringer", "Michael H\u00fcbner", "Stasinos Konstantopoulos", "Theodoros Giannakopoulos", "Vangelis Karkaletsis", "Vaggelis Mariatos"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459434/", "OA papers": [{"PaperId": "https://openalex.org/W2346085290", "PaperTitle": "Computation and Communication Challenges to Deploy Robots in Assisted Living Environments", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technological Educational Institute of Western Greece": 3.0, "Ruhr University Bochum": 5.0, "National Centre of Scientific Research \"Demokritos\"": 3.0, "AVN Innovative Technology Solutions, Cyprus": 1.0}, "Authors": ["Georgios Keramidas", "Christos S. Antonopoulos", "Nikolaos S. Voros", "Fynn Schwiegelshohn", "Philipp Wehner", "Jens Rettkowski", "Diana Gohringer", "Michael H\u00fcbner", "Stasinos Konstantopoulos", "Theodore Giannakopoulos", "Vangelis Karkaletsis", "V. Mariatos"]}]}, {"DBLP title": "ATHENIS_3D: Automotive tested high-voltage and embedded non-volatile integrated SoC platform with 3D technology.", "DBLP authors": ["Ewald Wachmann", "Sergio Saponara", "Cristian Zambelli", "Pierre Tisserand", "J. Charbonnier", "Tobias Erlbacher", "S. Gruenler", "C. Hartler", "J. Siegert", "Pierre Chassard", "D. M. Ton", "Lorenzo Ferrari", "Luca Fanucci"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459435/", "OA papers": [{"PaperId": "https://openalex.org/W2346287864", "PaperTitle": "ATHENIS_3D: Automotive Tested High-voltage and Embedded Non-volatile Integrated SoC Platform with 3D Technology", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"AMS (Austria)": 3.0, "University of Pisa": 3.0, "University of Ferrara": 1.0, "Valeo (France)": 3.0, "Grenoble Alpes University": 0.5, "CEA Grenoble": 0.5, "Fraunhofer Institute for Integrated Systems and Device Technology": 2.0}, "Authors": ["Ewald Wachmann", "Sergio Saponara", "Cristian Zambelli", "Patrick Tisserand", "Jean Charbonnier", "Tobias Erlbacher", "Saeideh Gruenler", "C. Hartler", "J\u00f6rg Siegert", "Pierre Chassard", "Dieu-My Ton", "Luisa Ferrari", "Luca Fanucci"]}]}, {"DBLP title": "Run time interpretation for creating custom accelerators.", "DBLP authors": ["Sen Ma", "Zeyad Aklah", "David Andrews"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459436/", "OA papers": [{"PaperId": "https://openalex.org/W2346074467", "PaperTitle": "Run Time Interpretation for Creating Custom Accelerators", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Arkansas at Fayetteville": 3.0}, "Authors": ["Sen Ma", "Zeyad Aklah", "David L. Andrews"]}]}, {"DBLP title": "A self-adaptive approach to efficiently manage energy and performance in tomorrow's heterogeneous computing systems.", "DBLP authors": ["E. M. G. Trainiti", "Gianluca C. Durelli", "Antonio Miele", "Cristiana Bolchini", "Marco D. Santambrogio"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459437/", "OA papers": []}, {"DBLP title": "Performance-centric scheduling with task migration for a heterogeneous compute node in the data center.", "DBLP authors": ["Achim L\u00f6sch", "Tobias Beisel", "Tobias Kenter", "Christian Plessl", "Marco Platzner"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459438/", "OA papers": [{"PaperId": "https://openalex.org/W2345600441", "PaperTitle": "Performance-Centric Scheduling with Task Migration for a Heterogeneous Compute Node in the Data Center", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Paderborn University": 5.0}, "Authors": ["Achim Losch", "Tobias Beisel", "Tobias Kenter", "Christian Plessl", "Marco Platzner"]}]}, {"DBLP title": "Adaptive Threshold Non-Pareto Elimination: Re-thinking machine learning for system level design space exploration on FPGAs.", "DBLP authors": ["Pingfan Meng", "Alric Althoff", "Quentin Gautier", "Ryan Kastner"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459439/", "OA papers": [{"PaperId": "https://openalex.org/W2345438070", "PaperTitle": "Adaptive Threshold Non-Pareto Elimination: Re-thinking Machine Learning for System Level Design Space Exploration on FPGAs", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Pingfan Meng", "Alric Althoff", "Q. Gautier", "Ryan Kastner"]}]}, {"DBLP title": "Monitoring of MTL specifications with IBM's spiking-neuron model.", "DBLP authors": ["Konstantin Selyunin", "Thang Nguyen", "Ezio Bartocci", "Dejan Nickovic", "Radu Grosu"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459440/", "OA papers": []}, {"DBLP title": "Formal probabilistic analysis of distributed resource management schemes in on-chip systems.", "DBLP authors": ["Shafaq Iqtedar", "Osman Hasan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459441/", "OA papers": [{"PaperId": "https://openalex.org/W2346483222", "PaperTitle": "Formal Probabilistic Analysis of Distributed Resource Management Schemes in On-Chip Systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Sciences and Technology": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Shafaq Iqtedar", "Osman Hasan", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "An Operating System level data migration scheme in hybrid DRAM-NVM memory architecture.", "DBLP authors": ["Reza Salkhordeh", "Hossein Asadi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459442/", "OA papers": [{"PaperId": "https://openalex.org/W2345834493", "PaperTitle": "An Operating System Level Data Migration Scheme in Hybrid DRAM-NVM Memory Architecture", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Reza Salkhordeh", "Hossein Asadi"]}, {"PaperId": "https://openalex.org/W2950534320", "PaperTitle": "An Operating System Level Data Migration Scheme in Hybrid DRAM-NVM Memory Architecture", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Reza Salkhordeh", "Hossein Asadi"]}, {"PaperId": "https://openalex.org/W4300785127", "PaperTitle": "An Operating System Level Data Migration Scheme in Hybrid DRAM-NVM\n  Memory Architecture", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Reza Salkhordeh", "Asadi, Hossein"]}]}, {"DBLP title": "Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead.", "DBLP authors": ["Zhiyong Zhang", "Lei Ju", "Zhiping Jia"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459443/", "OA papers": [{"PaperId": "https://openalex.org/W2346047170", "PaperTitle": "Unified DRAM and NVM Hybrid Buffer Cache Architecture for Reducing Journaling Overhead", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"[School of Computer Science and Technology, ShanDong University, Jinan, China]": 3.0}, "Authors": ["Zhiyong Zhang", "Lei Ju", "Zhiping Jia"]}]}, {"DBLP title": "Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs.", "DBLP authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Rolf Drechsler"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459444/", "OA papers": [{"PaperId": "https://openalex.org/W2286699138", "PaperTitle": "Fast Logic Synthesis for RRAM-based In-Memory Computing using Majority-Inverter Graphs", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Bremen": 1.8333333333333333, "German Research Centre for Artificial Intelligence": 0.8333333333333333, "Integrated Systems Laboratory, EPFL, Lausanne, Switzerland": 0.3333333333333333, "University of Utah": 1.0}, "Authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Rolf Drechsler"]}]}, {"DBLP title": "Exploiting resource-constrained parallelism in hard real-time streaming applications.", "DBLP authors": ["Jelena Spasic", "Di Liu", "Todor P. Stefanov"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459445/", "OA papers": [{"PaperId": "https://openalex.org/W2346749540", "PaperTitle": "Exploiting Resource-constrained Parallelism in Hard Real-Time Streaming Applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Leiden University": 3.0}, "Authors": ["Jelena Spasic", "Di Liu", "Todor Stefanov"]}]}, {"DBLP title": "Transaction Parameterized Dataflow: A model for context-dependent streaming applications.", "DBLP authors": ["XuanKhanh Do", "St\u00e9phane Louise", "Albert Cohen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459446/", "OA papers": [{"PaperId": "https://openalex.org/W2346091856", "PaperTitle": "Transaction Parameterized Dataflow: A Model for Context-Dependent Streaming Applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEA LIST": 2.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Xuan Khanh Do", "St\u00e9phane Louise", "Albert Cohen"]}]}, {"DBLP title": "GLAsT: Learning formal grammars to translate natural language specifications into hardware assertions.", "DBLP authors": ["Christopher B. Harris", "Ian G. Harris"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459447/", "OA papers": [{"PaperId": "https://openalex.org/W2345350761", "PaperTitle": "GLAsT: Learning Formal Grammars to Translate Natural Language Specifications into Hardware Assertions", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Chris Harris", "Ian A. Harris"]}]}, {"DBLP title": "Accurate CEGAR-based ATPG in presence of unknown values for large industrial designs.", "DBLP authors": ["Karsten Scheibler", "Dominik Erb", "Bernd Becker"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459448/", "OA papers": [{"PaperId": "https://openalex.org/W2345616536", "PaperTitle": "Accurate CEGAR-based ATPG in Presence of Unknown Values for Large Industrial Designs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Freiburg": 3.0}, "Authors": ["Karsten Scheibler", "Dominik Erb", "Bernd Becker"]}]}, {"DBLP title": "Pre-bond testing of the silicon interposer in 2.5D ICs.", "DBLP authors": ["Ran Wang", "Zipeng Li", "Sukeshwar Kannan", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459449/", "OA papers": [{"PaperId": "https://openalex.org/W2346276540", "PaperTitle": "Pre-Bond Testing of the Silicon Interposer in 2.5D ICs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Duke University": 3.0, "GlobalFoundries (United States)": 1.0}, "Authors": ["Ran Wang", "Zipeng Li", "Sukeshwar Kannan", "Krishnendu Chakrabarty"]}, {"PaperId": "https://openalex.org/W2972628480", "PaperTitle": "A TDR-Based Method for Pre-bond Testing of the Silicon Interposer in 2.5D ICs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Harbin Institute of Technology": 4.0}, "Authors": ["Libao Deng", "Ning Sun", "Ning Fu", "Liyan Qiao"]}]}, {"DBLP title": "Improving SRAM test quality by leveraging self-timed circuits.", "DBLP authors": ["Josef Kinseher", "Leonardo Bonet Zordan", "Ilia Polian", "Andreas Leininger"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459450/", "OA papers": [{"PaperId": "https://openalex.org/W2346689165", "PaperTitle": "Improving SRAM Test Quality by Leveraging Self-timed Circuits", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (Germany)": 2.0, "EURECOM": 1.0, "University of Passau": 1.0}, "Authors": ["Josef Kinseher", "L. B. Zordan", "Ilia Polian", "Andreas Leininger"]}]}, {"DBLP title": "Software security: Vulnerabilities and countermeasures for two attacker models.", "DBLP authors": ["Frank Piessens", "Ingrid Verbauwhede"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459451/", "OA papers": [{"PaperId": "https://openalex.org/W2345657725", "PaperTitle": "Software Security: Vulnerabilities and Countermeasures for Two Attacker Models", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"iMinds": 1.0, "KU Leuven": 1.0}, "Authors": ["Frank Piessens", "Ingrid Verbauwhede"]}]}, {"DBLP title": "OLITS: An Ohm's Law-like traffic splitting model based on congestion prediction.", "DBLP authors": ["Gaoming Du", "Yanghao Ou", "Xiangyang Li", "Ping Song", "Zhonghai Lu", "Minglun Gao"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459452/", "OA papers": []}, {"DBLP title": "MCAPI-compliant Hardware Buffer Manager mechanism to support communication in multi-core architectures.", "DBLP authors": ["Thiago Raupp da Rosa", "Thomas Mesquida", "Romain Lemaire", "Fabien Clermidy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459453/", "OA papers": [{"PaperId": "https://openalex.org/W2345823555", "PaperTitle": "MCAPI-compliant Hardware Buffer Manager Mechanism to Support Communication in Multi-Core Architectures", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Alpes University": 4.0}, "Authors": ["Thiago Raupp da Rosa", "Thomas Mesquida", "Romain Lemaire", "Fabien Clermidy"]}]}, {"DBLP title": "Slack-based resource arbitration for real-time Networks-on-Chip.", "DBLP authors": ["Adam Kostrzewa", "Selma Saidi", "Rolf Ernst"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459454/", "OA papers": [{"PaperId": "https://openalex.org/W2346299160", "PaperTitle": "Slack-Based Resource Arbitration for Real-Time Networks-On-Chip", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Adam Kostrzewa", "Selma Saidi", "Rolf Ernst"]}]}, {"DBLP title": "Optimizing Majority-Inverter Graphs with functional hashing.", "DBLP authors": ["Mathias Soeken", "Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459461/", "OA papers": [{"PaperId": "https://openalex.org/W2243301874", "PaperTitle": "Optimizing Majority-Inverter Graphs With Functional Hashing", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Integrated Systems Laboratory, EPFL, Switzerland#TAB#": 4.0}, "Authors": ["Mathias Soeken", "Luca Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"]}]}, {"DBLP title": "Resource-aware functional ECO patch generation.", "DBLP authors": ["An-Che Cheng", "Iris Hui-Ru Jiang", "Jing-Yang Jou"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459462/", "OA papers": [{"PaperId": "https://openalex.org/W2347150844", "PaperTitle": "Resource-Aware Functional ECO Patch Generation", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["An-Che Cheng", "Iris Hui-Ru Jiang", "Jing-Yang Jou"]}, {"PaperId": "https://openalex.org/W2798766308", "PaperTitle": "Fast and accurate resource-aware functional ECO patch generation tool", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute for Design Problems in Microelectronics": 3.0}, "Authors": ["Alexander Stempkovskiy", "Dmitry Telpukhov", "Roman Soloviev"]}, {"PaperId": "https://openalex.org/W2903810476", "PaperTitle": "Development of Methods for Automating Resource-aware Functional ECO Patch Generation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["A. L. Stempkovskiy", "D. V. Telpukhov", "R. A. Solovyev", "Y. V. Bitkov"]}]}, {"DBLP title": "Simultaneous slack matching, gate sizing and repeater insertion for asynchronous circuits.", "DBLP authors": ["Gang Wu", "Chris C. N. Chu"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459463/", "OA papers": []}, {"DBLP title": "Formal verification of integer multipliers by combining Gr\u00f6bner basis with logic reduction.", "DBLP authors": ["Amr A. R. Sayed-Ahmed", "Daniel Gro\u00dfe", "Ulrich K\u00fchne", "Mathias Soeken", "Rolf Drechsler"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459464/", "OA papers": [{"PaperId": "https://openalex.org/W2282171944", "PaperTitle": "Formal Verification of Integer Multipliers by Combining Gr\u00f6bner Basis with Logic Reduction", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Bremen": 5.0}, "Authors": ["Amr Sayed-Ahmed", "Daniel Grosse", "Ulrich K\u00fchne", "Mathias Soeken", "Rolf Drechsler"]}]}, {"DBLP title": "Root-cause analysis for memory-locked errors.", "DBLP authors": ["John Adler", "Djordje Maksimovic", "Andreas G. Veneris"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459465/", "OA papers": [{"PaperId": "https://openalex.org/W2346562987", "PaperTitle": "Root-Cause Analysis for Memory-Locked Errors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["John R. Adler", "Djordje Maksimovic", "Andreas Veneris"]}]}, {"DBLP title": "Formal verification of clock domain crossing using gate-level models of metastable flip-flops.", "DBLP authors": ["Ghaith Tarawneh", "Andrey Mokhov", "Alex Yakovlev"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459466/", "OA papers": [{"PaperId": "https://openalex.org/W2346966353", "PaperTitle": "Formal Verification of Clock Domain Crossing using Gate-level Models of Metastable Flip-Flops", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["Ghaith Tarawneh", "Andrey Mokhov", "Alex Yakovlev"]}]}, {"DBLP title": "Response-time analysis of DAG tasks under fixed priority scheduling with limited preemptions.", "DBLP authors": ["Maria A. Serrano", "Alessandra Melani", "Marko Bertogna", "Eduardo Qui\u00f1ones"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459467/", "OA papers": [{"PaperId": "https://openalex.org/W2346766445", "PaperTitle": "Response-Time Analysis of DAG Tasks under Fixed Priority Scheduling with Limited Preemptions", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "Sant'Anna School of Advanced Studies": 1.0, "University of Modena and Reggio Emilia": 1.0}, "Authors": ["Maria A. Serrano", "Alessandra Melani", "Marko Bertogna", "Eduardo Quinones"]}]}, {"DBLP title": "Speed optimization for tasks with two resources.", "DBLP authors": ["Alessandra Melani", "Renato Mancuso", "Daniel Cullina", "Marco Caccamo", "Lothar Thiele"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459468/", "OA papers": [{"PaperId": "https://openalex.org/W2345365478", "PaperTitle": "Speed Optimization for Tasks with Two Resources", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sant'Anna School of Advanced Studies": 1.0, "University of Illinois Urbana-Champaign": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 0.5, "ETH Zurich": 0.5}, "Authors": ["Alessandra Melani", "Renato Mancuso", "Daniel Cullina", "Marco Caccamo", "Lothar Thiele"]}]}, {"DBLP title": "Self-suspension real-time tasks under fixed-relative-deadline fixed-priority scheduling.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459469/", "OA papers": [{"PaperId": "https://openalex.org/W2345722445", "PaperTitle": "Self-Suspension Real-Time Tasks under Fixed-Relative-Deadline Fixed-Priority Scheduling", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"TU Dortmund University": 2.0}, "Authors": ["Wen-Hung Huang", "Jian-Jia Chen"]}]}, {"DBLP title": "Thermal-aware dynamic page allocation policy by future access patterns for Hybrid Memory Cube (HMC).", "DBLP authors": ["Wei-Hen Lo", "Kai-zen Liang", "TingTing Hwang"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459470/", "OA papers": [{"PaperId": "https://openalex.org/W2345330289", "PaperTitle": "Thermal-aware Dynamic Page Allocation Policy by Future Access Patterns for Hybrid Memory Cube (HMC)", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Wei-Hen Lo", "Kai-zen Liang", "TingTing Hwang"]}]}, {"DBLP title": "Minimizing peak temperature for pipelined hard real-time systems.", "DBLP authors": ["Long Cheng", "Kai Huang", "Gang Chen", "Biao Hu", "Alois C. Knoll"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459471/", "OA papers": [{"PaperId": "https://openalex.org/W2346409883", "PaperTitle": "Minimizing Peak Temperature for Pipelined Hard Real-time Systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 4.5, "Sun Yat-sen University": 0.5}, "Authors": ["Long Cheng", "Kai Huang", "Gang Chen", "Biao Hu", "Alois Knoll"]}]}, {"DBLP title": "Thermal aware scheduling and mapping of multiphase applications onto chip multiprocessor.", "DBLP authors": ["Aryabartta Sahu"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459472/", "OA papers": [{"PaperId": "https://openalex.org/W2346690323", "PaperTitle": "Thermal Aware Scheduling and Mapping of Multiphase Applications onto Chip Multiprocessor", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Guwahati": 1.0}, "Authors": ["Aryabartta Sahu"]}]}, {"DBLP title": "Embedded tutorial: Analog-/mixed-signal verification methods for AMS coverage analysis.", "DBLP authors": ["Erich Barke", "Andreas Furtig", "Georg Glaeser", "Christoph Grimm", "Lars Hedrich", "Stefan Heinen", "Eckhard Hennig", "Hyun-Sek Lukas Lee", "Wolfgang Nebel", "Gregor Nitsche", "Markus Olbrich", "Carna Radojicic", "Fabian Speicher"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459473/", "OA papers": [{"PaperId": "https://openalex.org/W2345780204", "PaperTitle": "Embedded Tutorial: Analog-/Mixed-Signal Verification Methods for AMS Coverage Analysis", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Leibniz University Hannover": 3.0, "Goethe University Frankfurt": 2.0, "Institut f\u00fcr Mikroelektronik- und Mechatronik-Systeme": 1.0, "University of Kaiserslautern": 2.0, "RWTH Aachen University": 2.0, "Reutlingen University": 1.0, "Oldenburger Institut f\u00fcr Informatik": 2.0}, "Authors": ["Erich Barke", "Andreas Furtig", "Georg Glaser", "Christoph Grimm", "Lars Hedrich", "Stefan Heinen", "Eckhard Hennig", "Hyun-Sek Lukas Lee", "Wolfgang Nebel", "Gregor Nitsche", "Markus Olbrich", "Carna Radojicic", "Fabian Speicher"]}]}, {"DBLP title": "A q-gram birthmarking approach to predicting reusable hardware.", "DBLP authors": ["Kevin Zeng", "Peter M. Athanas"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459474/", "OA papers": []}, {"DBLP title": "Captopril: Reducing the pressure of bit flips on hot locations in non-volatile main memories.", "DBLP authors": ["Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459475/", "OA papers": [{"PaperId": "https://openalex.org/W2345376990", "PaperTitle": "Captopril: Reducing the Pressure of Bit Flips on Hot Locations in Non-Volatile Main Memories", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Majid Jalili", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Handling complex dependencies in system design.", "DBLP authors": ["Mischa Moestl", "Rolf Ernst"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459476/", "OA papers": [{"PaperId": "https://openalex.org/W2345594358", "PaperTitle": "Handling Complex Dependencies in System Design", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Mischa Moestl", "Rolf Ernst"]}, {"PaperId": "https://openalex.org/W2515178795", "PaperTitle": "Handling complex dependencies in system design mischa", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Mischa Moestl", "Rolf Ernst"]}]}, {"DBLP title": "A synthesis-agnostic behavioral fault model for high gate-level fault coverage.", "DBLP authors": ["Anton Karputkin", "Jaan Raik"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459477/", "OA papers": [{"PaperId": "https://openalex.org/W2345356835", "PaperTitle": "A Synthesis-Agnostic Behavioral Fault Model for High Gate-Level Fault Coverage", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tallinn University of Technology": 2.0}, "Authors": ["Anton Karputkin", "Jaan Raik"]}]}, {"DBLP title": "Recursive hierarchical DFT methodology with multi-level clock control and scan pattern retargeting.", "DBLP authors": ["Dan Trock", "Rick Fisette"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459478/", "OA papers": [{"PaperId": "https://openalex.org/W2345328480", "PaperTitle": "Recursive Hierarchical DFT Methodology with Multi-level Clock Control and Scan Pattern Retargeting", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Annapurna Labs Ltd., Yokneam, Israel": 1.0, "Mentor Graphics Corp., Boston, MA, USA": 1.0}, "Authors": ["Dan Trock", "Rick Fisette"]}]}, {"DBLP title": "Combining graph-based guidance with error effect simulation for efficient safety analysis.", "DBLP authors": ["Jo Laufenberg", "Sebastian Reiter", "Alexander Viehl", "Oliver Bringmann", "Thomas Kropf", "Wolfgang Rosenstiel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459479/", "OA papers": [{"PaperId": "https://openalex.org/W2345601772", "PaperTitle": "Combining Graph-based Guidance with Error Effect Simulation for Efficient Safety Analysis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of T\u00fcbingen": 4.0, "Research Center for Information Technology": 2.0}, "Authors": ["Jo Laufenberg", "Sebastian Reiter", "Alexander Viehl", "Oliver Bringmann", "Thomas Kropf", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "Packet security with path sensitization for NoCs.", "DBLP authors": ["Travis Boraten", "Avinash Karanth Kodi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459480/", "OA papers": [{"PaperId": "https://openalex.org/W2346249115", "PaperTitle": "Packet Security with Path Sensitization for NoCs", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ohio University Lancaster": 2.0}, "Authors": ["Travis Boraten", "Avinash Kodi"]}]}, {"DBLP title": "Synthesis of approximate coders for on-chip interconnects using reversible logic.", "DBLP authors": ["Robert Wille", "Oliver Kesz\u00f6cze", "Stefan Hillmich", "Marcel Walter", "Alberto Garc\u00eda Ortiz"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459481/", "OA papers": [{"PaperId": "https://openalex.org/W2361528138", "PaperTitle": "Synthesis of Approximate Coders for On-chip Interconnects Using Reversible Logic", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Johannes Kepler University of Linz": 1.0, "Cyber Physical Systems, DFKI GmbH, 28359 Bremen, Germany": 2.0, "University of Bremen": 2.0}, "Authors": ["Robert Wille", "Oliver Keszocze", "Stefan Hillmich", "Marcel Walter", "Alberto Garcia-Ortiz"]}]}, {"DBLP title": "Design-synthesis co-optimisation using skewed and tapered gates.", "DBLP authors": ["Ayan Datta", "James D. Warnock", "Ankur Shukla", "Saurabh Gupta", "Yiu H. Chan", "Karthik Mohan", "Charudhattan Nagarajan"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459482/", "OA papers": [{"PaperId": "https://openalex.org/W2345502034", "PaperTitle": "Design-Synthesis Co-Optimisation Using Skewed and Tapered Gates", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"India Systems Development Lab, IBM India, Bangalore": 5.0, "IBM (United States)": 2.0}, "Authors": ["Ayan Datta", "James N. Warnock", "Ankur Shukla", "Saurabh Gupta", "Yiu Che Chan", "Karthik Mohan", "Charudhattan Nagarajan"]}]}, {"DBLP title": "A synthesis-parameter tuning system for autonomous design-space exploration.", "DBLP authors": ["Matthew M. Ziegler", "Hung-Yi Liu", "George Gristede", "Bruce Owens", "Ricardo Nigaglioni", "Luca P. Carloni"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459483/", "OA papers": [{"PaperId": "https://openalex.org/W2345855315", "PaperTitle": "A Synthesis-Parameter Tuning System for Autonomous Design-Space Exploration", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0, "Columbia University": 2.0, "IBM (United States)": 1.0, "IBM Systems and Technology Group, Austin TX, USA": 1.0}, "Authors": ["Matthew M. Ziegler", "Hung-Yi Liu", "George D. Gristede", "Bruce Owens", "Ricardo H. Nigaglioni", "Luca P. Carloni"]}]}, {"DBLP title": "Unbounded safety verification for hardware using software analyzers.", "DBLP authors": ["Rajdeep Mukherjee", "Peter Schrammel", "Daniel Kroening", "Tom Melham"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459484/", "OA papers": [{"PaperId": "https://openalex.org/W2346629769", "PaperTitle": "Unbounded Safety Verification for Hardware Using Software Analyzers", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Oxford": 4.0}, "Authors": ["Rajdeep Mukherjee", "Peter Schrammel", "Daniel Kroening", "Tom Melham"]}]}, {"DBLP title": "Verilog2SMV: A tool for word-level verification.", "DBLP authors": ["Ahmed Irfan", "Alessandro Cimatti", "Alberto Griggio", "Marco Roveri", "Roberto Sebastiani"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459485/", "OA papers": [{"PaperId": "https://openalex.org/W2345650502", "PaperTitle": "Verilog2SMV: A Tool for Word-level Verification", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Trento": 1.5, "Fondazione Bruno Kessler": 3.5}, "Authors": ["Ahmed Irfan", "Alessandro Cimatti", "Alberto Griggio", "Marco Roveri", "Roberto Sebastiani"]}]}, {"DBLP title": "Towards formal verification of real-world SystemC TLM peripheral models - a case study.", "DBLP authors": ["Hoang Minh Le", "Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459486/", "OA papers": [{"PaperId": "https://openalex.org/W2345866173", "PaperTitle": "Towards Formal Verification of Real-World SystemC TLM Peripheral Models \u2014 A Case Study", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Bremen": 4.0}, "Authors": ["Hoang M. Le", "Vladimir Herdt", "Daniel Grosse", "Rolf Drechsler"]}]}, {"DBLP title": "Frequency scheduling for resilient chip multi-processors operating at Near Threshold Voltage.", "DBLP authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459487/", "OA papers": [{"PaperId": "https://openalex.org/W2346811907", "PaperTitle": "Frequency Scheduling For Resilient Chip Multi-Processors Operating at Near Threshold Voltage", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "A low overhead error confinement method based on application statistical characteristics.", "DBLP authors": ["Zheng Wang", "Georgios Karakonstantis", "Anupam Chattopadhyay"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459488/", "OA papers": [{"PaperId": "https://openalex.org/W2346187121", "PaperTitle": "A Low Overhead Error Confinement Method based on Application Statistical Characteristics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 2.0, "Queen's University Belfast": 1.0}, "Authors": ["Zheng Wang", "Georgios Karakonstantis", "Anupam Chattopadhyay"]}]}, {"DBLP title": "SOFIA: Software and control flow integrity architecture.", "DBLP authors": ["Ruan de Clercq", "Ronald De Keulenaer", "Bart Coppens", "Bohan Yang", "Pieter Maene", "Koen De Bosschere", "Bart Preneel", "Bjorn De Sutter", "Ingrid Verbauwhede"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459489/", "OA papers": [{"PaperId": "https://openalex.org/W2346370213", "PaperTitle": "SOFIA: Software and Control Flow Integrity Architecture", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"KU Leuven": 3.0, "Ghent University": 3.0, "Ghent University Hospital": 0.5, "Computer Systems Lab": 0.5, "iMinds": 2.0}, "Authors": ["Ruan de Clercq", "Ronald De Keulenaer", "Bart Coppens", "Bohan Yang", "Pieter Maene", "Koen De Bosschere", "Bart Preneel", "Bjorn De Sutter", "Ingrid Verbauwhede"]}, {"PaperId": "https://openalex.org/W2605329792", "PaperTitle": "SOFIA: Software and control flow integrity architecture", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Imec": 1.5, "KU Leuven": 1.5, "University of Erlangen-Nuremberg": 2.0}, "Authors": ["Ruan de Clercq", "Johannes G\u00f6tzfried", "David \u00dcbler", "Pieter Maene", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Trust, but verify: Why and how to establish trust in embedded devices.", "DBLP authors": ["Aur\u00e9lien Francillon"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459490/", "OA papers": []}, {"DBLP title": "CrossOver: Clock domain crossing under virtual-channel flow control.", "DBLP authors": ["Michalis Paschou", "Anastasios Psarras", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459491/", "OA papers": [{"PaperId": "https://openalex.org/W2347079473", "PaperTitle": "CrossOver: Clock Domain Crossing under Virtual-Channel Flow Control", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Democritus University of Thrace": 3.0, "University of Cyprus": 1.0}, "Authors": ["Michalis Paschou", "Anastasios Psarras", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "Correct runtime operation for NoCs through adaptive-region protection.", "DBLP authors": ["Rawan Abdel-Khalek", "Valeria Bertacco"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459492/", "OA papers": [{"PaperId": "https://openalex.org/W2345361782", "PaperTitle": "Correct Runtime Operation for NoCs through Adaptive-Region Protection", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Rawan Abdel-Khalek", "Valeria Bertacco"]}]}, {"DBLP title": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "DBLP authors": ["Seyyed Hossein Seyyedaghaei Rezaei", "Mehdi Modarressi", "Reza Yazdani Aminabadi", "Masoud Daneshtalab"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459493/", "OA papers": [{"PaperId": "https://openalex.org/W2346244757", "PaperTitle": "Fault-Tolerant 3-D Network-on-Chip Design using Dynamic Link Sharing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tehran": 3.0, "Royal Institute of Technology": 1.0}, "Authors": ["Seyyed Hossein SeyyedAghaei Rezaei", "Mehdi Modarressi", "Reza Yazdani Aminabadi", "Masoud Daneshtalab"]}]}, {"DBLP title": "Enabling the heterogeneous accelerator model on ultra-low power microcontroller platforms.", "DBLP authors": ["Francesco Conti", "Daniele Palossi", "Andrea Marongiu", "Davide Rossi", "Luca Benini"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459494/", "OA papers": [{"PaperId": "https://openalex.org/W2345823960", "PaperTitle": "Enabling the Heterogeneous Accelerator Model on Ultra-Low Power Microcontroller Platforms", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Bologna": 4.0, "ETH Zurich, SWITZERLAND": 1.0}, "Authors": ["Francesco Conti", "Daniele Palossi", "Andrea Marongiu", "Davide Rossi", "Luca Benini"]}]}, {"DBLP title": "Thermal optimization using adaptive approximate computing for video coding.", "DBLP authors": ["Daniel Palomino", "Muhammad Shafique", "Altamiro Amadeu Susin", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459495/", "OA papers": [{"PaperId": "https://openalex.org/W2346750789", "PaperTitle": "Thermal Optimization using Adaptive Approximate Computing for Video Coding", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Daniel Palomino", "Muhammad Shafique", "Altamiro Amadeu Susin", "Jorg Henkel"]}]}, {"DBLP title": "High performance Time-of-Flight and color sensor fusion with image-guided depth super resolution.", "DBLP authors": ["Hannes Plank", "Gerald Holweg", "Thomas Herndl", "Norbert Druml"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459496/", "OA papers": [{"PaperId": "https://openalex.org/W2346220022", "PaperTitle": "High Performance Time-of-Flight and Color Sensor Fusion with Image-Guided Depth Super Resolution", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Infineon Technologies (Austria)": 4.0}, "Authors": ["Hannes Plank", "Gerald Holweg", "Thomas Herndl", "Norbert Druml"]}]}, {"DBLP title": "Saturated min-sum decoding: An \"afterburner\" for LDPC decoder hardware.", "DBLP authors": ["Stefan Scholl", "Philipp Schl\u00e4fer", "Norbert Wehn"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459497/", "OA papers": [{"PaperId": "https://openalex.org/W2346068202", "PaperTitle": "Saturated Min-Sum Decoding: An \u201cAfterburner\u201d for LDPC Decoder Hardware", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Kaiserslautern": 3.0}, "Authors": ["Stephan Scholl", "Philipp Schlafer", "Norbert Wehn"]}]}, {"DBLP title": "Utilizing macromodels in floating random walk based capacitance extraction.", "DBLP authors": ["Wenjian Yu", "Bolong Zhang", "Chao Zhang", "Haiquan Wang", "Luca Daniel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459498/", "OA papers": [{"PaperId": "https://openalex.org/W2346801725", "PaperTitle": "Utilizing Macromodels in Floating Random Walk Based Capacitance Extraction", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 4.0, "Dept. of EECS, MIT, Cambridge, MA 02139 USA": 1.0}, "Authors": ["Wenjian Yu", "Bolong Zhang", "Chao Zhang", "Haiquan Wang", "Daniel K. Sodickson"]}]}, {"DBLP title": "Variability and statistical analysis flow for dynamic linear systems with large number of inputs.", "DBLP authors": ["A. Lucas Martins", "Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459499/", "OA papers": [{"PaperId": "https://openalex.org/W2345675808", "PaperTitle": "Variability and Statistical Analysis Flow for Dynamic Linear Systems with Large Number of Inputs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0, "Cadence Design Systems (Germany)": 1.0}, "Authors": ["A. Lucas Martins", "Jorge Fernandez Villena", "Luis Miguel Silveira"]}]}, {"DBLP title": "Variation-aware near threshold circuit synthesis.", "DBLP authors": ["Mohammad Saber Golanbari", "Saman Kiamehr", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459500/", "OA papers": [{"PaperId": "https://openalex.org/W2345447838", "PaperTitle": "Variation-Aware Near Threshold Circuit Synthesis", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Mohammad Saber Golanbari", "Saman Kiamehr", "Mojtaba Ebrahimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic.", "DBLP authors": ["Jinho Lee", "Jung Ho Ahn", "Kiyoung Choi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459501/", "OA papers": [{"PaperId": "https://openalex.org/W2347068719", "PaperTitle": "Buffered Compares: Excavating the Hidden Parallelism Inside DRAM Architectures with Lightweight Logic", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Jinho Lee", "Jung Yong Ahn", "Kiyoung Choi"]}]}, {"DBLP title": "Large vector extensions inside the HMC.", "DBLP authors": ["Marco A. Z. Alves", "Matthias Diener", "Paulo C. Santos", "Luigi Carro"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459502/", "OA papers": [{"PaperId": "https://openalex.org/W2345464803", "PaperTitle": "Large Vector Extensions Inside the HMC", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Federal University of Rio Grande do Sul": 4.0}, "Authors": ["Marco G. Alves", "Matthias Diener", "Paulo S\u00e9rgio da Silva Santos", "Luigi Carro"]}]}, {"DBLP title": "minFlash: A minimalistic clustered flash array.", "DBLP authors": ["Ming Liu", "Sang Woo Jun", "Sungjin Lee", "Jamey Hicks", "Arvind"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459503/", "OA papers": [{"PaperId": "https://openalex.org/W2346184467", "PaperTitle": "minFlash: A Minimalistic Clustered Flash Array", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Massachusetts Institute of Technology": 5.0}, "Authors": ["Ming Li", "Sang-Woo Jun", "Sungjin Lee", "Jamey Hicks", "Arvind"]}]}, {"DBLP title": "An optimized task-based runtime system for resource-constrained parallel accelerators.", "DBLP authors": ["Daniele Cesarini", "Andrea Marongiu", "Luca Benini"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459504/", "OA papers": [{"PaperId": "https://openalex.org/W2345847266", "PaperTitle": "An Optimized Task-Based Runtime System for Resource-Constrained Parallel Accelerators", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bologna": 3.0}, "Authors": ["Daniele Cesarini", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "A fine-grained performance model for GPU architectures.", "DBLP authors": ["Nicola Bombieri", "Federico Busato", "Franco Fummi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459505/", "OA papers": [{"PaperId": "https://openalex.org/W2237797186", "PaperTitle": "A Fine-grained Performance Model for GPU Architectures", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Nicola Bombieri", "Federico Busato", "Franco Fummi"]}]}, {"DBLP title": "Critical points based register-concurrency autotuning for GPUs.", "DBLP authors": ["Ang Li", "Shuaiwen Leon Song", "Akash Kumar", "Eddy Z. Zhang", "Daniel G. Chavarr\u00eda-Miranda", "Henk Corporaal"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459506/", "OA papers": [{"PaperId": "https://openalex.org/W2345717615", "PaperTitle": "Critical Points Based Register-Concurrency Autotuning for GPUs", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Eindhoven University of Technology": 2.0, "Pacific Northwest National Laboratory": 2.0, "TU Dresden": 1.0, "[The State University of New Jersey, USA]": 1.0}, "Authors": ["Ang Li", "Shuaiwen Leon Song", "Akash Kumar", "Eddy Z. Zhang", "Daniel Chavarr\u00eda-Miranda", "Henk Corporaal"]}]}, {"DBLP title": "Grater: An approximation workflow for exploiting data-level parallelism in FPGA acceleration.", "DBLP authors": ["Atieh Lotfi", "Abbas Rahimi", "Amir Yazdanbakhsh", "Hadi Esmaeilzadeh", "Rajesh K. Gupta"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459507/", "OA papers": [{"PaperId": "https://openalex.org/W4247431052", "PaperTitle": "GRATER: An Approximation Workflow for Exploiting Data-Level Parallelism in FPGA Acceleration", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Atieh Lotfi", "Abbas Rahimi", "Amir Yazdanbakhsh", "Hadi Esmaeilzadeh", "Rajesh Gupta"]}]}, {"DBLP title": "A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizations.", "DBLP authors": ["Wujie Wen", "Mengjie Mao", "Hai Li", "Yiran Chen", "Yukui Pei", "Ning Ge"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459508/", "OA papers": []}, {"DBLP title": "Thermal-aware TSV repair for electromigration in 3D ICs.", "DBLP authors": ["Shengcheng Wang", "Mehdi Baradaran Tahoori", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459509/", "OA papers": [{"PaperId": "https://openalex.org/W2346293981", "PaperTitle": "Thermal-aware TSV Repair for Electromigration in 3D ICs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Duke University": 1.0}, "Authors": ["Shengcheng Wang", "Mehdi B. Tahoori", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Electrothermal simulation of bonding wire degradation under uncertain geometries.", "DBLP authors": ["Thorben Casper", "Herbert De Gersem", "Renaud Gillon", "Tom\u00e1s Gotthans", "Tomas Kratochvil", "Peter Meuris", "Sebastian Sch\u00f6ps"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459510/", "OA papers": [{"PaperId": "https://openalex.org/W2346725080", "PaperTitle": "Electrothermal Simulation of Bonding Wire Degradation under Uncertain Geometries", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Technical University of Darmstadt": 3.0, "ON Semiconductor (Belgium)": 1.0, "Brno University of Technology": 2.0, "Magwel (Belgium)": 1.0}, "Authors": ["Thorben Casper", "Herbert De Gersem", "Renaud Gillon", "Tomas Gotthans", "Tomas Kratochvil", "Peter Meuris", "Sebastian Sch\u00f6ps"]}, {"PaperId": "https://openalex.org/W2950641629", "PaperTitle": "Electrothermal Simulation of Bonding Wire Degradation under Uncertain Geometries", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Darmstadt": 3.0, "ON Semiconductor (Belgium)": 1.0, "Brno University of Technology": 2.0, "Magwel (Belgium)": 1.0}, "Authors": ["Thorben Casper", "Herbert De Gersem", "Renaud Gillon", "Tomas Gotthans", "Tomas Kratochvil", "Peter Meuris", "Sebastian Sch\u00f6ps"]}, {"PaperId": "https://openalex.org/W4299522313", "PaperTitle": "Electrothermal Simulation of Bonding Wire Degradation under Uncertain\n  Geometries", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Thorben Casper", "De Gersem, Herbert", "Gillon, Renaud", "Gotthans, Tomas", "Kratochvil, Tomas", "Peter Meuris", "Sebastian Sch\u00f6ps"]}]}, {"DBLP title": "Security in industrie 4.0 - challenges and solutions for the fourth industrial revolution.", "DBLP authors": ["Michael Waidner", "Michael Kasper"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459511/", "OA papers": [{"PaperId": "https://openalex.org/W2346298749", "PaperTitle": "Security In Industrie 4.0 \u2014 Challenges and Solutions for the Fourth Industrial Revolution", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Technical University of Darmstadt": 1.0, "Fraunhofer Institute for Secure Information Technology": 1.0}, "Authors": ["Michael Waidner", "Michael Kasper"]}]}, {"DBLP title": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "DBLP authors": ["Ayse K. Coskun", "Anjun Gu", "Warren Jin", "Ajay Joshi", "Andrew B. Kahng", "Jonathan Klamkin", "Yenai Ma", "John Recchio", "Vaishnav Srinivas", "Tiansheng Zhang"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459512/", "OA papers": [{"PaperId": "https://openalex.org/W2346895294", "PaperTitle": "Cross-layer Floorplan Optimization For Silicon Photonic NoCs In Many-core Systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Boston University": 4.0, "UCSD ECE, USA": 4.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Ayse K. Coskun", "Anjun Gu", "Warren Jin", "Ajay Joshi", "Andrew B. Kahng", "Jonathan Klamkin", "Yenai Ma", "John Recchio", "Vaishnav Srinivas", "Tiansheng Zhang"]}]}, {"DBLP title": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "DBLP authors": ["Hemanta Kumar Mondal", "Sri Harsha Gade", "Raghav Kishore", "Sujay Deb"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459513/", "OA papers": [{"PaperId": "https://openalex.org/W2346176008", "PaperTitle": "Adaptive Multi-Voltage Scaling in Wireless NoC for High Performance Low Power Applications", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indraprastha Institute of Information Technology Delhi": 4.0}, "Authors": ["Hemanta Kumar Mondal", "Sri Harsha Gade", "Raghav Kishore", "Sujay Deb"]}]}, {"DBLP title": "Energy efficient transceiver in wireless Network on Chip architectures.", "DBLP authors": ["Vincenzo Catania", "Andrea Mineo", "Salvatore Monteleone", "Maurizio Palesi", "Davide Patti"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459514/", "OA papers": [{"PaperId": "https://openalex.org/W2346540227", "PaperTitle": "Energy Efficient Transceiver in Wireless Network on Chip Architectures", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Catania": 4.0, "Universit\u00e0 degli Studi di Enna Kore": 1.0}, "Authors": ["Vincenzo Catania", "Andrea Mineo", "Salvatore Monteleone", "Maurizio Palesi", "Davide Patti"]}]}, {"DBLP title": "Resistive configurable associative memory for approximate computing.", "DBLP authors": ["Mohsen Imani", "Abbas Rahimi", "Tajana Simunic Rosing"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459515/", "OA papers": [{"PaperId": "https://openalex.org/W2346685430", "PaperTitle": "Resistive Configurable Associative Memory for Approximate Computing", "Year": 2016, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of California, San Diego": 2.0, "EECS, UC Berkeley, CA 94720, USA": 1.0}, "Authors": ["Mohsen Imani", "Abbas Rahimi", "Tajana Rosing"]}]}, {"DBLP title": "Exploiting CPU-load and data correlations in multi-objective VM placement for geo-distributed data centers.", "DBLP authors": ["Ali Pahlevan", "Pablo Garc\u00eda Del Valle", "David Atienza"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459516/", "OA papers": [{"PaperId": "https://openalex.org/W2243974511", "PaperTitle": "Exploiting CPU-Load and Data Correlations in Multi-Objective VM Placement for Geo-Distributed Data Centers", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Embedded Systems (United States)": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Ali Pahlevan", "Pablo Morcelle del Valle", "David Atienza"]}]}, {"DBLP title": "Energy efficiency in cloud-based MapReduce applications through better performance estimation.", "DBLP authors": ["Seyed Morteza Nabavinejad", "Maziar Goudarzi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459517/", "OA papers": [{"PaperId": "https://openalex.org/W2345363703", "PaperTitle": "Energy Efficiency in Cloud-Based MapReduce Applications through Better Performance Estimation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Seyed Morteza Nabavinejad", "Maziar Goudarzi"]}]}, {"DBLP title": "Unsupervised power modeling of co-allocated workloads for energy efficiency in data centers.", "DBLP authors": ["Juan C. Salinas Hilburg", "Marina Zapater", "Jos\u00e9 Luis Risco-Mart\u00edn", "Jos\u00e9 Manuel Moya", "Jos\u00e9 Luis Ayala"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459518/", "OA papers": [{"PaperId": "https://openalex.org/W2346248806", "PaperTitle": "Unsupervised Power Modeling of Co-Allocated Workloads for Energy Efficiency in Data Centers", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Madrid": 3.0, "Universidad Complutense de Madrid": 2.0}, "Authors": ["Juan Carlos Salinas-Hilburg", "Marina Zapater", "Jos\u00e9 L. Risco-Mart\u00edn", "Jos\u00e9 Manuel Huidobro Moya", "Jos\u00e9 L. Ayala"]}]}, {"DBLP title": "Automated test generation for Debugging arithmetic circuits.", "DBLP authors": ["Farimah Farahmandi", "Prabhat Mishra"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459519/", "OA papers": [{"PaperId": "https://openalex.org/W2346030950", "PaperTitle": "Automated Test Generation for Debugging Arithmetic Circuits", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Farimah Farahmandi", "Prabhat Mishra"]}]}, {"DBLP title": "MCXplore: An automated framework for validating memory controller designs.", "DBLP authors": ["Mohamed Hassan", "Hiren D. Patel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459520/", "OA papers": [{"PaperId": "https://openalex.org/W2346166411", "PaperTitle": "MCXplore: An Automated Framework for Validating Memory Controller Designs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Mohamed Hassan", "Hiren D. Patel"]}]}, {"DBLP title": "EAST: Efficient Assertion Simulation techniques.", "DBLP authors": ["Debjyoti Bhattacharjee", "Soumi Chattopadhyay", "Ansuman Banerjee"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459521/", "OA papers": [{"PaperId": "https://openalex.org/W2346833256", "PaperTitle": "EAST: Efficient Assertion Simulation Techniques", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Statistical Institute": 3.0}, "Authors": ["Debjyoti Bhattacharjee", "Soumi Chattopadhyay", "Ansuman Banerjee"]}]}, {"DBLP title": "Combinational trace signal selection with improved state restoration for post-silicon debug.", "DBLP authors": ["Siamack BeigMohammadi", "Bijan Alizadeh"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459522/", "OA papers": [{"PaperId": "https://openalex.org/W2345342260", "PaperTitle": "Combinational Trace Signal Selection with Improved State Restoration for Post-Silicon Debug", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Siamack Beigmohammadi", "Bijan Alizadeh"]}]}, {"DBLP title": "Practical way halting by speculatively accessing halt tags.", "DBLP authors": ["Daniel Moreau", "Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459523/", "OA papers": [{"PaperId": "https://openalex.org/W2295977398", "PaperTitle": "Practical Way Halting by Speculatively Accessing Halt Tags", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chalmers University of Technology": 3.0, "Uppsala University": 1.0, "Florida State University": 1.0}, "Authors": ["Daniel Moreau", "Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David Whalley", "Per Larsson-Edefors"]}]}, {"DBLP title": "Lazy Pipelines: Enhancing quality in approximate computing.", "DBLP authors": ["Georgios Tziantzioulis", "Ali Murat Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459524/", "OA papers": [{"PaperId": "https://openalex.org/W2389140105", "PaperTitle": "Lazy Pipelines: Enhancing Quality in Approximate Computing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern University": 4.0, "The Ohio State University": 2.0}, "Authors": ["Georgios Tziantzioulis", "Ali Murat Gok", "S. M. Faisal", "Nikos Hardavellas", "Gokhan Memik", "S. Parthsarathy"]}]}, {"DBLP title": "High-efficiency logarithmic number unit design based on an improved cotransformation scheme.", "DBLP authors": ["Youri Popoff", "Florian Scheidegger", "Michael Schaffner", "Michael Gautschi", "Frank K. G\u00fcrkaynak", "Luca Benini"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459525/", "OA papers": [{"PaperId": "https://openalex.org/W2365068792", "PaperTitle": "High-Efficiency Logarithmic Number Unit Design based on an Improved Cotransformation Scheme", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ETH Zurich": 6.0}, "Authors": ["Youri Popoff", "Florian Scheidegger", "Michael Schaffner", "Michael Gautschi", "Frank K. Gurkaynak", "Luca Benini"]}]}, {"DBLP title": "Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array.", "DBLP authors": ["Atul Rahman", "Jongeun Lee", "Kiyoung Choi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459526/", "OA papers": [{"PaperId": "https://openalex.org/W2368124317", "PaperTitle": "Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Ulsan National Institute of Science and Technology": 2.0, "Seoul National University": 1.0}, "Authors": ["Atul Rahman", "Jongeun Lee", "Kiyoung Choi"]}]}, {"DBLP title": "Energy efficient video fusion with heterogeneous CPU-FPGA devices.", "DBLP authors": ["Peng Sun", "Alin Achim", "Ian Hasler", "Paul R. Hill", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459527/", "OA papers": [{"PaperId": "https://openalex.org/W2255231896", "PaperTitle": "Energy Efficient Video Fusion with Heterogeneous CPU-FPGA Devices", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bristol": 4.0, "Defence and Aerospace, QIOPTIQ Ltd, UK": 1.0}, "Authors": ["Peng Sun", "Alin Achim", "Ian Hasler", "Paul W. Hill", "Jose L Nunez-Yanez"]}, {"PaperId": "https://openalex.org/W2952598544", "PaperTitle": "Energy Efficient Video Fusion with Heterogeneous CPU-FPGA Devices", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jose L Nunez-Yanez", "Tom Sun"]}]}, {"DBLP title": "Highly efficient reconfigurable parallel graph cuts for embedded vision.", "DBLP authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459528/", "OA papers": [{"PaperId": "https://openalex.org/W2389445861", "PaperTitle": "Highly Efficient Reconfigurable Parallel Graph Cuts for Embedded Vision", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Crete": 1.0, "Synelixis (Greece)": 1.0}, "Authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "Pareto front analog layout placement using Satisfiability Modulo Theories.", "DBLP authors": ["Sherif M. Saif", "Mohamed Dessouky", "M. Watheq El-Kharashi", "Hazem M. Abbas", "Salwa M. Nassar"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459529/", "OA papers": [{"PaperId": "https://openalex.org/W2370121430", "PaperTitle": "Pareto Front Analog Layout Placement using Satisfiability Modulo Theories", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Electronics Research Institute": 2.0, "Heliopolis University": 1.0, "Ain Shams University": 2.0}, "Authors": ["Sherif M. Saif", "Mohamed Dessouky", "M. Watheq El-Kharashi", "Hazem M. Abbas", "Salwa M. Nassar"]}]}, {"DBLP title": "Efficient multiple starting point optimization for automated analog circuit optimization via recycling simulation data.", "DBLP authors": ["Bo Peng", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Dian Zhou"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459530/", "OA papers": [{"PaperId": "https://openalex.org/W2386578045", "PaperTitle": "Efficient Multiple Starting Point Optimization for Automated Analog Circuit Optimization via Recycling Simulation Data", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 2.5}, "Authors": ["Bo Peng", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Dian Zhou"]}]}, {"DBLP title": "PolyGP: Improving GP-based analog optimization through accurate high-order monomials and semidefinite relaxation.", "DBLP authors": ["Ye Wang", "Constantine Caramanis", "Michael Orshansky"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459531/", "OA papers": [{"PaperId": "https://openalex.org/W2363925754", "PaperTitle": "PolyGP: Improving GP-Based Analog Optimization through Accurate High-Order Monomials and Semidefinite Relaxation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Ye Wang", "Constantine Caramanis", "Michael Orshansky"]}]}, {"DBLP title": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "DBLP authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459532/", "OA papers": [{"PaperId": "https://openalex.org/W2393210423", "PaperTitle": "Reliability and Performance Trade-offs for 3D NoC-Enabled Multicore Chips", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington State University": 3.0, "Duke University": 1.0}, "Authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Memory-access aware DVFS for network-on-chip in CMPs.", "DBLP authors": ["Yuan Yao", "Zhonghai Lu"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459533/", "OA papers": [{"PaperId": "https://openalex.org/W2383777604", "PaperTitle": "Memory-Access Aware DVFS for Network-on-Chip in CMPs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["Yuan Yao", "Zhonghai Lu"]}]}, {"DBLP title": "A dynamically reconfigurable ECC decoder architecture.", "DBLP authors": ["Awais Sani", "Philippe Coussy", "Cyrille Chavet"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459534/", "OA papers": [{"PaperId": "https://openalex.org/W2374535322", "PaperTitle": "A Dynamically Reconfigurable ECC Decoder Architecture", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern Brittany": 3.0}, "Authors": ["Awais Sani", "Philippe Coussy", "Cyrille Chavet"]}, {"PaperId": "https://openalex.org/W4300899383", "PaperTitle": "A Dynamically Reconfigurable ECC Decoder Architecture", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance": 1.1666666666666665, "Lab-STICC_UBS_CACS_MOCS": 1.8333333333333333}, "Authors": ["Cyrille Chavet", "Philippe Coussy", "Sani Awais Hussein"]}, {"PaperId": "https://openalex.org/W2611355541", "PaperTitle": "A Dynamically Reconfigurable ECC Decoder Architecture for the next generation communication standards (5G, SDR and behond)", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Lab-STICC_UBS_CACS_MOCS": 1.0, "Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance": 1.0}, "Authors": ["Cyrille Chavet", "Philippe Coussy"]}]}, {"DBLP title": "Resistive Bloom filters: From approximate membership to approximate computing with bounded errors.", "DBLP authors": ["Vahideh Akhlaghi", "Abbas Rahimi", "Rajesh K. Gupta"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459535/", "OA papers": [{"PaperId": "https://openalex.org/W2350081975", "PaperTitle": "Resistive Bloom Filters: From Approximate Membership to Approximate Computing with Bounded Errors", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Vahideh Akhlaghi", "Abbas Rahimi", "Rajesh Gupta"]}]}, {"DBLP title": "Real-time system-level implementation of a telepresence robot using an embedded GPU platform.", "DBLP authors": ["Muhammad Teguh Satria", "Swathi T. Gurumani", "Wang Zheng", "Keng Peng Tee", "Augustine Koh", "Pan Yu", "Kyle Rupnow", "Deming Chen"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459536/", "OA papers": [{"PaperId": "https://openalex.org/W2379559066", "PaperTitle": "Real-Time System-Level Implementation of a Telepresence Robot Using an Embedded GPU Platform", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Advanced Digital Sciences Center": 5.0, "Institute for Infocomm Research": 3.0}, "Authors": ["Muhammad Haikal Satria", "Swathi Gurumani", "Wang Zheng", "Keng Peng Tee", "Augustine Koh", "Pan Yu", "Kyle Rupnow", "Deming Chen"]}]}, {"DBLP title": "Exploring specialized near-memory processing for data intensive operations.", "DBLP authors": ["Salessawi Ferede Yitbarek", "Tao Yang", "Reetuparna Das", "Todd M. Austin"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459537/", "OA papers": [{"PaperId": "https://openalex.org/W2345611555", "PaperTitle": "Exploring Specialized Near-Memory Processing for Data Intensive Operations", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "University of California, San Diego": 1.0}, "Authors": ["Salessawi Ferede Yitbarek", "Tao Yang", "Reetuparna Das", "Todd Austin"]}]}, {"DBLP title": "Matlab to C compilation targeting Application Specific Instruction Set Processors.", "DBLP authors": ["Ioannis Latifis", "Karthick Parashar", "Grigoris Dimitroulakos", "Hans Cappelle", "Christakis Lezos", "Konstantinos Masselos", "Francky Catthoor"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459538/", "OA papers": [{"PaperId": "https://openalex.org/W2345934412", "PaperTitle": "Matlab to C Compilation Targeting Application Specific Instruction Set Processors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Peloponnese": 4.0, "Imec": 3.0}, "Authors": ["Ioannis Latifis", "Karthick Parashar", "Grigoris Dimitroulakos", "Hans Cappelle", "Christakis Lezos", "Konstantinos Masselos", "Francky Catthoor"]}]}, {"DBLP title": "Sampling-based buffer insertion for post-silicon yield improvement under process variability.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459539/", "OA papers": [{"PaperId": "https://openalex.org/W2393607575", "PaperTitle": "Sampling-based Buffer Insertion for Post-Silicon Yield Improvement under Process Variability", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Grace Zhang", "Bing Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "PRADA: Combating voltage noise in the NoC power supply through flow-control and routing algorithms.", "DBLP authors": ["Prabal Basu", "Rajesh Jayashankara Shridevi", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459540/", "OA papers": [{"PaperId": "https://openalex.org/W2388533109", "PaperTitle": "PRADA: Combating Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Prabal Basu", "Rajesh JayashankaraShridevi", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "A power-efficient 3-D on-chip interconnect for multi-core accelerators with stacked L2 cache.", "DBLP authors": ["Kyungsu Kang", "Sangho Park", "Jong-Bae Lee", "Luca Benini", "Giovanni De Micheli"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459541/", "OA papers": [{"PaperId": "https://openalex.org/W2296869360", "PaperTitle": "A Power-Efficient 3-D On-Chip Interconnect for Multi-Core Accelerators with Stacked L2 Cache", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 3.0, "ETH Zurich": 1.0, "Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 1.0}, "Authors": ["Kyungsu Kang", "Sang-Ho Park", "Jong-Bae Lee", "Luca Benini", "Giovanni De Micheli"]}]}, {"DBLP title": "Power-efficient load-balancing on heterogeneous computing platforms.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Apratim Gupta", "Thomas Schumann", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459542/", "OA papers": [{"PaperId": "https://openalex.org/W2370280902", "PaperTitle": "Power-Efficient Load-Balancing on Heterogeneous Computing Platforms", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM (Germany)": 1.0, "Karlsruhe Institute of Technology": 2.0, "University of Applied Sciences, Darmstadt, Germany": 2.0}, "Authors": ["Muhammad Shahzeb Khan", "Muhammad Shafique", "Apratim Gupta", "Thomas Schumann", "Jorg Henkel"]}]}, {"DBLP title": "Topaz: Mining high-level safety properties from logic simulation traces.", "DBLP authors": ["Ahmed Nassar", "Fadi J. Kurdahi", "Salam R. Zantout"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459543/", "OA papers": [{"PaperId": "https://openalex.org/W2368311048", "PaperTitle": "Topaz: Mining High-Level Safety Properties from Logic Simulation Traces", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 2.0, "American University of Beirut": 1.0}, "Authors": ["Ahmed Nassar", "Fadi J. Kurdahi", "Salam R. Zantout"]}]}, {"DBLP title": "Exploiting transaction level models for observability-aware post-silicon test generation.", "DBLP authors": ["Farimah Farahmandi", "Prabhat Mishra", "Sandip Ray"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459544/", "OA papers": [{"PaperId": "https://openalex.org/W2381967304", "PaperTitle": "Exploiting Transaction Level Models for Observability-aware Post-silicon Test Generation", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Florida": 2.0, "Intel (United States)": 1.0}, "Authors": ["Farimah Farahmandi", "Prabhat Mishra", "Sandip Ray"]}]}, {"DBLP title": "SEERAD: A high speed yet energy-efficient rounding-based approximate divider.", "DBLP authors": ["Reza Zendegani", "Mehdi Kamal", "Arash Fayyazi", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459545/", "OA papers": [{"PaperId": "https://openalex.org/W2371314631", "PaperTitle": "SEERAD: A High Speed yet Energy-Efficient Rounding-based Approximate Divider", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Tehran": 5.0, "University of Southern California": 1.0}, "Authors": ["Reza Zendegani", "Mehdi Kamal", "Arash Fayyazi", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"]}]}, {"DBLP title": "Improving performance guarantees in wormhole mesh NoC designs.", "DBLP authors": ["Milos Panic", "Carles Hern\u00e1ndez", "Jaume Abella", "Antoni Roca", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459546/", "OA papers": [{"PaperId": "https://openalex.org/W2367724673", "PaperTitle": "Improving Performance Guarantees in Wormhole Mesh NoC Designs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Barcelona Supercomputing Center": 4.0}, "Authors": ["Milos Panic", "Carles Hernandez", "Jaume Abella", "Antoni Roca", "Eduardo Quinones", "Francisco J. Cazorla"]}]}, {"DBLP title": "A Data Layout Transformation (DLT) accelerator: Architectural support for data movement optimization in accelerated-centric heterogeneous systems.", "DBLP authors": ["Tung Thanh Hoang", "Amirali Shambayati", "Andrew A. Chien"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459547/", "OA papers": [{"PaperId": "https://openalex.org/W2349406393", "PaperTitle": "A Data Layout Transformation (DLT) Accelerator: Architectural Support for Data Movement Optimization in Accelerated-centric Heterogeneous Systems", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Chicago": 3.0}, "Authors": ["Tung Thanh-Hoang", "Amirali Shambayati", "Andrew A. Chien"]}]}, {"DBLP title": "Ouessant: Flexible integration of dedicated coprocessors in Systems on Chip.", "DBLP authors": ["Pierre-Henri Horrein", "Philip-Dylan Gleonec", "Erwan Libessart", "Andre Lalevee", "Matthieu Arzel"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459548/", "OA papers": [{"PaperId": "https://openalex.org/W2354818445", "PaperTitle": "Ouessant: Flexible Integration of Dedicated Coprocessors in Systems On Chip", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"LabSTICC, Telecom Bretagne, Brest, France": 5.0}, "Authors": ["Pierre-Henri Horrein", "Philip-Dylan Gleonec", "Erwan Libessart", "Andre Lalevee", "Matthieu Arzel"]}]}, {"DBLP title": "A novel background subtraction scheme for in-camera acceleration in thermal imagery.", "DBLP authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou", "Konstantinos Makantasis", "Anastasios D. Doulamis"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459549/", "OA papers": [{"PaperId": "https://openalex.org/W2374679597", "PaperTitle": "A novel Background Subtraction Scheme for in-Camera Acceleration in Thermal Imagery", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Crete": 1.0, "Synelixis (Greece)": 1.0, "Institute of Communication and Computer Systems": 1.0, "National Technical University of Athens": 1.0}, "Authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou", "Konstantinos Makantasis", "Anastasios Doulamis"]}]}, {"DBLP title": "Radiation-hardened DSP configurations for implementing arithmetic functions on FPGA.", "DBLP authors": ["Marcos Sanchez-Elez", "Inmaculada Pardines", "Felipe Serrano", "Hortensia Mecha"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459550/", "OA papers": [{"PaperId": "https://openalex.org/W2362697384", "PaperTitle": "Radiation-Hardened DSP Configurations for Implementing Arithmetic Functions on FPGA", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidad Complutense de Madrid": 4.0}, "Authors": ["Marcos Sanchez-Elez", "Inmaculada Pardines", "Felipe Serrano", "Hortensia Mecha"]}]}, {"DBLP title": "Configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable FPGAs.", "DBLP authors": ["Aurelio Morales-Villanueva", "Rohit Kumar", "Ann Gordon-Ross"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459551/", "OA papers": [{"PaperId": "https://openalex.org/W2381016038", "PaperTitle": "Configuration Prefetching and Reuse for Preemptive Hardware Multitasking on Partially Reconfigurable FPGAs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Aurelio Morales-Villanueva", "Rohit Kumar", "Ann Gordon-Ross"]}]}, {"DBLP title": "Analog circuit topological feature extraction with unsupervised learning of new sub-structures.", "DBLP authors": ["Hao Li", "Fanshu Jiao", "Alex Doboli"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459552/", "OA papers": [{"PaperId": "https://openalex.org/W2381518922", "PaperTitle": "Analog Circuit Topological Feature Extraction with Unsupervised Learning of New Sub-Structures", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Stony Brook University": 1.5, "State University of New York": 1.5}, "Authors": ["Hao Li", "Fanshu Jiao", "Alex Doboli"]}]}, {"DBLP title": "Design automation tasks scheduling for enhanced parallel execution of a state-of-the-art layout-aware sizing approach.", "DBLP authors": ["David Neves", "Ricardo Martins", "Nuno Louren\u00e7o", "Nuno Horta"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459553/", "OA papers": [{"PaperId": "https://openalex.org/W2385489066", "PaperTitle": "Design Automation Tasks Scheduling for Enhanced Parallel Execution of a State-of-the-Art Layout-Aware Sizing Approach", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Instituto de Telecomunica\u00e7\u00f5es": 4.0}, "Authors": ["David Neves", "Ricardo Silveira Martins", "Nuno Louren\u00e7o", "Nuno Horta"]}]}, {"DBLP title": "A design method for remote integrity checking of complex PCBs.", "DBLP authors": ["Aydin Aysu", "Shravya Gaddam", "Harsha Mandadi", "Carol Pinto", "Luke Wegryn", "Patrick Schaumont"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459554/", "OA papers": [{"PaperId": "https://openalex.org/W2351370378", "PaperTitle": "A Design Method for Remote Integrity Checking of Complex PCBs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Virginia Tech": 6.0}, "Authors": ["Aydin Aysu", "Shravya Gaddam", "Harsha Mandadi", "Carol Suman Pinto", "Luke Wegryn", "Patrick Schaumont"]}]}, {"DBLP title": "Quantifying hardware security using joint information flow analysis.", "DBLP authors": ["Ryan Kastner", "Wei Hu", "Alric Althoff"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459555/", "OA papers": [{"PaperId": "https://openalex.org/W2384109733", "PaperTitle": "Quantifying Hardware Security Using Joint Information Flow Analysis", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Ryan Kastner", "Wei Hu", "Alric Althoff"]}]}, {"DBLP title": "Instruction Set Extensions for secure applications.", "DBLP authors": ["Francesco Regazzoni", "Paolo Ienne"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459556/", "OA papers": [{"PaperId": "https://openalex.org/W2358196266", "PaperTitle": "Instruction Set Extensions for Secure Applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Francesco Regazzoni", "Paolo Ienne"]}]}, {"DBLP title": "Leverage Emerging Technologies For DPA-Resilient Block Cipher Design.", "DBLP authors": ["Yu Bi", "Kaveh Shamsi", "Jiann-Shiun Yuan", "Fran\u00e7ois-Xavier Standaert", "Yier Jin"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459558/", "OA papers": [{"PaperId": "https://openalex.org/W2372023222", "PaperTitle": "Leverage Emerging Technologies For DPA-Resilient Block Cipher Design", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Central Florida": 4.0, "Universit\u00e9 Catholique de Louvain": 1.0}, "Authors": ["Yu Bi", "Kaveh Shamsi", "Jiann-Shiun Yuan", "Fran\u00e7ois-Xavier Standaert", "Yier Jin"]}]}, {"DBLP title": "Using emerging technologies for hardware security beyond PUFs.", "DBLP authors": ["An Chen", "Xiaobo Sharon Hu", "Yier Jin", "Michael T. Niemier", "Xunzhao Yin"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459559/", "OA papers": [{"PaperId": "https://openalex.org/W2384779455", "PaperTitle": "Using Emerging Technologies for Hardware Security Beyond PUFs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ITRS ERD, USA": 1.0, "University of Notre Dame": 3.0, "University of Central Florida": 1.0}, "Authors": ["An Chen", "Xiaobo Sharon Hu", "Yier Jin", "Michael Niemier", "Xunzhao Yin"]}]}, {"DBLP title": "Effect of LFSR seeding, scrambling and feedback polynomial on stochastic computing accuracy.", "DBLP authors": ["Jason Helge Anderson", "Yuko Hara-Azumi", "Shigeru Yamashita"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459560/", "OA papers": []}, {"DBLP title": "Efficient program tracing and monitoring through power consumption - with a little help from the compiler.", "DBLP authors": ["Carlos Moreno", "Sean Kauffman", "Sebastian Fischmeister"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459561/", "OA papers": [{"PaperId": "https://openalex.org/W2349830530", "PaperTitle": "Efficient Program Tracing and Monitoring Through Power Consumption \u2014 With a Little Help from the Compiler", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Carlos S. Moreno", "Sean Kauffman", "Sebastian Fischmeister"]}]}, {"DBLP title": "FLIC: Fast, lightweight checkpointing for mobile virtualization using NVRAM.", "DBLP authors": ["Kan Zhong", "Duo Liu", "Liang Liang", "Linbo Long", "Yi Lin", "Zili Shao"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459562/", "OA papers": []}, {"DBLP title": "PAIS: Parallelization aware instruction scheduling for improving soft-error reliability of GPU-based systems.", "DBLP authors": ["Haeseung Lee", "Hsinchung Chen", "Mohammad Abdullah Al Faruque"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459563/", "OA papers": [{"PaperId": "https://openalex.org/W2356302982", "PaperTitle": "PAIS: Parallelization Aware Instruction Scheduling for Improving Soft-error Reliability of GPU-based Systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Hae-Seung Lee", "Hsinchung Chen", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Accelerating source-level timing simulation.", "DBLP authors": ["Simon Schulz", "Oliver Bringmann"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459564/", "OA papers": [{"PaperId": "https://openalex.org/W2379360574", "PaperTitle": "Accelerating Source-Level Timing Simulation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of T\u00fcbingen": 2.0}, "Authors": ["Simon Schulz", "Oliver Bringmann"]}]}, {"DBLP title": "Sparsity-oriented sparse solver design for circuit simulation.", "DBLP authors": ["Xiaoming Chen", "Lixue Xia", "Yu Wang", "Huazhong Yang"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459565/", "OA papers": [{"PaperId": "https://openalex.org/W2355089277", "PaperTitle": "Sparsity-Oriented Sparse Solver Design for Circuit Simulation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Xiao-Ming Chen", "Lixue Xia", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Integration of mixed-signal components into virtual platforms for holistic simulation of smart systems.", "DBLP authors": ["Enrico Fraccaroli", "Michele Lora", "Sara Vinco", "Davide Quaglia", "Franco Fummi"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459566/", "OA papers": [{"PaperId": "https://openalex.org/W2374787370", "PaperTitle": "Integration of Mixed-signal Components into Virtual Platforms for Holistic Simulation of Smart Systems", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Verona": 4.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Enrico Fraccaroli", "Michele Lora", "Sara Vinco", "Davide Quaglia", "Franco Fummi"]}]}, {"DBLP title": "Decision tree generation for decoding irregular instructions.", "DBLP authors": ["Katsumi Okuda", "Haruhiko Takeyama"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459567/", "OA papers": [{"PaperId": "https://openalex.org/W2381587028", "PaperTitle": "Decision Tree Generation for Decoding Irregular Instructions", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Mitsubishi Electric (Japan)": 2.0}, "Authors": ["Katsumi Okuda", "Haruhiko Takeyama"]}]}, {"DBLP title": "A reconfigurable heterogeneous multicore with a homogeneous ISA.", "DBLP authors": ["Jeckson Dellagostin Souza", "Luigi Carro", "Mateus Beck Rutzig", "Antonio Carlos Schneider Beck"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459568/", "OA papers": [{"PaperId": "https://openalex.org/W2386235353", "PaperTitle": "A Reconfigurable Heterogeneous Multicore with a Homogeneous ISA", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Universidade Federal de Santa Maria": 1.0}, "Authors": ["Jeckson Dellagostin Souza", "Luigi Carro", "Mateus Beck Rutzig", "Antonio Carlos Schneider Beck"]}, {"PaperId": "https://openalex.org/W2612124203", "PaperTitle": "A reconfigurable heterogeneous multicore system with homogeneous ISA", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jeckson Dellagostin Souza"]}]}, {"DBLP title": "The neuro vector engine: Flexibility to improve convolutional net efficiency for wearable vision.", "DBLP authors": ["Maurice Peemen", "Runbin Shi", "Sohan Lal", "Ben H. H. Juurlink", "Bart Mesman", "Henk Corporaal"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459569/", "OA papers": [{"PaperId": "https://openalex.org/W2350819558", "PaperTitle": "The Neuro Vector Engine: Flexibility to Improve Convolutional Net Efficiency for Wearable Vision", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Eindhoven University of Technology": 3.0, "Soochow University": 1.0, "TU Berlin  Germany": 2.0}, "Authors": ["Maurice Peemen", "Runbin Shi", "Sohan Lal", "Ben Juurlink", "Bart Mesman", "Henk Corporaal"]}]}, {"DBLP title": "Improving scalability of CMPs with dense ACCs coverage.", "DBLP authors": ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459570/", "OA papers": [{"PaperId": "https://openalex.org/W2381886323", "PaperTitle": "Improving Scalability of CMPs with Dense ACCs Coverage", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"]}]}, {"DBLP title": "Hardware accelerator for analytics of sparse data.", "DBLP authors": ["Eriko Nurvitadhi", "Asit K. Mishra", "Yu Wang", "Ganesh Venkatesh", "Debbie Marr"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459571/", "OA papers": [{"PaperId": "https://openalex.org/W2351401301", "PaperTitle": "Hardware Accelerator for Analytics of Sparse Data", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Eriko Nurvitadhi", "Asit K. Mishra", "Yu Wang", "Ganesh Venkatesh", "Debbie Marr"]}]}, {"DBLP title": "Securing the cloud with reconfigurable computing: An FPGA accelerator for homomorphic encryption.", "DBLP authors": ["Alessandro Cilardo", "Domenico Argenziano"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459572/", "OA papers": [{"PaperId": "https://openalex.org/W2345527821", "PaperTitle": "Securing the Cloud with Reconfigurable Computing: An FPGA Accelerator for Homomorphic Encryption", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Naples Federico II": 2.0}, "Authors": ["Alessandro Cilardo", "Domenico Argenziano"]}]}, {"DBLP title": "Throughput oriented FPGA overlays using DSP blocks.", "DBLP authors": ["Abhishek Kumar Jain", "Douglas L. Maskell", "Suhaib A. Fahmy"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459573/", "OA papers": [{"PaperId": "https://openalex.org/W2287602312", "PaperTitle": "Throughput Oriented FPGA Overlays Using DSP Blocks", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Nanyang Technological University": 2.0, "University of Warwick": 0.5, "Coventry (United Kingdom)": 0.5}, "Authors": ["Abhishek Jain", "Douglas L. Maskell", "Suhaib A. Fahmy"]}]}, {"DBLP title": "Run-time phase prediction for a reconfigurable VLIW processor.", "DBLP authors": ["Qi Guo", "Anderson Luiz Sartor", "Anthony Brandon", "Antonio C. S. Beck", "Xuehai Zhou", "Stephan Wong"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459574/", "OA papers": [{"PaperId": "https://openalex.org/W2380173959", "PaperTitle": "Run-time Phase Prediction for a Reconfigurable VLIW Processor", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Science and Technology of China": 2.0, "Federal University of Rio Grande do Sul": 2.0, "Delft University of Technology": 2.0}, "Authors": ["Qi Guo", "Anderson L. Sartor", "Anthony Brandon", "Antonio Carlos Schneider Beck", "Xuehai Zhou", "Stephan Wong"]}]}, {"DBLP title": "ADVOCAT: Automated deadlock verification for on-chip cache coherence and interconnects.", "DBLP authors": ["Freek Verbeek", "Pooria M. Yaghini", "Ashkan Eghbal", "Nader Bagherzadeh"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459575/", "OA papers": [{"PaperId": "https://openalex.org/W2381208506", "PaperTitle": "ADVOCAT: Automated Deadlock Verification for On-chip Cache Coherence and Interconnects", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Open University of The Netherlands, Radboud University, Nijmegen, Netherlands": 1.0, "University of California, Irvine": 2.0}, "Authors": ["Freek Verbeek", "Pooria M. Yaghini", "Nader Bagherzadeh"]}]}, {"DBLP title": "Guarantees for runnable entities with heterogeneous real-time requirements.", "DBLP authors": ["Leonie Ahrendts", "Zain Alabedin Haj Hammadeh", "Rolf Ernst"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459576/", "OA papers": [{"PaperId": "https://openalex.org/W2381420318", "PaperTitle": "Guarantees for Runnable Entities with Heterogeneous Real-Time Requirements", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Leonie Ahrendts", "Zain A. H. Hammadeh", "Rolf Ernst"]}]}, {"DBLP title": "Validating scheduling transformation for behavioral synthesis.", "DBLP authors": ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "year": 2016, "doi": "https://ieeexplore.ieee.org/document/7459577/", "OA papers": [{"PaperId": "https://openalex.org/W2370477564", "PaperTitle": "Validating Scheduling Transformation for Behavioral Synthesis", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Portland State University": 5.0, "Intel (United States)": 1.0}, "Authors": ["Zhen-kun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"]}]}]