In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMTarget.a_gcc_-O0:

Target.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm42initializeTargetLibraryInfoWrapperPassPassERNS_12PassRegistryE>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm44initializeTargetTransformInfoWrapperPassPassERNS_12PassRegistryE>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

0000000000000028 <LLVMInitializeTarget>:
  28:	stp	x29, x30, [sp, #-32]!
  2c:	mov	x29, sp
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  3c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  40:	nop
  44:	ldp	x29, x30, [sp], #32
  48:	ret

000000000000004c <LLVMGetModuleDataLayout>:
  4c:	stp	x29, x30, [sp, #-32]!
  50:	mov	x29, sp
  54:	str	x0, [sp, #24]
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  60:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
  64:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

0000000000000070 <LLVMSetModuleDataLayout>:
  70:	stp	x29, x30, [sp, #-48]!
  74:	mov	x29, sp
  78:	str	x19, [sp, #16]
  7c:	str	x0, [sp, #40]
  80:	str	x1, [sp, #32]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  8c:	mov	x19, x0
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  98:	mov	x1, x0
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm6Module13setDataLayoutERKNS_10DataLayoutE>
  a4:	nop
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	ret

00000000000000b4 <LLVMCreateTargetData>:
  b4:	stp	x29, x30, [sp, #-64]!
  b8:	mov	x29, sp
  bc:	str	x19, [sp, #16]
  c0:	str	x0, [sp, #40]
  c4:	add	x0, sp, #0x30
  c8:	ldr	x1, [sp, #40]
  cc:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  d0:	mov	x0, #0x1b0                 	// #432
  d4:	bl	0 <_Znwm>
  d8:	mov	x19, x0
  dc:	ldp	x1, x2, [sp, #48]
  e0:	mov	x0, x19
  e4:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  e8:	mov	x0, x19
  ec:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
  f0:	ldr	x19, [sp, #16]
  f4:	ldp	x29, x30, [sp], #64
  f8:	ret

00000000000000fc <LLVMDisposeTargetData>:
  fc:	stp	x29, x30, [sp, #-48]!
 100:	mov	x29, sp
 104:	str	x19, [sp, #16]
 108:	str	x0, [sp, #40]
 10c:	ldr	x0, [sp, #40]
 110:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 114:	mov	x19, x0
 118:	cmp	x19, #0x0
 11c:	b.eq	134 <LLVMDisposeTargetData+0x38>  // b.none
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm10DataLayoutD1Ev>
 128:	mov	x1, #0x1b0                 	// #432
 12c:	mov	x0, x19
 130:	bl	0 <_ZdlPvm>
 134:	nop
 138:	ldr	x19, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

0000000000000144 <LLVMAddTargetLibraryInfo>:
 144:	stp	x29, x30, [sp, #-64]!
 148:	mov	x29, sp
 14c:	stp	x19, x20, [sp, #16]
 150:	stp	x21, x22, [sp, #32]
 154:	str	x0, [sp, #56]
 158:	str	x1, [sp, #48]
 15c:	ldr	x0, [sp, #48]
 160:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 164:	mov	x19, x0
 168:	ldr	x0, [x19]
 16c:	add	x0, x0, #0x10
 170:	ldr	x20, [x0]
 174:	ldr	x0, [sp, #56]
 178:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 17c:	mov	x22, x0
 180:	mov	x0, #0x118                 	// #280
 184:	bl	0 <_Znwm>
 188:	mov	x21, x0
 18c:	mov	x1, x22
 190:	mov	x0, x21
 194:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_21TargetLibraryInfoImplE>
 198:	mov	x1, x21
 19c:	mov	x0, x19
 1a0:	blr	x20
 1a4:	nop
 1a8:	ldp	x19, x20, [sp, #16]
 1ac:	ldp	x21, x22, [sp, #32]
 1b0:	ldp	x29, x30, [sp], #64
 1b4:	ret

00000000000001b8 <LLVMCopyStringRepOfTargetData>:
 1b8:	stp	x29, x30, [sp, #-80]!
 1bc:	mov	x29, sp
 1c0:	str	x19, [sp, #16]
 1c4:	str	x0, [sp, #40]
 1c8:	ldr	x0, [sp, #40]
 1cc:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 1d0:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 1d4:	mov	x1, x0
 1d8:	add	x0, sp, #0x30
 1dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 1e0:	add	x0, sp, #0x30
 1e4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 1e8:	bl	0 <strdup>
 1ec:	mov	x19, x0
 1f0:	nop
 1f4:	add	x0, sp, #0x30
 1f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 1fc:	mov	x0, x19
 200:	ldr	x19, [sp, #16]
 204:	ldp	x29, x30, [sp], #80
 208:	ret

000000000000020c <LLVMByteOrder>:
 20c:	stp	x29, x30, [sp, #-32]!
 210:	mov	x29, sp
 214:	str	x0, [sp, #24]
 218:	ldr	x0, [sp, #24]
 21c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 220:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 224:	and	w0, w0, #0xff
 228:	cmp	w0, #0x0
 22c:	b.eq	238 <LLVMByteOrder+0x2c>  // b.none
 230:	mov	w0, #0x1                   	// #1
 234:	b	23c <LLVMByteOrder+0x30>
 238:	mov	w0, #0x0                   	// #0
 23c:	ldp	x29, x30, [sp], #32
 240:	ret

0000000000000244 <LLVMPointerSize>:
 244:	stp	x29, x30, [sp, #-32]!
 248:	mov	x29, sp
 24c:	str	x0, [sp, #24]
 250:	ldr	x0, [sp, #24]
 254:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 258:	mov	w1, #0x0                   	// #0
 25c:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
 260:	ldp	x29, x30, [sp], #32
 264:	ret

0000000000000268 <LLVMPointerSizeForAS>:
 268:	stp	x29, x30, [sp, #-32]!
 26c:	mov	x29, sp
 270:	str	x0, [sp, #24]
 274:	str	w1, [sp, #20]
 278:	ldr	x0, [sp, #24]
 27c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 280:	ldr	w1, [sp, #20]
 284:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
 288:	ldp	x29, x30, [sp], #32
 28c:	ret

0000000000000290 <LLVMIntPtrType>:
 290:	stp	x29, x30, [sp, #-48]!
 294:	mov	x29, sp
 298:	str	x19, [sp, #16]
 29c:	str	x0, [sp, #40]
 2a0:	ldr	x0, [sp, #40]
 2a4:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 2a8:	mov	x19, x0
 2ac:	bl	0 <LLVMGetGlobalContext>
 2b0:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 2b4:	mov	w2, #0x0                   	// #0
 2b8:	mov	x1, x0
 2bc:	mov	x0, x19
 2c0:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 2c4:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 2c8:	ldr	x19, [sp, #16]
 2cc:	ldp	x29, x30, [sp], #48
 2d0:	ret

00000000000002d4 <LLVMIntPtrTypeForAS>:
 2d4:	stp	x29, x30, [sp, #-48]!
 2d8:	mov	x29, sp
 2dc:	str	x19, [sp, #16]
 2e0:	str	x0, [sp, #40]
 2e4:	str	w1, [sp, #36]
 2e8:	ldr	x0, [sp, #40]
 2ec:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 2f0:	mov	x19, x0
 2f4:	bl	0 <LLVMGetGlobalContext>
 2f8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 2fc:	ldr	w2, [sp, #36]
 300:	mov	x1, x0
 304:	mov	x0, x19
 308:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 30c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 310:	ldr	x19, [sp, #16]
 314:	ldp	x29, x30, [sp], #48
 318:	ret

000000000000031c <LLVMIntPtrTypeInContext>:
 31c:	stp	x29, x30, [sp, #-48]!
 320:	mov	x29, sp
 324:	str	x19, [sp, #16]
 328:	str	x0, [sp, #40]
 32c:	str	x1, [sp, #32]
 330:	ldr	x0, [sp, #32]
 334:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 338:	mov	x19, x0
 33c:	ldr	x0, [sp, #40]
 340:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 344:	mov	w2, #0x0                   	// #0
 348:	mov	x1, x0
 34c:	mov	x0, x19
 350:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 354:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 358:	ldr	x19, [sp, #16]
 35c:	ldp	x29, x30, [sp], #48
 360:	ret

0000000000000364 <LLVMIntPtrTypeForASInContext>:
 364:	stp	x29, x30, [sp, #-64]!
 368:	mov	x29, sp
 36c:	str	x19, [sp, #16]
 370:	str	x0, [sp, #56]
 374:	str	x1, [sp, #48]
 378:	str	w2, [sp, #44]
 37c:	ldr	x0, [sp, #48]
 380:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 384:	mov	x19, x0
 388:	ldr	x0, [sp, #56]
 38c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 390:	ldr	w2, [sp, #44]
 394:	mov	x1, x0
 398:	mov	x0, x19
 39c:	bl	0 <_ZNK4llvm10DataLayout13getIntPtrTypeERNS_11LLVMContextEj>
 3a0:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3a4:	ldr	x19, [sp, #16]
 3a8:	ldp	x29, x30, [sp], #64
 3ac:	ret

00000000000003b0 <LLVMSizeOfTypeInBits>:
 3b0:	stp	x29, x30, [sp, #-64]!
 3b4:	mov	x29, sp
 3b8:	str	x19, [sp, #16]
 3bc:	str	x0, [sp, #40]
 3c0:	str	x1, [sp, #32]
 3c4:	ldr	x0, [sp, #40]
 3c8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3cc:	mov	x19, x0
 3d0:	ldr	x0, [sp, #32]
 3d4:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3d8:	mov	x1, x0
 3dc:	mov	x0, x19
 3e0:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3e4:	stp	x0, x1, [sp, #48]
 3e8:	add	x0, sp, #0x30
 3ec:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 3f0:	ldr	x19, [sp, #16]
 3f4:	ldp	x29, x30, [sp], #64
 3f8:	ret

00000000000003fc <LLVMStoreSizeOfType>:
 3fc:	stp	x29, x30, [sp, #-64]!
 400:	mov	x29, sp
 404:	str	x19, [sp, #16]
 408:	str	x0, [sp, #40]
 40c:	str	x1, [sp, #32]
 410:	ldr	x0, [sp, #40]
 414:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 418:	mov	x19, x0
 41c:	ldr	x0, [sp, #32]
 420:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 424:	mov	x1, x0
 428:	mov	x0, x19
 42c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 430:	stp	x0, x1, [sp, #48]
 434:	add	x0, sp, #0x30
 438:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 43c:	ldr	x19, [sp, #16]
 440:	ldp	x29, x30, [sp], #64
 444:	ret

0000000000000448 <LLVMABISizeOfType>:
 448:	stp	x29, x30, [sp, #-64]!
 44c:	mov	x29, sp
 450:	str	x19, [sp, #16]
 454:	str	x0, [sp, #40]
 458:	str	x1, [sp, #32]
 45c:	ldr	x0, [sp, #40]
 460:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 464:	mov	x19, x0
 468:	ldr	x0, [sp, #32]
 46c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 470:	mov	x1, x0
 474:	mov	x0, x19
 478:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 47c:	stp	x0, x1, [sp, #48]
 480:	add	x0, sp, #0x30
 484:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 488:	ldr	x19, [sp, #16]
 48c:	ldp	x29, x30, [sp], #64
 490:	ret

0000000000000494 <LLVMABIAlignmentOfType>:
 494:	stp	x29, x30, [sp, #-48]!
 498:	mov	x29, sp
 49c:	str	x19, [sp, #16]
 4a0:	str	x0, [sp, #40]
 4a4:	str	x1, [sp, #32]
 4a8:	ldr	x0, [sp, #40]
 4ac:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4b0:	mov	x19, x0
 4b4:	ldr	x0, [sp, #32]
 4b8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4bc:	mov	x1, x0
 4c0:	mov	x0, x19
 4c4:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
 4c8:	ldr	x19, [sp, #16]
 4cc:	ldp	x29, x30, [sp], #48
 4d0:	ret

00000000000004d4 <LLVMCallFrameAlignmentOfType>:
 4d4:	stp	x29, x30, [sp, #-48]!
 4d8:	mov	x29, sp
 4dc:	str	x19, [sp, #16]
 4e0:	str	x0, [sp, #40]
 4e4:	str	x1, [sp, #32]
 4e8:	ldr	x0, [sp, #40]
 4ec:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4f0:	mov	x19, x0
 4f4:	ldr	x0, [sp, #32]
 4f8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 4fc:	mov	x1, x0
 500:	mov	x0, x19
 504:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
 508:	ldr	x19, [sp, #16]
 50c:	ldp	x29, x30, [sp], #48
 510:	ret

0000000000000514 <LLVMPreferredAlignmentOfType>:
 514:	stp	x29, x30, [sp, #-48]!
 518:	mov	x29, sp
 51c:	str	x19, [sp, #16]
 520:	str	x0, [sp, #40]
 524:	str	x1, [sp, #32]
 528:	ldr	x0, [sp, #40]
 52c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 530:	mov	x19, x0
 534:	ldr	x0, [sp, #32]
 538:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 53c:	mov	x1, x0
 540:	mov	x0, x19
 544:	bl	0 <_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE>
 548:	ldr	x19, [sp, #16]
 54c:	ldp	x29, x30, [sp], #48
 550:	ret

0000000000000554 <LLVMPreferredAlignmentOfGlobal>:
 554:	stp	x29, x30, [sp, #-48]!
 558:	mov	x29, sp
 55c:	str	x19, [sp, #16]
 560:	str	x0, [sp, #40]
 564:	str	x1, [sp, #32]
 568:	ldr	x0, [sp, #40]
 56c:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 570:	mov	x19, x0
 574:	ldr	x0, [sp, #32]
 578:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 57c:	mov	x1, x0
 580:	mov	x0, x19
 584:	bl	0 <_ZNK4llvm10DataLayout21getPreferredAlignmentEPKNS_14GlobalVariableE>
 588:	ldr	x19, [sp, #16]
 58c:	ldp	x29, x30, [sp], #48
 590:	ret

0000000000000594 <LLVMElementAtOffset>:
 594:	stp	x29, x30, [sp, #-64]!
 598:	mov	x29, sp
 59c:	str	x0, [sp, #40]
 5a0:	str	x1, [sp, #32]
 5a4:	str	x2, [sp, #24]
 5a8:	ldr	x0, [sp, #32]
 5ac:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 5b0:	str	x0, [sp, #56]
 5b4:	ldr	x0, [sp, #40]
 5b8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 5bc:	ldr	x1, [sp, #56]
 5c0:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 5c4:	ldr	x1, [sp, #24]
 5c8:	bl	0 <_ZNK4llvm12StructLayout26getElementContainingOffsetEm>
 5cc:	ldp	x29, x30, [sp], #64
 5d0:	ret

00000000000005d4 <LLVMOffsetOfElement>:
 5d4:	stp	x29, x30, [sp, #-64]!
 5d8:	mov	x29, sp
 5dc:	str	x0, [sp, #40]
 5e0:	str	x1, [sp, #32]
 5e4:	str	w2, [sp, #28]
 5e8:	ldr	x0, [sp, #32]
 5ec:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 5f0:	str	x0, [sp, #56]
 5f4:	ldr	x0, [sp, #40]
 5f8:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 5fc:	ldr	x1, [sp, #56]
 600:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 604:	ldr	w1, [sp, #28]
 608:	bl	0 <_ZN4llvm16initializeTargetERNS_12PassRegistryE>
 60c:	ldp	x29, x30, [sp], #64
 610:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm12ElementCountC2Ejb:

0000000000000000 <_ZN4llvm12ElementCountC1Ejb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	strb	w2, [sp, #3]
  10:	ldr	x0, [sp, #8]
  14:	ldr	w1, [sp, #4]
  18:	str	w1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	ldrb	w1, [sp, #3]
  24:	strb	w1, [x0, #4]
  28:	nop
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm8TypeSizeC2Emb:

0000000000000000 <_ZN4llvm8TypeSizeC1Emb>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #15]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldrb	w1, [sp, #15]
  24:	strb	w1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm8TypeSize5FixedEm:

0000000000000000 <_ZN4llvm8TypeSize5FixedEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x20
  10:	mov	w2, #0x0                   	// #0
  14:	ldr	x1, [sp, #24]
  18:	bl	0 <_ZN4llvm8TypeSize5FixedEm>
  1c:	ldp	x0, x1, [sp, #32]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK4llvm8TypeSize12getFixedSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize12getFixedSizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	eor	w0, w0, #0x1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x7d                  	// #125
  30:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm8TypeSize15getKnownMinSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize15getKnownMinSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8TypeSize10isScalableEv:

0000000000000000 <_ZNK4llvm8TypeSize10isScalableEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8TypeSizecvmEv:

0000000000000000 <_ZNK4llvm8TypeSizecvmEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8TypeSizecvmEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvmmlEmRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEmRKNS_8TypeSizeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	mul	x1, x1, x0
  20:	ldr	x0, [sp, #16]
  24:	ldrb	w2, [x0, #8]
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZN4llvmmlEmRKNS_8TypeSizeE>
  30:	ldp	x0, x1, [sp, #32]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvmmlEiRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEiRKNS_8TypeSizeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	str	x1, [sp, #16]
  10:	ldrsw	x1, [sp, #28]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x0, [x0]
  1c:	mul	x1, x1, x0
  20:	ldr	x0, [sp, #16]
  24:	ldrb	w2, [x0, #8]
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZN4llvmmlEiRKNS_8TypeSizeE>
  30:	ldp	x0, x1, [sp, #32]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm7alignToENS_8TypeSizeEm:

0000000000000000 <_ZN4llvm7alignToENS_8TypeSizeEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	stp	x0, x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZN4llvm7alignToENS_8TypeSizeEm+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0xc7                  	// #199
  2c:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	add	x0, sp, #0x30
  44:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x1, x0
  54:	sub	x1, x0, #0x1
  58:	ldr	x0, [sp, #40]
  5c:	udiv	x1, x1, x0
  60:	ldr	x0, [sp, #40]
  64:	mul	x19, x1, x0
  68:	add	x0, sp, #0x30
  6c:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  70:	and	w1, w0, #0xff
  74:	add	x0, sp, #0x40
  78:	mov	w2, w1
  7c:	mov	x1, x19
  80:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  84:	ldp	x0, x1, [sp, #64]
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #80
  90:	ret

Disassembly of section .text._ZN4llvm10MaybeAlignC2Ev:

0000000000000000 <_ZN4llvm10MaybeAlignC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10MaybeAlignC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14GlobalVariableENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14GlobalVariableENS_5ValueEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_14GlobalVariableENS_5ValueEvE4doitERKS2_>
  14:	cmp	w0, #0x3
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm6unwrapEP15LLVMOpaqueValue:

0000000000000000 <_ZN4llvm6unwrapEP15LLVMOpaqueValue>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6unwrapEP17LLVMOpaqueContext:

0000000000000000 <_ZN4llvm6unwrapEP17LLVMOpaqueContext>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm4Type15getSubclassDataEv:

0000000000000000 <_ZNK4llvm4Type15getSubclassDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	lsr	w0, w0, #8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm4Type9getTypeIDEv:

0000000000000000 <_ZNK4llvm4Type9getTypeIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm4Type17isFloatingPointTyEv:

0000000000000000 <_ZNK4llvm4Type17isFloatingPointTyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  14:	cmp	w0, #0x1
  18:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  24:	cmp	w0, #0x2
  28:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  34:	cmp	w0, #0x3
  38:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  44:	cmp	w0, #0x4
  48:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  54:	cmp	w0, #0x5
  58:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  64:	cmp	w0, #0x6
  68:	b.ne	74 <_ZNK4llvm4Type17isFloatingPointTyEv+0x74>  // b.any
  6c:	mov	w0, #0x1                   	// #1
  70:	b	78 <_ZNK4llvm4Type17isFloatingPointTyEv+0x78>
  74:	mov	w0, #0x0                   	// #0
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZNK4llvm4Type10isVectorTyEv:

0000000000000000 <_ZNK4llvm4Type10isVectorTyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type10isVectorTyEv>
  14:	cmp	w0, #0x10
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE:

0000000000000000 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  18:	cmp	w0, #0xb
  1c:	b.eq	54 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x54>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.ne	54 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x54>  // b.any
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  3c:	cmp	w0, #0xf
  40:	b.eq	54 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x54>  // b.none
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  4c:	cmp	w0, #0x9
  50:	b.ne	5c <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x5c>  // b.any
  54:	mov	w0, #0x1                   	// #1
  58:	b	60 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x60>
  5c:	mov	w0, #0x0                   	// #0
  60:	cmp	w0, #0x0
  64:	b.eq	70 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x70>  // b.none
  68:	mov	w0, #0x1                   	// #1
  6c:	b	d0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xd0>
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  78:	cmp	w0, #0xd
  7c:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  88:	cmp	w0, #0xe
  8c:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  98:	cmp	w0, #0x10
  9c:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	d0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xd0>
  bc:	ldr	x1, [sp, #16]
  c0:	ldr	x0, [sp, #24]
  c4:	bl	0 <_ZNK4llvm4Type18isSizedDerivedTypeEPNS_15SmallPtrSetImplIPS0_EE>
  c8:	and	w0, w0, #0xff
  cc:	nop
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret

Disassembly of section .text._ZNK4llvm4Type13getScalarTypeEv:

0000000000000000 <_ZNK4llvm4Type13getScalarTypeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZNK4llvm4Type13getScalarTypeEv+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  28:	b	30 <_ZNK4llvm4Type13getScalarTypeEv+0x30>
  2c:	ldr	x0, [sp, #24]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm4Type20getVectorElementTypeEv:

0000000000000000 <_ZNK4llvm4Type20getVectorElementTypeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  14:	cmp	w0, #0x10
  18:	b.eq	3c <_ZNK4llvm4Type20getVectorElementTypeEv+0x3c>  // b.none
  1c:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x179                 	// #377
  28:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0, #16]
  44:	ldr	x0, [x0]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>
  14:	cmp	w0, #0xf
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm6unwrapEP14LLVMOpaqueType:

0000000000000000 <_ZN4llvm6unwrapEP14LLVMOpaqueType>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm4wrapEPKNS_4TypeE:

0000000000000000 <_ZN4llvm4wrapEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm11IntegerType11getBitWidthEv:

0000000000000000 <_ZNK4llvm11IntegerType11getBitWidthEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11IntegerType11getBitWidthEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm11IntegerType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0xb
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4Type18getIntegerBitWidthEv:

0000000000000000 <_ZNK4llvm4Type18getIntegerBitWidthEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  14:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10StructType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10StructType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10StructType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0xd
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getNumElementsEv:

0000000000000000 <_ZNK4llvm14SequentialType14getNumElementsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getElementTypeEv:

0000000000000000 <_ZNK4llvm14SequentialType14getElementTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9ArrayType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0xe
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm10VectorType15getElementCountEv:

0000000000000000 <_ZNK4llvm10VectorType15getElementCountEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.ls	48 <_ZNK4llvm10VectorType15getElementCountEv+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x220                 	// #544
  34:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #40]
  4c:	mov	w3, w0
  50:	ldr	x0, [sp, #24]
  54:	ldrb	w1, [x0, #40]
  58:	add	x0, sp, #0x20
  5c:	mov	w2, w1
  60:	mov	w1, w3
  64:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  68:	ldr	x0, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm10VectorType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0x10
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11PointerType15getAddressSpaceEv:

0000000000000000 <_ZNK4llvm11PointerType15getAddressSpaceEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11PointerType15getAddressSpaceEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm4Type22getPointerAddressSpaceEv:

0000000000000000 <_ZNK4llvm4Type22getPointerAddressSpaceEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  14:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  18:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm10DataLayoutC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	add	x0, x0, #0x8
  18:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  1c:	ldr	x0, [sp, #40]
  20:	add	x0, x0, #0x10
  24:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  28:	ldr	x0, [sp, #40]
  2c:	add	x0, x0, #0x20
  30:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  34:	ldr	x0, [sp, #40]
  38:	add	x0, x0, #0x38
  3c:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  40:	ldr	x0, [sp, #40]
  44:	add	x0, x0, #0xc8
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0xe8
  54:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  58:	ldr	x0, [sp, #40]
  5c:	str	xzr, [x0, #376]
  60:	ldr	x0, [sp, #40]
  64:	add	x0, x0, #0x180
  68:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  6c:	ldp	x1, x2, [sp, #24]
  70:	ldr	x0, [sp, #40]
  74:	bl	0 <_ZN4llvm10DataLayout5resetENS_9StringRefE>
  78:	nop
  7c:	ldp	x29, x30, [sp], #48
  80:	ret

Disassembly of section .text._ZNK4llvm10DataLayout14isLittleEndianEv:

0000000000000000 <_ZNK4llvm10DataLayout14isLittleEndianEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	eor	w0, w0, #0x1
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm10DataLayout23getStringRepresentationB5cxx11Ev:

0000000000000000 <_ZNK4llvm10DataLayout23getStringRepresentationB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0xc8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10DataLayout20getPointerSizeInBitsEj:

0000000000000000 <_ZNK4llvm10DataLayout20getPointerSizeInBitsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
  1c:	lsl	w0, w0, #3
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  20:	stp	x0, x1, [sp, #48]
  24:	add	x0, sp, #0x30
  28:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  2c:	add	x0, x0, #0x7
  30:	lsr	x19, x0, #3
  34:	add	x0, sp, #0x30
  38:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  3c:	and	w1, w0, #0xff
  40:	add	x0, sp, #0x40
  44:	mov	w2, w1
  48:	mov	x1, x19
  4c:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  50:	ldp	x0, x1, [sp, #64]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #80
  5c:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x20, x21, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  20:	mov	x20, x0
  24:	mov	x21, x1
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
  34:	mov	w0, w0
  38:	mov	x2, x0
  3c:	mov	x0, x20
  40:	mov	x1, x21
  44:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  48:	ldp	x20, x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  1c:	stp	x0, x1, [sp, #32]
  20:	add	x0, sp, #0x20
  24:	mov	x1, x0
  28:	mov	w0, #0x8                   	// #8
  2c:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm6unwrapEP20LLVMOpaqueTargetData:

0000000000000000 <_ZN4llvm6unwrapEP20LLVMOpaqueTargetData>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm4wrapEPKNS_10DataLayoutE:

0000000000000000 <_ZN4llvm4wrapEPKNS_10DataLayoutE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm12StructLayout13getSizeInBitsEv:

0000000000000000 <_ZNK4llvm12StructLayout13getSizeInBitsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	lsl	x0, x0, #3
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm12StructLayout16getElementOffsetEj:

0000000000000000 <_ZNK4llvm12StructLayout16getElementOffsetEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w0, [x0, #12]
  18:	ubfx	x0, x0, #0, #31
  1c:	mov	w1, w0
  20:	ldr	w0, [sp, #20]
  24:	cmp	w0, w1
  28:	b.cc	4c <_ZNK4llvm12StructLayout16getElementOffsetEj+0x4c>  // b.lo, b.ul, b.last
  2c:	adrp	x0, 0 <_ZNK4llvm12StructLayout16getElementOffsetEj>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x260                 	// #608
  38:	adrp	x0, 0 <_ZNK4llvm12StructLayout16getElementOffsetEj>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm12StructLayout16getElementOffsetEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	ldr	w1, [sp, #20]
  54:	add	x1, x1, #0x2
  58:	ldr	x0, [x0, x1, lsl #3]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	mov	x1, #0x0                   	// #0
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x271                 	// #625
  38:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	nop
  50:	ldr	x0, [sp, #32]
  54:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  58:	cmp	w0, #0x10
  5c:	b.eq	1f8 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1f8>  // b.none
  60:	cmp	w0, #0x10
  64:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  68:	cmp	w0, #0xf
  6c:	b.eq	124 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x124>  // b.none
  70:	cmp	w0, #0xf
  74:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  78:	cmp	w0, #0xe
  7c:	b.eq	144 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x144>  // b.none
  80:	cmp	w0, #0xe
  84:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  88:	cmp	w0, #0xd
  8c:	b.eq	188 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x188>  // b.none
  90:	cmp	w0, #0xd
  94:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  98:	cmp	w0, #0xb
  9c:	b.eq	1a8 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1a8>  // b.none
  a0:	cmp	w0, #0xb
  a4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  a8:	cmp	w0, #0x9
  ac:	b.eq	1d4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1d4>  // b.none
  b0:	cmp	w0, #0x9
  b4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  b8:	cmp	w0, #0x7
  bc:	b.eq	10c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x10c>  // b.none
  c0:	cmp	w0, #0x7
  c4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  c8:	cmp	w0, #0x6
  cc:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  d0:	cmp	w0, #0x5
  d4:	b.ge	1e0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1e0>  // b.tcont
  d8:	cmp	w0, #0x4
  dc:	b.eq	1ec <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1ec>  // b.none
  e0:	cmp	w0, #0x4
  e4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  e8:	cmp	w0, #0x3
  ec:	b.eq	1d4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1d4>  // b.none
  f0:	cmp	w0, #0x3
  f4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  f8:	cmp	w0, #0x1
  fc:	b.eq	1bc <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1bc>  // b.none
 100:	cmp	w0, #0x2
 104:	b.eq	1c8 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1c8>  // b.none
 108:	b	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
 10c:	mov	w1, #0x0                   	// #0
 110:	ldr	x0, [sp, #40]
 114:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 118:	mov	w0, w0
 11c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 120:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 124:	ldr	x0, [sp, #32]
 128:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 12c:	mov	w1, w0
 130:	ldr	x0, [sp, #40]
 134:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 138:	mov	w0, w0
 13c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 140:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 144:	ldr	x0, [sp, #32]
 148:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 14c:	str	x0, [sp, #104]
 150:	ldr	x0, [sp, #104]
 154:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 158:	mov	x19, x0
 15c:	ldr	x0, [sp, #104]
 160:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 164:	mov	x1, x0
 168:	ldr	x0, [sp, #40]
 16c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 170:	stp	x0, x1, [sp, #56]
 174:	add	x0, sp, #0x38
 178:	mov	x1, x0
 17c:	mov	x0, x19
 180:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 184:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 188:	ldr	x0, [sp, #32]
 18c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 190:	mov	x1, x0
 194:	ldr	x0, [sp, #40]
 198:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 19c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1a0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1a4:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1a8:	ldr	x0, [sp, #32]
 1ac:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1b0:	mov	w0, w0
 1b4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1b8:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1bc:	mov	x0, #0x10                  	// #16
 1c0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1c4:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1c8:	mov	x0, #0x20                  	// #32
 1cc:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1d0:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1d4:	mov	x0, #0x40                  	// #64
 1d8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1dc:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1e0:	mov	x0, #0x80                  	// #128
 1e4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1e8:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1ec:	mov	x0, #0x50                  	// #80
 1f0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1f4:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1f8:	ldr	x0, [sp, #32]
 1fc:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 200:	str	x0, [sp, #120]
 204:	ldr	x0, [sp, #120]
 208:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 20c:	str	x0, [sp, #48]
 210:	ldr	w0, [sp, #48]
 214:	mov	w19, w0
 218:	ldr	x0, [sp, #120]
 21c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 220:	mov	x1, x0
 224:	ldr	x0, [sp, #40]
 228:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 22c:	stp	x0, x1, [sp, #72]
 230:	add	x0, sp, #0x48
 234:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 238:	mul	x0, x19, x0
 23c:	str	x0, [sp, #112]
 240:	ldrb	w1, [sp, #52]
 244:	add	x0, sp, #0x58
 248:	mov	w2, w1
 24c:	ldr	x1, [sp, #112]
 250:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 254:	ldp	x0, x1, [sp, #88]
 258:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 25c:	mov	w2, #0x298                 	// #664
 260:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 264:	add	x1, x0, #0x0
 268:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 274:	ldr	x19, [sp, #16]
 278:	ldp	x29, x30, [sp], #128
 27c:	ret

Disassembly of section .text._ZN4llvm6unwrapEP16LLVMOpaqueModule:

0000000000000000 <_ZN4llvm6unwrapEP16LLVMOpaqueModule>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6unwrapEP22LLVMOpaquePassRegistry:

0000000000000000 <_ZN4llvm6unwrapEP22LLVMOpaquePassRegistry>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6unwrapEP21LLVMOpaquePassManager:

0000000000000000 <_ZN4llvm6unwrapEP21LLVMOpaquePassManager>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._Z6unwrapP32LLVMOpaqueTargetLibraryInfotData:

0000000000000000 <_Z6unwrapP32LLVMOpaqueTargetLibraryInfotData>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5AlignEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5AlignEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue:

0000000000000000 <_ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue>
  14:	bl	0 <_ZN4llvm6unwrapINS_14GlobalVariableEEEPT_P15LLVMOpaqueValue>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType:

0000000000000000 <_ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType>
  14:	bl	0 <_ZN4llvm6unwrapINS_10StructTypeEEEPT_P14LLVMOpaqueType>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #1]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIjEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIhEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_14GlobalVariableENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm3isaINS_14GlobalVariableEPNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14GlobalVariableEPNS_5ValueEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_14GlobalVariableEPNS_5ValueEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_14GlobalVariableEPNS_5ValueES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_14GlobalVariableEPNS_5ValueES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPNS_5ValueEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_5ValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_5ValueES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_5ValueEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

TargetIntrinsicInfo.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm19TargetIntrinsicInfoC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	adrp	x0, 0 <_ZN4llvm19TargetIntrinsicInfoC1Ev>
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

0000000000000028 <_ZN4llvm19TargetIntrinsicInfoD1Ev>:
  28:	sub	sp, sp, #0x10
  2c:	str	x0, [sp, #8]
  30:	adrp	x0, 0 <_ZN4llvm19TargetIntrinsicInfoC1Ev>
  34:	ldr	x0, [x0]
  38:	add	x1, x0, #0x10
  3c:	ldr	x0, [sp, #8]
  40:	str	x1, [x0]
  44:	nop
  48:	add	sp, sp, #0x10
  4c:	ret

0000000000000050 <_ZN4llvm19TargetIntrinsicInfoD0Ev>:
  50:	stp	x29, x30, [sp, #-32]!
  54:	mov	x29, sp
  58:	str	x0, [sp, #24]
  5c:	ldr	x0, [sp, #24]
  60:	bl	28 <_ZN4llvm19TargetIntrinsicInfoD1Ev>
  64:	mov	x1, #0x8                   	// #8
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZdlPvm>
  70:	ldp	x29, x30, [sp], #32
  74:	ret

0000000000000078 <_ZNK4llvm19TargetIntrinsicInfo14getIntrinsicIDEPKNS_8FunctionE>:
  78:	stp	x29, x30, [sp, #-64]!
  7c:	mov	x29, sp
  80:	stp	x19, x20, [sp, #16]
  84:	str	x0, [sp, #40]
  88:	str	x1, [sp, #32]
  8c:	ldr	x0, [sp, #32]
  90:	bl	0 <_ZNK4llvm5Value12getValueNameEv>
  94:	str	x0, [sp, #56]
  98:	ldr	x0, [sp, #56]
  9c:	cmp	x0, #0x0
  a0:	b.ne	ac <_ZNK4llvm19TargetIntrinsicInfo14getIntrinsicIDEPKNS_8FunctionE+0x34>  // b.any
  a4:	mov	w0, #0x0                   	// #0
  a8:	b	e4 <_ZNK4llvm19TargetIntrinsicInfo14getIntrinsicIDEPKNS_8FunctionE+0x6c>
  ac:	ldr	x0, [sp, #40]
  b0:	ldr	x0, [x0]
  b4:	add	x0, x0, #0x18
  b8:	ldr	x19, [x0]
  bc:	ldr	x0, [sp, #56]
  c0:	bl	0 <_ZN4llvm19TargetIntrinsicInfoC1Ev>
  c4:	mov	x20, x0
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZN4llvm19TargetIntrinsicInfoC1Ev>
  d0:	mov	w2, w0
  d4:	mov	x1, x20
  d8:	ldr	x0, [sp, #40]
  dc:	blr	x19
  e0:	nop
  e4:	ldp	x19, x20, [sp, #16]
  e8:	ldp	x29, x30, [sp], #64
  ec:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIPNS_5ValueEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIPNS_5ValueEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

TargetLoweringObjectFile.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	ldr	x0, [sp, #72]
  20:	ldr	x1, [sp, #64]
  24:	str	x1, [x0, #800]
  28:	ldr	x0, [sp, #72]
  2c:	ldr	x19, [x0, #808]
  30:	cmp	x19, #0x0
  34:	b.eq	4c <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE+0x4c>  // b.none
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
  40:	mov	x1, #0x20                  	// #32
  44:	mov	x0, x19
  48:	bl	0 <_ZdlPvm>
  4c:	mov	x0, #0x20                  	// #32
  50:	bl	0 <_Znwm>
  54:	mov	x19, x0
  58:	str	xzr, [x19]
  5c:	str	xzr, [x19, #8]
  60:	str	wzr, [x19, #16]
  64:	str	wzr, [x19, #20]
  68:	str	wzr, [x19, #24]
  6c:	mov	x0, x19
  70:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
  74:	ldr	x0, [sp, #72]
  78:	str	x19, [x0, #808]
  7c:	ldr	x0, [sp, #72]
  80:	add	x19, x0, #0x8
  84:	ldr	x0, [sp, #56]
  88:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
  8c:	mov	x21, x0
  90:	ldr	x0, [sp, #56]
  94:	bl	0 <_ZNK4llvm13TargetMachine21isPositionIndependentEv>
  98:	and	w22, w0, #0xff
  9c:	ldr	x0, [sp, #72]
  a0:	ldr	x20, [x0, #800]
  a4:	ldr	x0, [sp, #56]
  a8:	bl	0 <_ZNK4llvm13TargetMachine12getCodeModelEv>
  ac:	cmp	w0, #0x4
  b0:	cset	w0, eq  // eq = none
  b4:	and	w0, w0, #0xff
  b8:	mov	w4, w0
  bc:	mov	x3, x20
  c0:	mov	w2, w22
  c4:	mov	x1, x21
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm16MCObjectFileInfo20InitMCObjectFileInfoERKNS_6TripleEbRNS_9MCContextEb>
  d0:	ldr	x0, [sp, #72]
  d4:	str	wzr, [x0, #828]
  d8:	ldr	x0, [sp, #72]
  dc:	ldr	w1, [x0, #828]
  e0:	ldr	x0, [sp, #72]
  e4:	str	w1, [x0, #824]
  e8:	ldr	x0, [sp, #72]
  ec:	ldr	w1, [x0, #824]
  f0:	ldr	x0, [sp, #72]
  f4:	str	w1, [x0, #820]
  f8:	ldr	x0, [sp, #72]
  fc:	mov	w1, #0x1                   	// #1
 100:	str	w1, [x0, #832]
 104:	nop
 108:	ldp	x19, x20, [sp, #16]
 10c:	ldp	x21, x22, [sp, #32]
 110:	ldp	x29, x30, [sp], #80
 114:	ret

0000000000000118 <_ZN4llvm24TargetLoweringObjectFileD1Ev>:
 118:	stp	x29, x30, [sp, #-48]!
 11c:	mov	x29, sp
 120:	str	x19, [sp, #16]
 124:	str	x0, [sp, #40]
 128:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 12c:	ldr	x0, [x0]
 130:	add	x1, x0, #0x10
 134:	ldr	x0, [sp, #40]
 138:	str	x1, [x0]
 13c:	ldr	x0, [sp, #40]
 140:	ldr	x19, [x0, #808]
 144:	cmp	x19, #0x0
 148:	b.eq	160 <_ZN4llvm24TargetLoweringObjectFileD1Ev+0x48>  // b.none
 14c:	mov	x0, x19
 150:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 154:	mov	x1, #0x20                  	// #32
 158:	mov	x0, x19
 15c:	bl	0 <_ZdlPvm>
 160:	ldr	x0, [sp, #40]
 164:	add	x0, x0, #0x8
 168:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 16c:	nop
 170:	ldr	x19, [sp, #16]
 174:	ldp	x29, x30, [sp], #48
 178:	ret

000000000000017c <_ZN4llvm24TargetLoweringObjectFileD0Ev>:
 17c:	stp	x29, x30, [sp, #-32]!
 180:	mov	x29, sp
 184:	str	x0, [sp, #24]
 188:	ldr	x0, [sp, #24]
 18c:	bl	118 <_ZN4llvm24TargetLoweringObjectFileD1Ev>
 190:	mov	x1, #0x358                 	// #856
 194:	ldr	x0, [sp, #24]
 198:	bl	0 <_ZdlPvm>
 19c:	ldp	x29, x30, [sp], #32
 1a0:	ret

00000000000001a4 <_ZL13isNullOrUndefPKN4llvm8ConstantE>:
 1a4:	stp	x29, x30, [sp, #-80]!
 1a8:	mov	x29, sp
 1ac:	str	x0, [sp, #24]
 1b0:	ldr	x0, [sp, #24]
 1b4:	bl	0 <_ZNK4llvm8Constant11isNullValueEv>
 1b8:	and	w0, w0, #0xff
 1bc:	cmp	w0, #0x0
 1c0:	b.ne	1d8 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x34>  // b.any
 1c4:	add	x0, sp, #0x18
 1c8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 1cc:	and	w0, w0, #0xff
 1d0:	cmp	w0, #0x0
 1d4:	b.eq	1e0 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x3c>  // b.none
 1d8:	mov	w0, #0x1                   	// #1
 1dc:	b	1e4 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x40>
 1e0:	mov	w0, #0x0                   	// #0
 1e4:	cmp	w0, #0x0
 1e8:	b.eq	1f4 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x50>  // b.none
 1ec:	mov	w0, #0x1                   	// #1
 1f0:	b	2a0 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xfc>
 1f4:	add	x0, sp, #0x18
 1f8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 1fc:	and	w0, w0, #0xff
 200:	eor	w0, w0, #0x1
 204:	and	w0, w0, #0xff
 208:	cmp	w0, #0x0
 20c:	b.eq	218 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0x74>  // b.none
 210:	mov	w0, #0x0                   	// #0
 214:	b	2a0 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xfc>
 218:	ldr	x0, [sp, #24]
 21c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 220:	stp	x0, x1, [sp, #48]
 224:	add	x0, sp, #0x30
 228:	str	x0, [sp, #72]
 22c:	ldr	x0, [sp, #72]
 230:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 234:	str	x0, [sp, #40]
 238:	ldr	x0, [sp, #72]
 23c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 240:	str	x0, [sp, #32]
 244:	add	x1, sp, #0x20
 248:	add	x0, sp, #0x28
 24c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 250:	and	w0, w0, #0xff
 254:	cmp	w0, #0x0
 258:	b.eq	29c <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xf8>  // b.none
 25c:	add	x0, sp, #0x28
 260:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 264:	str	x0, [sp, #64]
 268:	ldr	x0, [sp, #64]
 26c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 270:	bl	1a4 <_ZL13isNullOrUndefPKN4llvm8ConstantE>
 274:	and	w0, w0, #0xff
 278:	eor	w0, w0, #0x1
 27c:	and	w0, w0, #0xff
 280:	cmp	w0, #0x0
 284:	b.eq	290 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xec>  // b.none
 288:	mov	w0, #0x0                   	// #0
 28c:	b	2a0 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xfc>
 290:	add	x0, sp, #0x28
 294:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 298:	b	244 <_ZL13isNullOrUndefPKN4llvm8ConstantE+0xa0>
 29c:	mov	w0, #0x1                   	// #1
 2a0:	ldp	x29, x30, [sp], #80
 2a4:	ret

00000000000002a8 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE>:
 2a8:	stp	x29, x30, [sp, #-48]!
 2ac:	mov	x29, sp
 2b0:	str	x0, [sp, #24]
 2b4:	ldr	x0, [sp, #24]
 2b8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 2bc:	str	x0, [sp, #40]
 2c0:	ldr	x0, [sp, #40]
 2c4:	bl	1a4 <_ZL13isNullOrUndefPKN4llvm8ConstantE>
 2c8:	and	w0, w0, #0xff
 2cc:	eor	w0, w0, #0x1
 2d0:	and	w0, w0, #0xff
 2d4:	cmp	w0, #0x0
 2d8:	b.eq	2e4 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x3c>  // b.none
 2dc:	mov	w0, #0x0                   	// #0
 2e0:	b	320 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x78>
 2e4:	ldr	x0, [sp, #24]
 2e8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 2ec:	and	w0, w0, #0xff
 2f0:	cmp	w0, #0x0
 2f4:	b.eq	300 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x58>  // b.none
 2f8:	mov	w0, #0x0                   	// #0
 2fc:	b	320 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x78>
 300:	ldr	x0, [sp, #24]
 304:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 308:	and	w0, w0, #0xff
 30c:	cmp	w0, #0x0
 310:	b.eq	31c <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x74>  // b.none
 314:	mov	w0, #0x0                   	// #0
 318:	b	320 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE+0x78>
 31c:	mov	w0, #0x1                   	// #1
 320:	ldp	x29, x30, [sp], #48
 324:	ret

0000000000000328 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE>:
 328:	stp	x29, x30, [sp, #-64]!
 32c:	mov	x29, sp
 330:	str	x0, [sp, #24]
 334:	ldr	x0, [sp, #24]
 338:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 33c:	str	x0, [sp, #48]
 340:	ldr	x0, [sp, #48]
 344:	cmp	x0, #0x0
 348:	b.eq	40c <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0xe4>  // b.none
 34c:	ldr	x0, [sp, #48]
 350:	bl	0 <_ZNK4llvm22ConstantDataSequential14getNumElementsEv>
 354:	str	w0, [sp, #44]
 358:	ldr	w0, [sp, #44]
 35c:	cmp	w0, #0x0
 360:	b.ne	384 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x5c>  // b.any
 364:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 368:	add	x3, x0, #0x0
 36c:	mov	w2, #0x61                  	// #97
 370:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 374:	add	x1, x0, #0x0
 378:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 37c:	add	x0, x0, #0x0
 380:	bl	0 <__assert_fail>
 384:	ldr	w0, [sp, #44]
 388:	sub	w0, w0, #0x1
 38c:	mov	w1, w0
 390:	ldr	x0, [sp, #48]
 394:	bl	0 <_ZNK4llvm22ConstantDataSequential19getElementAsIntegerEj>
 398:	cmp	x0, #0x0
 39c:	cset	w0, ne  // ne = any
 3a0:	and	w0, w0, #0xff
 3a4:	cmp	w0, #0x0
 3a8:	b.eq	3b4 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x8c>  // b.none
 3ac:	mov	w0, #0x0                   	// #0
 3b0:	b	444 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x11c>
 3b4:	str	wzr, [sp, #60]
 3b8:	ldr	w0, [sp, #44]
 3bc:	sub	w0, w0, #0x1
 3c0:	ldr	w1, [sp, #60]
 3c4:	cmp	w1, w0
 3c8:	b.eq	404 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0xdc>  // b.none
 3cc:	ldr	w1, [sp, #60]
 3d0:	ldr	x0, [sp, #48]
 3d4:	bl	0 <_ZNK4llvm22ConstantDataSequential19getElementAsIntegerEj>
 3d8:	cmp	x0, #0x0
 3dc:	cset	w0, eq  // eq = none
 3e0:	and	w0, w0, #0xff
 3e4:	cmp	w0, #0x0
 3e8:	b.eq	3f4 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0xcc>  // b.none
 3ec:	mov	w0, #0x0                   	// #0
 3f0:	b	444 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x11c>
 3f4:	ldr	w0, [sp, #60]
 3f8:	add	w0, w0, #0x1
 3fc:	str	w0, [sp, #60]
 400:	b	3b8 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x90>
 404:	mov	w0, #0x1                   	// #1
 408:	b	444 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x11c>
 40c:	add	x0, sp, #0x18
 410:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 414:	and	w0, w0, #0xff
 418:	cmp	w0, #0x0
 41c:	b.eq	440 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x118>  // b.none
 420:	ldr	x0, [sp, #24]
 424:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 428:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 42c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 430:	cmp	x0, #0x1
 434:	cset	w0, eq  // eq = none
 438:	and	w0, w0, #0xff
 43c:	b	444 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE+0x11c>
 440:	mov	w0, #0x0                   	// #0
 444:	ldp	x29, x30, [sp], #64
 448:	ret

000000000000044c <_ZNK4llvm24TargetLoweringObjectFile28getSymbolWithGlobalValueBaseEPKNS_11GlobalValueENS_9StringRefERKNS_13TargetMachineE>:
 44c:	stp	x29, x30, [sp, #-192]!
 450:	mov	x29, sp
 454:	str	x19, [sp, #16]
 458:	str	x0, [sp, #72]
 45c:	str	x1, [sp, #64]
 460:	stp	x2, x3, [sp, #48]
 464:	str	x4, [sp, #40]
 468:	add	x0, sp, #0x30
 46c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 470:	and	w0, w0, #0xff
 474:	eor	w0, w0, #0x1
 478:	and	w0, w0, #0xff
 47c:	cmp	w0, #0x0
 480:	b.ne	4a4 <_ZNK4llvm24TargetLoweringObjectFile28getSymbolWithGlobalValueBaseEPKNS_11GlobalValueENS_9StringRefERKNS_13TargetMachineE+0x58>  // b.any
 484:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 488:	add	x3, x0, #0x0
 48c:	mov	w2, #0x76                  	// #118
 490:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 494:	add	x1, x0, #0x0
 498:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 49c:	add	x0, x0, #0x0
 4a0:	bl	0 <__assert_fail>
 4a4:	add	x0, sp, #0x58
 4a8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 4ac:	ldr	x0, [sp, #64]
 4b0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 4b4:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
 4b8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 4bc:	add	x3, sp, #0x58
 4c0:	mov	x2, x1
 4c4:	mov	x1, x0
 4c8:	mov	x0, x3
 4cc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 4d0:	ldr	x0, [sp, #72]
 4d4:	ldr	x1, [x0, #808]
 4d8:	add	x0, sp, #0x58
 4dc:	mov	w4, #0x0                   	// #0
 4e0:	mov	x3, x1
 4e4:	ldr	x2, [sp, #64]
 4e8:	mov	x1, x0
 4ec:	ldr	x0, [sp, #40]
 4f0:	bl	0 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb>
 4f4:	add	x0, sp, #0x30
 4f8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 4fc:	mov	x19, x0
 500:	add	x0, sp, #0x30
 504:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 508:	mov	x1, x0
 50c:	add	x0, sp, #0x58
 510:	mov	x2, x1
 514:	mov	x1, x19
 518:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 51c:	ldr	x0, [sp, #72]
 520:	ldr	x19, [x0, #800]
 524:	add	x1, sp, #0x58
 528:	add	x0, sp, #0xa8
 52c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 530:	add	x0, sp, #0xa8
 534:	mov	x1, x0
 538:	mov	x0, x19
 53c:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 540:	mov	x19, x0
 544:	nop
 548:	add	x0, sp, #0x58
 54c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 550:	mov	x0, x19
 554:	ldr	x19, [sp, #16]
 558:	ldp	x29, x30, [sp], #192
 55c:	ret

0000000000000560 <_ZNK4llvm24TargetLoweringObjectFile23getCFIPersonalitySymbolEPKNS_11GlobalValueERKNS_13TargetMachineEPNS_17MachineModuleInfoE>:
 560:	stp	x29, x30, [sp, #-48]!
 564:	mov	x29, sp
 568:	str	x0, [sp, #40]
 56c:	str	x1, [sp, #32]
 570:	str	x2, [sp, #24]
 574:	str	x3, [sp, #16]
 578:	ldr	x1, [sp, #32]
 57c:	ldr	x0, [sp, #24]
 580:	bl	0 <_ZNK4llvm13TargetMachine9getSymbolEPKNS_11GlobalValueE>
 584:	ldp	x29, x30, [sp], #48
 588:	ret

000000000000058c <_ZNK4llvm24TargetLoweringObjectFile20emitPersonalityValueERNS_10MCStreamerERKNS_10DataLayoutEPKNS_8MCSymbolE>:
 58c:	sub	sp, sp, #0x20
 590:	str	x0, [sp, #24]
 594:	str	x1, [sp, #16]
 598:	str	x2, [sp, #8]
 59c:	str	x3, [sp]
 5a0:	nop
 5a4:	add	sp, sp, #0x20
 5a8:	ret

00000000000005ac <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE>:
 5ac:	stp	x29, x30, [sp, #-112]!
 5b0:	mov	x29, sp
 5b4:	str	x19, [sp, #16]
 5b8:	str	x0, [sp, #40]
 5bc:	str	x1, [sp, #32]
 5c0:	ldr	x0, [sp, #40]
 5c4:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
 5c8:	and	w0, w0, #0xff
 5cc:	eor	w0, w0, #0x1
 5d0:	and	w0, w0, #0xff
 5d4:	cmp	w0, #0x0
 5d8:	b.eq	5f8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x4c>  // b.none
 5dc:	ldr	x0, [sp, #40]
 5e0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 5e4:	and	w0, w0, #0xff
 5e8:	eor	w0, w0, #0x1
 5ec:	and	w0, w0, #0xff
 5f0:	cmp	w0, #0x0
 5f4:	b.ne	618 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x6c>  // b.any
 5f8:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 5fc:	add	x3, x0, #0x0
 600:	mov	w2, #0x91                  	// #145
 604:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 608:	add	x1, x0, #0x0
 60c:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 610:	add	x0, x0, #0x0
 614:	bl	0 <__assert_fail>
 618:	nop
 61c:	add	x0, sp, #0x28
 620:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 624:	and	w0, w0, #0xff
 628:	cmp	w0, #0x0
 62c:	b.eq	638 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x8c>  // b.none
 630:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 634:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 638:	ldr	x0, [sp, #40]
 63c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 640:	str	x0, [sp, #104]
 644:	ldr	x0, [sp, #104]
 648:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 64c:	and	w0, w0, #0xff
 650:	cmp	w0, #0x0
 654:	b.eq	6a8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xfc>  // b.none
 658:	ldr	x0, [sp, #104]
 65c:	bl	2a8 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE>
 660:	and	w0, w0, #0xff
 664:	cmp	w0, #0x0
 668:	b.eq	68c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xe0>  // b.none
 66c:	ldr	x0, [sp, #32]
 670:	ldrb	w0, [x0, #776]
 674:	and	w0, w0, #0xffffff80
 678:	and	w0, w0, #0xff
 67c:	cmp	w0, #0x0
 680:	b.ne	68c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xe0>  // b.any
 684:	mov	w0, #0x1                   	// #1
 688:	b	690 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xe4>
 68c:	mov	w0, #0x0                   	// #0
 690:	cmp	w0, #0x0
 694:	b.eq	6a0 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0xf4>  // b.none
 698:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 69c:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 6a0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 6a4:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 6a8:	ldr	x0, [sp, #104]
 6ac:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 6b0:	and	w0, w0, #0xff
 6b4:	cmp	w0, #0x0
 6b8:	b.eq	6c4 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x118>  // b.none
 6bc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 6c0:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 6c4:	ldr	x0, [sp, #104]
 6c8:	bl	2a8 <_ZL16isSuitableForBSSPKN4llvm14GlobalVariableE>
 6cc:	and	w0, w0, #0xff
 6d0:	cmp	w0, #0x0
 6d4:	b.eq	6f8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x14c>  // b.none
 6d8:	ldr	x0, [sp, #32]
 6dc:	ldrb	w0, [x0, #776]
 6e0:	and	w0, w0, #0xffffff80
 6e4:	and	w0, w0, #0xff
 6e8:	cmp	w0, #0x0
 6ec:	b.ne	6f8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x14c>  // b.any
 6f0:	mov	w0, #0x1                   	// #1
 6f4:	b	6fc <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x150>
 6f8:	mov	w0, #0x0                   	// #0
 6fc:	cmp	w0, #0x0
 700:	b.eq	744 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x198>  // b.none
 704:	ldr	x0, [sp, #104]
 708:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 70c:	and	w0, w0, #0xff
 710:	cmp	w0, #0x0
 714:	b.eq	720 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x174>  // b.none
 718:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 71c:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 720:	ldr	x0, [sp, #104]
 724:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 728:	and	w0, w0, #0xff
 72c:	cmp	w0, #0x0
 730:	b.eq	73c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x190>  // b.none
 734:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 738:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 73c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 740:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 744:	ldr	x0, [sp, #104]
 748:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 74c:	and	w0, w0, #0xff
 750:	cmp	w0, #0x0
 754:	b.eq	990 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e4>  // b.none
 758:	ldr	x0, [sp, #104]
 75c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 760:	str	x0, [sp, #96]
 764:	ldr	x0, [sp, #96]
 768:	bl	0 <_ZNK4llvm8Constant15needsRelocationEv>
 76c:	and	w0, w0, #0xff
 770:	eor	w0, w0, #0x1
 774:	and	w0, w0, #0xff
 778:	cmp	w0, #0x0
 77c:	b.eq	944 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x398>  // b.none
 780:	ldr	x0, [sp, #104]
 784:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 788:	and	w0, w0, #0xff
 78c:	eor	w0, w0, #0x1
 790:	and	w0, w0, #0xff
 794:	cmp	w0, #0x0
 798:	b.eq	7a4 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x1f8>  // b.none
 79c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 7a0:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 7a4:	ldr	x0, [sp, #96]
 7a8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 7ac:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 7b0:	str	x0, [sp, #80]
 7b4:	ldr	x0, [sp, #80]
 7b8:	cmp	x0, #0x0
 7bc:	b.eq	8b8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x30c>  // b.none
 7c0:	ldr	x0, [sp, #80]
 7c4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 7c8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 7cc:	str	x0, [sp, #72]
 7d0:	ldr	x0, [sp, #72]
 7d4:	cmp	x0, #0x0
 7d8:	b.eq	8b8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x30c>  // b.none
 7dc:	ldr	x0, [sp, #72]
 7e0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 7e4:	cmp	w0, #0x8
 7e8:	b.eq	80c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x260>  // b.none
 7ec:	ldr	x0, [sp, #72]
 7f0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 7f4:	cmp	w0, #0x10
 7f8:	b.eq	80c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x260>  // b.none
 7fc:	ldr	x0, [sp, #72]
 800:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 804:	cmp	w0, #0x20
 808:	b.ne	828 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x27c>  // b.any
 80c:	ldr	x0, [sp, #96]
 810:	bl	328 <_ZL22IsNullTerminatedStringPKN4llvm8ConstantE>
 814:	and	w0, w0, #0xff
 818:	cmp	w0, #0x0
 81c:	b.eq	828 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x27c>  // b.none
 820:	mov	w0, #0x1                   	// #1
 824:	b	82c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x280>
 828:	mov	w0, #0x0                   	// #0
 82c:	cmp	w0, #0x0
 830:	b.eq	8b8 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x30c>  // b.none
 834:	ldr	x0, [sp, #72]
 838:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 83c:	cmp	w0, #0x8
 840:	cset	w0, eq  // eq = none
 844:	and	w0, w0, #0xff
 848:	cmp	w0, #0x0
 84c:	b.eq	858 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x2ac>  // b.none
 850:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 854:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 858:	ldr	x0, [sp, #72]
 85c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 860:	cmp	w0, #0x10
 864:	cset	w0, eq  // eq = none
 868:	and	w0, w0, #0xff
 86c:	cmp	w0, #0x0
 870:	b.eq	87c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x2d0>  // b.none
 874:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 878:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 87c:	ldr	x0, [sp, #72]
 880:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 884:	cmp	w0, #0x20
 888:	b.eq	8ac <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x300>  // b.none
 88c:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 890:	add	x3, x0, #0x0
 894:	mov	w2, #0xcb                  	// #203
 898:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 89c:	add	x1, x0, #0x0
 8a0:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 8a4:	add	x0, x0, #0x0
 8a8:	bl	0 <__assert_fail>
 8ac:	nop
 8b0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 8b4:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 8b8:	ldr	x0, [sp, #104]
 8bc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 8c0:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
 8c4:	mov	x19, x0
 8c8:	ldr	x0, [sp, #96]
 8cc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 8d0:	mov	x1, x0
 8d4:	mov	x0, x19
 8d8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 8dc:	stp	x0, x1, [sp, #56]
 8e0:	add	x0, sp, #0x38
 8e4:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 8e8:	cmp	x0, #0x20
 8ec:	b.eq	934 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x388>  // b.none
 8f0:	cmp	x0, #0x20
 8f4:	b.hi	93c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x390>  // b.pmore
 8f8:	cmp	x0, #0x10
 8fc:	b.eq	92c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x380>  // b.none
 900:	cmp	x0, #0x10
 904:	b.hi	93c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x390>  // b.pmore
 908:	cmp	x0, #0x4
 90c:	b.eq	91c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x370>  // b.none
 910:	cmp	x0, #0x8
 914:	b.eq	924 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x378>  // b.none
 918:	b	93c <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x390>
 91c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 920:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 924:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 928:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 92c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 930:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 934:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 938:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 93c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 940:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 944:	ldr	x0, [sp, #32]
 948:	bl	0 <_ZNK4llvm13TargetMachine18getRelocationModelEv>
 94c:	str	w0, [sp, #92]
 950:	ldr	w0, [sp, #92]
 954:	cmp	w0, #0x0
 958:	b.eq	980 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3d4>  // b.none
 95c:	ldr	w0, [sp, #92]
 960:	cmp	w0, #0x3
 964:	b.eq	980 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3d4>  // b.none
 968:	ldr	w0, [sp, #92]
 96c:	cmp	w0, #0x4
 970:	b.eq	980 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3d4>  // b.none
 974:	ldr	w0, [sp, #92]
 978:	cmp	w0, #0x5
 97c:	b.ne	988 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3dc>  // b.any
 980:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 984:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 988:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 98c:	b	994 <_ZN4llvm24TargetLoweringObjectFile16getKindForGlobalEPKNS_12GlobalObjectERKNS_13TargetMachineE+0x3e8>
 990:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 994:	ldr	x19, [sp, #16]
 998:	ldp	x29, x30, [sp], #112
 99c:	ret

00000000000009a0 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE>:
 9a0:	stp	x29, x30, [sp, #-160]!
 9a4:	mov	x29, sp
 9a8:	str	x0, [sp, #40]
 9ac:	str	x1, [sp, #32]
 9b0:	str	w2, [sp, #24]
 9b4:	str	x3, [sp, #16]
 9b8:	ldr	x0, [sp, #32]
 9bc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 9c0:	and	w0, w0, #0xff
 9c4:	cmp	w0, #0x0
 9c8:	b.eq	9f4 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x54>  // b.none
 9cc:	ldr	x0, [sp, #40]
 9d0:	ldr	x0, [x0]
 9d4:	add	x0, x0, #0x50
 9d8:	ldr	x4, [x0]
 9dc:	ldr	x3, [sp, #16]
 9e0:	ldr	w2, [sp, #24]
 9e4:	ldr	x1, [sp, #32]
 9e8:	ldr	x0, [sp, #40]
 9ec:	blr	x4
 9f0:	b	be8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x248>
 9f4:	ldr	x0, [sp, #32]
 9f8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 9fc:	str	x0, [sp, #152]
 a00:	ldr	x0, [sp, #152]
 a04:	cmp	x0, #0x0
 a08:	b.eq	b54 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x1b4>  // b.none
 a0c:	ldr	x0, [sp, #152]
 a10:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 a14:	str	x0, [sp, #56]
 a18:	add	x2, sp, #0x40
 a1c:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 a20:	add	x1, x0, #0x0
 a24:	mov	x0, x2
 a28:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 a2c:	add	x0, sp, #0x38
 a30:	ldp	x1, x2, [sp, #64]
 a34:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
 a38:	and	w0, w0, #0xff
 a3c:	cmp	w0, #0x0
 a40:	b.eq	a58 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0xb8>  // b.none
 a44:	add	x0, sp, #0x18
 a48:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 a4c:	and	w0, w0, #0xff
 a50:	cmp	w0, #0x0
 a54:	b.ne	b18 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x178>  // b.any
 a58:	add	x2, sp, #0x50
 a5c:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 a60:	add	x1, x0, #0x0
 a64:	mov	x0, x2
 a68:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 a6c:	add	x0, sp, #0x38
 a70:	ldp	x1, x2, [sp, #80]
 a74:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
 a78:	and	w0, w0, #0xff
 a7c:	cmp	w0, #0x0
 a80:	b.eq	a98 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0xf8>  // b.none
 a84:	add	x0, sp, #0x18
 a88:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 a8c:	and	w0, w0, #0xff
 a90:	cmp	w0, #0x0
 a94:	b.ne	b18 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x178>  // b.any
 a98:	add	x2, sp, #0x60
 a9c:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 aa0:	add	x1, x0, #0x0
 aa4:	mov	x0, x2
 aa8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 aac:	add	x0, sp, #0x38
 ab0:	ldp	x1, x2, [sp, #96]
 ab4:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
 ab8:	and	w0, w0, #0xff
 abc:	cmp	w0, #0x0
 ac0:	b.eq	ad8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x138>  // b.none
 ac4:	add	x0, sp, #0x18
 ac8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 acc:	and	w0, w0, #0xff
 ad0:	cmp	w0, #0x0
 ad4:	b.ne	b18 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x178>  // b.any
 ad8:	add	x2, sp, #0x70
 adc:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 ae0:	add	x1, x0, #0x0
 ae4:	mov	x0, x2
 ae8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 aec:	add	x0, sp, #0x38
 af0:	ldp	x1, x2, [sp, #112]
 af4:	bl	0 <_ZNK4llvm12AttributeSet12hasAttributeENS_9StringRefE>
 af8:	and	w0, w0, #0xff
 afc:	cmp	w0, #0x0
 b00:	b.eq	b20 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x180>  // b.none
 b04:	add	x0, sp, #0x18
 b08:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 b0c:	and	w0, w0, #0xff
 b10:	cmp	w0, #0x0
 b14:	b.eq	b20 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x180>  // b.none
 b18:	mov	w0, #0x1                   	// #1
 b1c:	b	b24 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x184>
 b20:	mov	w0, #0x0                   	// #0
 b24:	cmp	w0, #0x0
 b28:	b.eq	b54 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x1b4>  // b.none
 b2c:	ldr	x0, [sp, #40]
 b30:	ldr	x0, [x0]
 b34:	add	x0, x0, #0x50
 b38:	ldr	x4, [x0]
 b3c:	ldr	x3, [sp, #16]
 b40:	ldr	w2, [sp, #24]
 b44:	ldr	x1, [sp, #32]
 b48:	ldr	x0, [sp, #40]
 b4c:	blr	x4
 b50:	b	be8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x248>
 b54:	ldr	x0, [sp, #32]
 b58:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 b5c:	str	x0, [sp, #144]
 b60:	ldr	x0, [sp, #144]
 b64:	cmp	x0, #0x0
 b68:	b.eq	bc0 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x220>  // b.none
 b6c:	add	x2, sp, #0x80
 b70:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 b74:	add	x1, x0, #0x0
 b78:	mov	x0, x2
 b7c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 b80:	ldp	x1, x2, [sp, #128]
 b84:	ldr	x0, [sp, #144]
 b88:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 b8c:	and	w0, w0, #0xff
 b90:	cmp	w0, #0x0
 b94:	b.eq	bc0 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x220>  // b.none
 b98:	ldr	x0, [sp, #40]
 b9c:	ldr	x0, [x0]
 ba0:	add	x0, x0, #0x50
 ba4:	ldr	x4, [x0]
 ba8:	ldr	x3, [sp, #16]
 bac:	ldr	w2, [sp, #24]
 bb0:	ldr	x1, [sp, #32]
 bb4:	ldr	x0, [sp, #40]
 bb8:	blr	x4
 bbc:	b	be8 <_ZNK4llvm24TargetLoweringObjectFile16SectionForGlobalEPKNS_12GlobalObjectENS_11SectionKindERKNS_13TargetMachineE+0x248>
 bc0:	ldr	x0, [sp, #40]
 bc4:	ldr	x0, [x0]
 bc8:	add	x0, x0, #0xa8
 bcc:	ldr	x4, [x0]
 bd0:	ldr	x3, [sp, #16]
 bd4:	ldr	w2, [sp, #24]
 bd8:	ldr	x1, [sp, #32]
 bdc:	ldr	x0, [sp, #40]
 be0:	blr	x4
 be4:	nop
 be8:	ldp	x29, x30, [sp], #160
 bec:	ret

0000000000000bf0 <_ZNK4llvm24TargetLoweringObjectFile22getSectionForJumpTableERKNS_8FunctionERKNS_13TargetMachineE>:
 bf0:	stp	x29, x30, [sp, #-80]!
 bf4:	mov	x29, sp
 bf8:	stp	x19, x20, [sp, #16]
 bfc:	str	x0, [sp, #56]
 c00:	str	x1, [sp, #48]
 c04:	str	x2, [sp, #40]
 c08:	str	wzr, [sp, #76]
 c0c:	ldr	x0, [sp, #56]
 c10:	ldr	x0, [x0]
 c14:	add	x0, x0, #0x30
 c18:	ldr	x19, [x0]
 c1c:	ldr	x0, [sp, #48]
 c20:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 c24:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
 c28:	mov	x20, x0
 c2c:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 c30:	mov	w1, w0
 c34:	add	x0, sp, #0x4c
 c38:	mov	x4, x0
 c3c:	mov	x3, #0x0                   	// #0
 c40:	mov	w2, w1
 c44:	mov	x1, x20
 c48:	ldr	x0, [sp, #56]
 c4c:	blr	x19
 c50:	ldp	x19, x20, [sp, #16]
 c54:	ldp	x29, x30, [sp], #80
 c58:	ret

0000000000000c5c <_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE>:
 c5c:	stp	x29, x30, [sp, #-48]!
 c60:	mov	x29, sp
 c64:	str	x0, [sp, #40]
 c68:	strb	w1, [sp, #39]
 c6c:	str	x2, [sp, #24]
 c70:	ldrb	w0, [sp, #39]
 c74:	cmp	w0, #0x0
 c78:	b.eq	c84 <_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE+0x28>  // b.none
 c7c:	mov	w0, #0x1                   	// #1
 c80:	b	c94 <_ZNK4llvm24TargetLoweringObjectFile35shouldPutJumpTableInFunctionSectionEbRKNS_8FunctionE+0x38>
 c84:	ldr	x0, [sp, #24]
 c88:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 c8c:	and	w0, w0, #0xff
 c90:	nop
 c94:	ldp	x29, x30, [sp], #48
 c98:	ret

0000000000000c9c <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj>:
 c9c:	stp	x29, x30, [sp, #-64]!
 ca0:	mov	x29, sp
 ca4:	str	x0, [sp, #56]
 ca8:	str	x1, [sp, #48]
 cac:	str	w2, [sp, #40]
 cb0:	str	x3, [sp, #32]
 cb4:	str	x4, [sp, #24]
 cb8:	add	x0, sp, #0x28
 cbc:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 cc0:	and	w0, w0, #0xff
 cc4:	cmp	w0, #0x0
 cc8:	b.eq	ce4 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x48>  // b.none
 ccc:	ldr	x0, [sp, #56]
 cd0:	ldr	x0, [x0, #48]
 cd4:	cmp	x0, #0x0
 cd8:	b.eq	ce4 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x48>  // b.none
 cdc:	mov	w0, #0x1                   	// #1
 ce0:	b	ce8 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x4c>
 ce4:	mov	w0, #0x0                   	// #0
 ce8:	cmp	w0, #0x0
 cec:	b.eq	cfc <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x60>  // b.none
 cf0:	ldr	x0, [sp, #56]
 cf4:	ldr	x0, [x0, #48]
 cf8:	b	d04 <_ZNK4llvm24TargetLoweringObjectFile21getSectionForConstantERKNS_10DataLayoutENS_11SectionKindEPKNS_8ConstantERj+0x68>
 cfc:	ldr	x0, [sp, #56]
 d00:	ldr	x0, [x0, #32]
 d04:	ldp	x29, x30, [sp], #64
 d08:	ret

0000000000000d0c <_ZNK4llvm24TargetLoweringObjectFile23getTTypeGlobalReferenceEPKNS_11GlobalValueEjRKNS_13TargetMachineEPNS_17MachineModuleInfoERNS_10MCStreamerE>:
 d0c:	stp	x29, x30, [sp, #-96]!
 d10:	mov	x29, sp
 d14:	str	x19, [sp, #16]
 d18:	str	x0, [sp, #72]
 d1c:	str	x1, [sp, #64]
 d20:	str	w2, [sp, #60]
 d24:	str	x3, [sp, #48]
 d28:	str	x4, [sp, #40]
 d2c:	str	x5, [sp, #32]
 d30:	ldr	x1, [sp, #64]
 d34:	ldr	x0, [sp, #48]
 d38:	bl	0 <_ZNK4llvm13TargetMachine9getSymbolEPKNS_11GlobalValueE>
 d3c:	mov	x19, x0
 d40:	ldr	x0, [sp, #72]
 d44:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 d48:	mov	x1, x0
 d4c:	mov	x0, x19
 d50:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 d54:	str	x0, [sp, #88]
 d58:	ldr	x3, [sp, #32]
 d5c:	ldr	w2, [sp, #60]
 d60:	ldr	x1, [sp, #88]
 d64:	ldr	x0, [sp, #72]
 d68:	bl	d78 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE>
 d6c:	ldr	x19, [sp, #16]
 d70:	ldp	x29, x30, [sp], #96
 d74:	ret

0000000000000d78 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE>:
 d78:	stp	x29, x30, [sp, #-96]!
 d7c:	mov	x29, sp
 d80:	str	x19, [sp, #16]
 d84:	str	x0, [sp, #56]
 d88:	str	x1, [sp, #48]
 d8c:	str	w2, [sp, #44]
 d90:	str	x3, [sp, #32]
 d94:	ldr	w0, [sp, #44]
 d98:	and	w0, w0, #0x70
 d9c:	cmp	w0, #0x0
 da0:	b.eq	dbc <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0x44>  // b.none
 da4:	cmp	w0, #0x10
 da8:	b.eq	dc4 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0x4c>  // b.none
 dac:	mov	w1, #0x1                   	// #1
 db0:	adrp	x0, 0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 db4:	add	x0, x0, #0x0
 db8:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
 dbc:	ldr	x0, [sp, #48]
 dc0:	b	e38 <_ZNK4llvm24TargetLoweringObjectFile17getTTypeReferenceEPKNS_15MCSymbolRefExprEjRNS_10MCStreamerE+0xc0>
 dc4:	ldr	x0, [sp, #56]
 dc8:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 dcc:	mov	w1, #0x1                   	// #1
 dd0:	bl	0 <_ZN4llvm9MCContext16createTempSymbolEb>
 dd4:	str	x0, [sp, #88]
 dd8:	ldr	x0, [sp, #32]
 ddc:	ldr	x0, [x0]
 de0:	add	x0, x0, #0xb0
 de4:	ldr	x19, [x0]
 de8:	str	xzr, [sp, #72]
 dec:	add	x0, sp, #0x48
 df0:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 df4:	ldr	x2, [sp, #72]
 df8:	ldr	x1, [sp, #88]
 dfc:	ldr	x0, [sp, #32]
 e00:	blr	x19
 e04:	ldr	x0, [sp, #56]
 e08:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 e0c:	mov	x1, x0
 e10:	ldr	x0, [sp, #88]
 e14:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 e18:	str	x0, [sp, #80]
 e1c:	ldr	x0, [sp, #56]
 e20:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 e24:	mov	x2, x0
 e28:	ldr	x1, [sp, #80]
 e2c:	ldr	x0, [sp, #48]
 e30:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 e34:	nop
 e38:	ldr	x19, [sp, #16]
 e3c:	ldp	x29, x30, [sp], #96
 e40:	ret

0000000000000e44 <_ZNK4llvm24TargetLoweringObjectFile25getDebugThreadLocalSymbolEPKNS_8MCSymbolE>:
 e44:	stp	x29, x30, [sp, #-32]!
 e48:	mov	x29, sp
 e4c:	str	x0, [sp, #24]
 e50:	str	x1, [sp, #16]
 e54:	ldr	x0, [sp, #24]
 e58:	ldr	x0, [x0, #800]
 e5c:	mov	x1, x0
 e60:	ldr	x0, [sp, #16]
 e64:	bl	0 <_ZN4llvm24TargetLoweringObjectFile10InitializeERNS_9MCContextERKNS_13TargetMachineE>
 e68:	ldp	x29, x30, [sp], #32
 e6c:	ret

0000000000000e70 <_ZNK4llvm24TargetLoweringObjectFile17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERKNS_13TargetMachineE>:
 e70:	stp	x29, x30, [sp, #-48]!
 e74:	mov	x29, sp
 e78:	str	x0, [sp, #40]
 e7c:	str	x1, [sp, #32]
 e80:	str	x2, [sp, #24]
 e84:	str	x3, [sp, #16]
 e88:	ldr	x0, [sp, #40]
 e8c:	ldr	x0, [x0, #808]
 e90:	mov	w3, #0x0                   	// #0
 e94:	ldr	x2, [sp, #24]
 e98:	ldr	x1, [sp, #32]
 e9c:	bl	0 <_ZNK4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueEb>
 ea0:	nop
 ea4:	ldp	x29, x30, [sp], #48
 ea8:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_Znwm>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZdlPvm>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	lsr	x0, x0, #1
  10:	ldr	x1, [sp, #8]
  14:	orr	x0, x1, x0
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	lsr	x0, x0, #2
  24:	ldr	x1, [sp, #8]
  28:	orr	x0, x1, x0
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #8]
  34:	lsr	x0, x0, #4
  38:	ldr	x1, [sp, #8]
  3c:	orr	x0, x1, x0
  40:	str	x0, [sp, #8]
  44:	ldr	x0, [sp, #8]
  48:	lsr	x0, x0, #8
  4c:	ldr	x1, [sp, #8]
  50:	orr	x0, x1, x0
  54:	str	x0, [sp, #8]
  58:	ldr	x0, [sp, #8]
  5c:	lsr	x0, x0, #16
  60:	ldr	x1, [sp, #8]
  64:	orr	x0, x1, x0
  68:	str	x0, [sp, #8]
  6c:	ldr	x0, [sp, #8]
  70:	lsr	x0, x0, #32
  74:	ldr	x1, [sp, #8]
  78:	orr	x0, x1, x0
  7c:	str	x0, [sp, #8]
  80:	ldr	x0, [sp, #8]
  84:	add	x0, x0, #0x1
  88:	add	sp, sp, #0x10
  8c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm9StringRef5beginEv:

0000000000000000 <_ZNK4llvm9StringRef5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	add	x0, x1, x0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	cmp	x0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseC2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm14DebugEpochBaseD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm12ElementCountC2Ejb:

0000000000000000 <_ZN4llvm12ElementCountC1Ejb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	strb	w2, [sp, #3]
  10:	ldr	x0, [sp, #8]
  14:	ldr	w1, [sp, #4]
  18:	str	w1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	ldrb	w1, [sp, #3]
  24:	strb	w1, [x0, #4]
  28:	nop
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm8TypeSizeC2Emb:

0000000000000000 <_ZN4llvm8TypeSizeC1Emb>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #15]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldrb	w1, [sp, #15]
  24:	strb	w1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm8TypeSize5FixedEm:

0000000000000000 <_ZN4llvm8TypeSize5FixedEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x20
  10:	mov	w2, #0x0                   	// #0
  14:	ldr	x1, [sp, #24]
  18:	bl	0 <_ZN4llvm8TypeSize5FixedEm>
  1c:	ldp	x0, x1, [sp, #32]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK4llvm8TypeSize12getFixedSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize12getFixedSizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	eor	w0, w0, #0x1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm8TypeSize12getFixedSizeEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x7d                  	// #125
  30:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm8TypeSize12getFixedSizeEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm8TypeSize15getKnownMinSizeEv:

0000000000000000 <_ZNK4llvm8TypeSize15getKnownMinSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8TypeSize10isScalableEv:

0000000000000000 <_ZNK4llvm8TypeSize10isScalableEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8TypeSizecvmEv:

0000000000000000 <_ZNK4llvm8TypeSizecvmEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8TypeSizecvmEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvmmlEmRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEmRKNS_8TypeSizeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	mul	x1, x1, x0
  20:	ldr	x0, [sp, #16]
  24:	ldrb	w2, [x0, #8]
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZN4llvmmlEmRKNS_8TypeSizeE>
  30:	ldp	x0, x1, [sp, #32]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvmmlEiRKNS_8TypeSizeE:

0000000000000000 <_ZN4llvmmlEiRKNS_8TypeSizeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	str	x1, [sp, #16]
  10:	ldrsw	x1, [sp, #28]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x0, [x0]
  1c:	mul	x1, x1, x0
  20:	ldr	x0, [sp, #16]
  24:	ldrb	w2, [x0, #8]
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZN4llvmmlEiRKNS_8TypeSizeE>
  30:	ldp	x0, x1, [sp, #32]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm7alignToENS_8TypeSizeEm:

0000000000000000 <_ZN4llvm7alignToENS_8TypeSizeEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	stp	x0, x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZN4llvm7alignToENS_8TypeSizeEm+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0xc7                  	// #199
  2c:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	add	x0, sp, #0x30
  44:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x1, x0
  54:	sub	x1, x0, #0x1
  58:	ldr	x0, [sp, #40]
  5c:	udiv	x1, x1, x0
  60:	ldr	x0, [sp, #40]
  64:	mul	x19, x1, x0
  68:	add	x0, sp, #0x30
  6c:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  70:	and	w1, w0, #0xff
  74:	add	x0, sp, #0x40
  78:	mov	w2, w1
  7c:	mov	x1, x19
  80:	bl	0 <_ZN4llvm7alignToENS_8TypeSizeEm>
  84:	ldp	x0, x1, [sp, #64]
  88:	ldr	x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #80
  90:	ret

Disassembly of section .text._ZNK4llvm4Type15getSubclassDataEv:

0000000000000000 <_ZNK4llvm4Type15getSubclassDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	lsr	w0, w0, #8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm4Type9getTypeIDEv:

0000000000000000 <_ZNK4llvm4Type9getTypeIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm4Type17isFloatingPointTyEv:

0000000000000000 <_ZNK4llvm4Type17isFloatingPointTyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  14:	cmp	w0, #0x1
  18:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  24:	cmp	w0, #0x2
  28:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  34:	cmp	w0, #0x3
  38:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  44:	cmp	w0, #0x4
  48:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  54:	cmp	w0, #0x5
  58:	b.eq	6c <_ZNK4llvm4Type17isFloatingPointTyEv+0x6c>  // b.none
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  64:	cmp	w0, #0x6
  68:	b.ne	74 <_ZNK4llvm4Type17isFloatingPointTyEv+0x74>  // b.any
  6c:	mov	w0, #0x1                   	// #1
  70:	b	78 <_ZNK4llvm4Type17isFloatingPointTyEv+0x78>
  74:	mov	w0, #0x0                   	// #0
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZNK4llvm4Type10isVectorTyEv:

0000000000000000 <_ZNK4llvm4Type10isVectorTyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type10isVectorTyEv>
  14:	cmp	w0, #0x10
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE:

0000000000000000 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  18:	cmp	w0, #0xb
  1c:	b.eq	54 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x54>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.ne	54 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x54>  // b.any
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  3c:	cmp	w0, #0xf
  40:	b.eq	54 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x54>  // b.none
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  4c:	cmp	w0, #0x9
  50:	b.ne	5c <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x5c>  // b.any
  54:	mov	w0, #0x1                   	// #1
  58:	b	60 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x60>
  5c:	mov	w0, #0x0                   	// #0
  60:	cmp	w0, #0x0
  64:	b.eq	70 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0x70>  // b.none
  68:	mov	w0, #0x1                   	// #1
  6c:	b	d0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xd0>
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  78:	cmp	w0, #0xd
  7c:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  88:	cmp	w0, #0xe
  8c:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE>
  98:	cmp	w0, #0x10
  9c:	b.eq	a8 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xa8>  // b.none
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	d0 <_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE+0xd0>
  bc:	ldr	x1, [sp, #16]
  c0:	ldr	x0, [sp, #24]
  c4:	bl	0 <_ZNK4llvm4Type18isSizedDerivedTypeEPNS_15SmallPtrSetImplIPS0_EE>
  c8:	and	w0, w0, #0xff
  cc:	nop
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret

Disassembly of section .text._ZNK4llvm4Type13getScalarTypeEv:

0000000000000000 <_ZNK4llvm4Type13getScalarTypeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZNK4llvm4Type13getScalarTypeEv+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  28:	b	30 <_ZNK4llvm4Type13getScalarTypeEv+0x30>
  2c:	ldr	x0, [sp, #24]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm4Type20getVectorElementTypeEv:

0000000000000000 <_ZNK4llvm4Type20getVectorElementTypeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  14:	cmp	w0, #0x10
  18:	b.eq	3c <_ZNK4llvm4Type20getVectorElementTypeEv+0x3c>  // b.none
  1c:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x179                 	// #377
  28:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0, #16]
  44:	ldr	x0, [x0]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>
  14:	cmp	w0, #0xf
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11IntegerType11getBitWidthEv:

0000000000000000 <_ZNK4llvm11IntegerType11getBitWidthEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11IntegerType11getBitWidthEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm11IntegerType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntegerType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0xb
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4Type18getIntegerBitWidthEv:

0000000000000000 <_ZNK4llvm4Type18getIntegerBitWidthEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  14:	bl	0 <_ZNK4llvm4Type18getIntegerBitWidthEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10StructType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10StructType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10StructType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0xd
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getNumElementsEv:

0000000000000000 <_ZNK4llvm14SequentialType14getNumElementsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getElementTypeEv:

0000000000000000 <_ZNK4llvm14SequentialType14getElementTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9ArrayType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0xe
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm10VectorType15getElementCountEv:

0000000000000000 <_ZNK4llvm10VectorType15getElementCountEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.ls	48 <_ZNK4llvm10VectorType15getElementCountEv+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x220                 	// #544
  34:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #40]
  4c:	mov	w3, w0
  50:	ldr	x0, [sp, #24]
  54:	ldrb	w1, [x0, #40]
  58:	add	x0, sp, #0x20
  5c:	mov	w2, w1
  60:	mov	w1, w3
  64:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  68:	ldr	x0, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm10VectorType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>
  14:	cmp	w0, #0x10
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11PointerType15getAddressSpaceEv:

0000000000000000 <_ZNK4llvm11PointerType15getAddressSpaceEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11PointerType15getAddressSpaceEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm4Type22getPointerAddressSpaceEv:

0000000000000000 <_ZNK4llvm4Type22getPointerAddressSpaceEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  14:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  18:	bl	0 <_ZNK4llvm4Type22getPointerAddressSpaceEv>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv:

0000000000000000 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	w0, [x0, #24]
  14:	cmp	w0, #0x5
  18:	b.eq	a0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xa0>  // b.none
  1c:	cmp	w0, #0x5
  20:	b.gt	d8 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xd8>
  24:	cmp	w0, #0x4
  28:	b.eq	bc <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xbc>  // b.none
  2c:	cmp	w0, #0x4
  30:	b.gt	d8 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xd8>
  34:	cmp	w0, #0x3
  38:	b.eq	84 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0x84>  // b.none
  3c:	cmp	w0, #0x3
  40:	b.gt	d8 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xd8>
  44:	cmp	w0, #0x2
  48:	b.eq	bc <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xbc>  // b.none
  4c:	cmp	w0, #0x2
  50:	b.gt	d8 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xd8>
  54:	cmp	w0, #0x0
  58:	b.eq	68 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0x68>  // b.none
  5c:	cmp	w0, #0x1
  60:	b.eq	84 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0x84>  // b.none
  64:	b	d8 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xd8>
  68:	add	x2, sp, #0x20
  6c:	adrp	x0, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  70:	add	x1, x0, #0x0
  74:	mov	x0, x2
  78:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  7c:	ldp	x0, x1, [sp, #32]
  80:	b	f0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xf0>
  84:	add	x2, sp, #0x30
  88:	adrp	x0, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  8c:	add	x1, x0, #0x0
  90:	mov	x0, x2
  94:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  98:	ldp	x0, x1, [sp, #48]
  9c:	b	f0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xf0>
  a0:	add	x2, sp, #0x40
  a4:	adrp	x0, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  a8:	add	x1, x0, #0x0
  ac:	mov	x0, x2
  b0:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  b4:	ldp	x0, x1, [sp, #64]
  b8:	b	f0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xf0>
  bc:	add	x2, sp, #0x50
  c0:	adrp	x0, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  c4:	add	x1, x0, #0x0
  c8:	mov	x0, x2
  cc:	bl	0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  d0:	ldp	x0, x1, [sp, #80]
  d4:	b	f0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv+0xf0>
  d8:	mov	w2, #0x14d                 	// #333
  dc:	adrp	x0, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  e0:	add	x1, x0, #0x0
  e4:	adrp	x0, 0 <_ZNK4llvm10DataLayout22getPrivateGlobalPrefixEv>
  e8:	add	x0, x0, #0x0
  ec:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  f0:	ldp	x29, x30, [sp], #96
  f4:	ret

Disassembly of section .text._ZNK4llvm10DataLayout20getPointerSizeInBitsEj:

0000000000000000 <_ZNK4llvm10DataLayout20getPointerSizeInBitsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm10DataLayout14getPointerSizeEj>
  1c:	lsl	w0, w0, #3
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  20:	stp	x0, x1, [sp, #48]
  24:	add	x0, sp, #0x30
  28:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  2c:	add	x0, x0, #0x7
  30:	lsr	x19, x0, #3
  34:	add	x0, sp, #0x30
  38:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  3c:	and	w1, w0, #0xff
  40:	add	x0, sp, #0x40
  44:	mov	w2, w1
  48:	mov	x1, x19
  4c:	bl	0 <_ZNK4llvm10DataLayout16getTypeStoreSizeEPNS_4TypeE>
  50:	ldp	x0, x1, [sp, #64]
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #80
  5c:	ret

Disassembly of section .text._ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x20, x21, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  20:	mov	x20, x0
  24:	mov	x21, x1
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE>
  34:	mov	w0, w0
  38:	mov	x2, x0
  3c:	mov	x0, x20
  40:	mov	x1, x21
  44:	bl	0 <_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE>
  48:	ldp	x20, x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  1c:	stp	x0, x1, [sp, #32]
  20:	add	x0, sp, #0x20
  24:	mov	x1, x0
  28:	mov	w0, #0x8                   	// #8
  2c:	bl	0 <_ZNK4llvm10DataLayout22getTypeAllocSizeInBitsEPNS_4TypeE>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNK4llvm12StructLayout13getSizeInBitsEv:

0000000000000000 <_ZNK4llvm12StructLayout13getSizeInBitsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	lsl	x0, x0, #3
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE:

0000000000000000 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	mov	x1, #0x0                   	// #0
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x271                 	// #625
  38:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	nop
  50:	ldr	x0, [sp, #32]
  54:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
  58:	cmp	w0, #0x10
  5c:	b.eq	1f8 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1f8>  // b.none
  60:	cmp	w0, #0x10
  64:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  68:	cmp	w0, #0xf
  6c:	b.eq	124 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x124>  // b.none
  70:	cmp	w0, #0xf
  74:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  78:	cmp	w0, #0xe
  7c:	b.eq	144 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x144>  // b.none
  80:	cmp	w0, #0xe
  84:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  88:	cmp	w0, #0xd
  8c:	b.eq	188 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x188>  // b.none
  90:	cmp	w0, #0xd
  94:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  98:	cmp	w0, #0xb
  9c:	b.eq	1a8 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1a8>  // b.none
  a0:	cmp	w0, #0xb
  a4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  a8:	cmp	w0, #0x9
  ac:	b.eq	1d4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1d4>  // b.none
  b0:	cmp	w0, #0x9
  b4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  b8:	cmp	w0, #0x7
  bc:	b.eq	10c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x10c>  // b.none
  c0:	cmp	w0, #0x7
  c4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  c8:	cmp	w0, #0x6
  cc:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  d0:	cmp	w0, #0x5
  d4:	b.ge	1e0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1e0>  // b.tcont
  d8:	cmp	w0, #0x4
  dc:	b.eq	1ec <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1ec>  // b.none
  e0:	cmp	w0, #0x4
  e4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  e8:	cmp	w0, #0x3
  ec:	b.eq	1d4 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1d4>  // b.none
  f0:	cmp	w0, #0x3
  f4:	b.gt	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
  f8:	cmp	w0, #0x1
  fc:	b.eq	1bc <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1bc>  // b.none
 100:	cmp	w0, #0x2
 104:	b.eq	1c8 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x1c8>  // b.none
 108:	b	25c <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x25c>
 10c:	mov	w1, #0x0                   	// #0
 110:	ldr	x0, [sp, #40]
 114:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 118:	mov	w0, w0
 11c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 120:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 124:	ldr	x0, [sp, #32]
 128:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 12c:	mov	w1, w0
 130:	ldr	x0, [sp, #40]
 134:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 138:	mov	w0, w0
 13c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 140:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 144:	ldr	x0, [sp, #32]
 148:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 14c:	str	x0, [sp, #104]
 150:	ldr	x0, [sp, #104]
 154:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 158:	mov	x19, x0
 15c:	ldr	x0, [sp, #104]
 160:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 164:	mov	x1, x0
 168:	ldr	x0, [sp, #40]
 16c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 170:	stp	x0, x1, [sp, #56]
 174:	add	x0, sp, #0x38
 178:	mov	x1, x0
 17c:	mov	x0, x19
 180:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 184:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 188:	ldr	x0, [sp, #32]
 18c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 190:	mov	x1, x0
 194:	ldr	x0, [sp, #40]
 198:	bl	0 <_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE>
 19c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1a0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1a4:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1a8:	ldr	x0, [sp, #32]
 1ac:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1b0:	mov	w0, w0
 1b4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1b8:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1bc:	mov	x0, #0x10                  	// #16
 1c0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1c4:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1c8:	mov	x0, #0x20                  	// #32
 1cc:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1d0:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1d4:	mov	x0, #0x40                  	// #64
 1d8:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1dc:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1e0:	mov	x0, #0x80                  	// #128
 1e4:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1e8:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1ec:	mov	x0, #0x50                  	// #80
 1f0:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 1f4:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 1f8:	ldr	x0, [sp, #32]
 1fc:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 200:	str	x0, [sp, #120]
 204:	ldr	x0, [sp, #120]
 208:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 20c:	str	x0, [sp, #48]
 210:	ldr	w0, [sp, #48]
 214:	mov	w19, w0
 218:	ldr	x0, [sp, #120]
 21c:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 220:	mov	x1, x0
 224:	ldr	x0, [sp, #40]
 228:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 22c:	stp	x0, x1, [sp, #72]
 230:	add	x0, sp, #0x48
 234:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 238:	mul	x0, x19, x0
 23c:	str	x0, [sp, #112]
 240:	ldrb	w1, [sp, #52]
 244:	add	x0, sp, #0x58
 248:	mov	w2, w1
 24c:	ldr	x1, [sp, #112]
 250:	bl	0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 254:	ldp	x0, x1, [sp, #88]
 258:	b	274 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE+0x274>
 25c:	mov	w2, #0x298                 	// #664
 260:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 264:	add	x1, x0, #0x0
 268:	adrp	x0, 0 <_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 274:	ldr	x19, [sp, #16]
 278:	ldp	x29, x30, [sp], #128
 27c:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x6                   	// #6
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x128                 	// #296
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZNK4llvm3UsecvPNS_5ValueEEv:

0000000000000000 <_ZNK4llvm3UsecvPNS_5ValueEEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3Use3getEv:

0000000000000000 <_ZNK4llvm3Use3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Value7getTypeEv:

0000000000000000 <_ZNK4llvm5Value7getTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>
  14:	cmp	w0, #0x10
  18:	cset	w0, ls  // ls = plast
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4User18getHungOffOperandsEv:

0000000000000000 <_ZNK4llvm4User18getHungOffOperandsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldur	x0, [x0, #-8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm4User20getIntrusiveOperandsEv:

0000000000000000 <_ZNK4llvm4User20getIntrusiveOperandsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #20]
  10:	ubfx	x0, x0, #0, #28
  14:	mov	w1, w0
  18:	mov	x0, x1
  1c:	lsl	x0, x0, #1
  20:	add	x0, x0, x1
  24:	lsl	x0, x0, #3
  28:	neg	x0, x0
  2c:	ldr	x1, [sp, #8]
  30:	add	x0, x1, x0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNK4llvm4User14getOperandListEv:

0000000000000000 <_ZNK4llvm4User14getOperandListEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #23]
  14:	and	w0, w0, #0x40
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	30 <_ZNK4llvm4User14getOperandListEv+0x30>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZNK4llvm4User14getOperandListEv>
  2c:	b	38 <_ZNK4llvm4User14getOperandListEv+0x38>
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZNK4llvm4User14getOperandListEv>
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNK4llvm4User8op_beginEv:

0000000000000000 <_ZNK4llvm4User8op_beginEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4User8op_beginEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm4User6op_endEv:

0000000000000000 <_ZNK4llvm4User6op_endEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4User6op_endEv>
  14:	mov	x2, x0
  18:	ldr	x0, [sp, #24]
  1c:	ldr	w0, [x0, #20]
  20:	ubfx	x0, x0, #0, #28
  24:	mov	w1, w0
  28:	mov	x0, x1
  2c:	lsl	x0, x0, #1
  30:	add	x0, x0, x1
  34:	lsl	x0, x0, #3
  38:	add	x0, x2, x0
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm4User23const_value_op_iteratorC2EPKNS_3UseE:

0000000000000000 <_ZN4llvm4User23const_value_op_iteratorC1EPKNS_3UseE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm4User23const_value_op_iteratorC1EPKNS_3UseE>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm4User23const_value_op_iteratordeEv:

0000000000000000 <_ZNK4llvm4User23const_value_op_iteratordeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm4User23const_value_op_iteratordeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm4User14value_op_beginEv:

0000000000000000 <_ZNK4llvm4User14value_op_beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4User14value_op_beginEv>
  14:	mov	x1, x0
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZNK4llvm4User14value_op_beginEv>
  20:	ldr	x0, [sp, #40]
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm4User12value_op_endEv:

0000000000000000 <_ZNK4llvm4User12value_op_endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm4User12value_op_endEv>
  14:	mov	x1, x0
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZNK4llvm4User12value_op_endEv>
  20:	ldr	x0, [sp, #40]
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm4User14operand_valuesEv:

0000000000000000 <_ZNK4llvm4User14operand_valuesEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm4User14operand_valuesEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm4User14operand_valuesEv>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNK4llvm4User14operand_valuesEv>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue26getGlobalValueSubClassDataEv:

0000000000000000 <_ZNK4llvm11GlobalValue26getGlobalValueSubClassDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #34]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue20hasGlobalUnnamedAddrEv:

0000000000000000 <_ZNK4llvm11GlobalValue20hasGlobalUnnamedAddrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue20hasGlobalUnnamedAddrEv>
  14:	cmp	w0, #0x2
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue14getUnnamedAddrEv:

0000000000000000 <_ZNK4llvm11GlobalValue14getUnnamedAddrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #32]
  10:	ubfx	x0, x0, #6, #2
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue13isThreadLocalEv:

0000000000000000 <_ZNK4llvm11GlobalValue13isThreadLocalEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue13isThreadLocalEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue18getThreadLocalModeEv:

0000000000000000 <_ZNK4llvm11GlobalValue18getThreadLocalModeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #33]
  10:	ubfx	x0, x0, #2, #3
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue17isExternalLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue17isExternalLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x0
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x1
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue17isInternalLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue17isInternalLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x7
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x8
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	ldr	w0, [sp, #28]
  10:	bl	0 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE+0x34>  // b.any
  20:	ldr	w0, [sp, #28]
  24:	bl	0 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZN4llvm11GlobalValue14isLocalLinkageENS0_12LinkageTypesE+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm11GlobalValue15isCommonLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue15isCommonLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0xa
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x4
  10:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  14:	ldr	w0, [sp, #12]
  18:	cmp	w0, #0x5
  1c:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  20:	ldr	w0, [sp, #12]
  24:	cmp	w0, #0x2
  28:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  2c:	ldr	w0, [sp, #12]
  30:	cmp	w0, #0x3
  34:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  38:	ldr	w0, [sp, #12]
  3c:	cmp	w0, #0xa
  40:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  44:	ldr	w0, [sp, #12]
  48:	cmp	w0, #0x9
  4c:	b.ne	58 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x58>  // b.any
  50:	mov	w0, #0x1                   	// #1
  54:	b	5c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x5c>
  58:	mov	w0, #0x0                   	// #0
  5c:	add	sp, sp, #0x10
  60:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue18hasExternalLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue18hasExternalLinkageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue18hasExternalLinkageEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue18hasExternalLinkageEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue15hasLocalLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue15hasLocalLinkageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue15hasLocalLinkageEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue15hasLocalLinkageEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue16hasCommonLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue16hasCommonLinkageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue16hasCommonLinkageEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue16hasCommonLinkageEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue10getLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue10getLinkageEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #32]
  10:	ubfx	x0, x0, #0, #4
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue15isWeakForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue9getParentEv:

0000000000000000 <_ZNK4llvm11GlobalValue9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12GlobalObject10hasSectionEv:

0000000000000000 <_ZNK4llvm12GlobalObject10hasSectionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12GlobalObject10hasSectionEv>
  14:	and	w0, w0, #0x40
  18:	cmp	w0, #0x0
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm8Function14hasFnAttributeENS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	add	x0, x0, #0x70
  18:	ldp	x1, x2, [sp, #24]
  1c:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm8Function7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm8Function7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8Function7classofEPKNS_5ValueE>
  14:	cmp	w0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable14hasInitializerEv:

0000000000000000 <_ZNK4llvm14GlobalVariable14hasInitializerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable14getInitializerEv:

0000000000000000 <_ZNK4llvm14GlobalVariable14getInitializerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm14GlobalVariable14getInitializerEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x89                  	// #137
  2c:	adrp	x0, 0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  4c:	bl	0 <_ZNK4llvm14GlobalVariable14getInitializerEv>
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable10isConstantEv:

0000000000000000 <_ZNK4llvm14GlobalVariable10isConstantEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #80]
  10:	ubfx	x0, x0, #0, #1
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable13getAttributesEv:

0000000000000000 <_ZNK4llvm14GlobalVariable13getAttributesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #72]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14GlobalVariable7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>
  14:	cmp	w0, #0x3
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm5SMLocC2Ev:

0000000000000000 <_ZN4llvm5SMLocC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE:

0000000000000000 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	str	xzr, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE>
  1c:	ldr	x3, [sp, #40]
  20:	ldr	x2, [sp, #16]
  24:	mov	w1, #0x0                   	// #0
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE:

0000000000000000 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	xzr, [sp, #56]
  18:	add	x0, sp, #0x38
  1c:	bl	0 <_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE>
  20:	ldr	x4, [sp, #56]
  24:	ldr	x3, [sp, #24]
  28:	ldr	x2, [sp, #32]
  2c:	ldr	x1, [sp, #40]
  30:	mov	w0, #0x11                  	// #17
  34:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZNK4llvm11SectionKind10isReadOnlyEv:

0000000000000000 <_ZNK4llvm11SectionKind10isReadOnlyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0]
  14:	cmp	w0, #0x3
  18:	b.eq	44 <_ZNK4llvm11SectionKind10isReadOnlyEv+0x44>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNK4llvm11SectionKind10isReadOnlyEv>
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.ne	44 <_ZNK4llvm11SectionKind10isReadOnlyEv+0x44>  // b.any
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZNK4llvm11SectionKind10isReadOnlyEv>
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.eq	4c <_ZNK4llvm11SectionKind10isReadOnlyEv+0x4c>  // b.none
  44:	mov	w0, #0x1                   	// #1
  48:	b	50 <_ZNK4llvm11SectionKind10isReadOnlyEv+0x50>
  4c:	mov	w0, #0x0                   	// #0
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm11SectionKind18isMergeableCStringEv:

0000000000000000 <_ZNK4llvm11SectionKind18isMergeableCStringEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	cmp	w0, #0x4
  14:	b.eq	38 <_ZNK4llvm11SectionKind18isMergeableCStringEv+0x38>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	ldrb	w0, [x0]
  20:	cmp	w0, #0x5
  24:	b.eq	38 <_ZNK4llvm11SectionKind18isMergeableCStringEv+0x38>  // b.none
  28:	ldr	x0, [sp, #8]
  2c:	ldrb	w0, [x0]
  30:	cmp	w0, #0x6
  34:	b.ne	40 <_ZNK4llvm11SectionKind18isMergeableCStringEv+0x40>  // b.any
  38:	mov	w0, #0x1                   	// #1
  3c:	b	44 <_ZNK4llvm11SectionKind18isMergeableCStringEv+0x44>
  40:	mov	w0, #0x0                   	// #0
  44:	add	sp, sp, #0x10
  48:	ret

Disassembly of section .text._ZNK4llvm11SectionKind16isMergeableConstEv:

0000000000000000 <_ZNK4llvm11SectionKind16isMergeableConstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	cmp	w0, #0x7
  14:	b.eq	48 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x48>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	ldrb	w0, [x0]
  20:	cmp	w0, #0x8
  24:	b.eq	48 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x48>  // b.none
  28:	ldr	x0, [sp, #8]
  2c:	ldrb	w0, [x0]
  30:	cmp	w0, #0x9
  34:	b.eq	48 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x48>  // b.none
  38:	ldr	x0, [sp, #8]
  3c:	ldrb	w0, [x0]
  40:	cmp	w0, #0xa
  44:	b.ne	50 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x50>  // b.any
  48:	mov	w0, #0x1                   	// #1
  4c:	b	54 <_ZNK4llvm11SectionKind16isMergeableConstEv+0x54>
  50:	mov	w0, #0x0                   	// #0
  54:	add	sp, sp, #0x10
  58:	ret

Disassembly of section .text._ZNK4llvm11SectionKind5isBSSEv:

0000000000000000 <_ZNK4llvm11SectionKind5isBSSEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	cmp	w0, #0xd
  14:	b.eq	38 <_ZNK4llvm11SectionKind5isBSSEv+0x38>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	ldrb	w0, [x0]
  20:	cmp	w0, #0xe
  24:	b.eq	38 <_ZNK4llvm11SectionKind5isBSSEv+0x38>  // b.none
  28:	ldr	x0, [sp, #8]
  2c:	ldrb	w0, [x0]
  30:	cmp	w0, #0xf
  34:	b.ne	40 <_ZNK4llvm11SectionKind5isBSSEv+0x40>  // b.any
  38:	mov	w0, #0x1                   	// #1
  3c:	b	44 <_ZNK4llvm11SectionKind5isBSSEv+0x44>
  40:	mov	w0, #0x0                   	// #0
  44:	add	sp, sp, #0x10
  48:	ret

Disassembly of section .text._ZNK4llvm11SectionKind6isDataEv:

0000000000000000 <_ZNK4llvm11SectionKind6isDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	cmp	w0, #0x11
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm11SectionKind17isReadOnlyWithRelEv:

0000000000000000 <_ZNK4llvm11SectionKind17isReadOnlyWithRelEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	cmp	w0, #0x12
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm11SectionKind3getENS0_4KindE:

0000000000000000 <_ZN4llvm11SectionKind3getENS0_4KindE>:
   0:	sub	sp, sp, #0x20
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	and	w0, w0, #0xff
  10:	strb	w0, [sp, #24]
  14:	ldr	w0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm11SectionKind7getTextEv:

0000000000000000 <_ZN4llvm11SectionKind7getTextEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x1                   	// #1
   c:	bl	0 <_ZN4llvm11SectionKind7getTextEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind11getReadOnlyEv:

0000000000000000 <_ZN4llvm11SectionKind11getReadOnlyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x3                   	// #3
   c:	bl	0 <_ZN4llvm11SectionKind11getReadOnlyEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind24getMergeable1ByteCStringEv:

0000000000000000 <_ZN4llvm11SectionKind24getMergeable1ByteCStringEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x4                   	// #4
   c:	bl	0 <_ZN4llvm11SectionKind24getMergeable1ByteCStringEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind24getMergeable2ByteCStringEv:

0000000000000000 <_ZN4llvm11SectionKind24getMergeable2ByteCStringEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x5                   	// #5
   c:	bl	0 <_ZN4llvm11SectionKind24getMergeable2ByteCStringEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind24getMergeable4ByteCStringEv:

0000000000000000 <_ZN4llvm11SectionKind24getMergeable4ByteCStringEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x6                   	// #6
   c:	bl	0 <_ZN4llvm11SectionKind24getMergeable4ByteCStringEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind18getMergeableConst4Ev:

0000000000000000 <_ZN4llvm11SectionKind18getMergeableConst4Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x7                   	// #7
   c:	bl	0 <_ZN4llvm11SectionKind18getMergeableConst4Ev>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind18getMergeableConst8Ev:

0000000000000000 <_ZN4llvm11SectionKind18getMergeableConst8Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x8                   	// #8
   c:	bl	0 <_ZN4llvm11SectionKind18getMergeableConst8Ev>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind19getMergeableConst16Ev:

0000000000000000 <_ZN4llvm11SectionKind19getMergeableConst16Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x9                   	// #9
   c:	bl	0 <_ZN4llvm11SectionKind19getMergeableConst16Ev>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind19getMergeableConst32Ev:

0000000000000000 <_ZN4llvm11SectionKind19getMergeableConst32Ev>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0xa                   	// #10
   c:	bl	0 <_ZN4llvm11SectionKind19getMergeableConst32Ev>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind12getThreadBSSEv:

0000000000000000 <_ZN4llvm11SectionKind12getThreadBSSEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0xb                   	// #11
   c:	bl	0 <_ZN4llvm11SectionKind12getThreadBSSEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind13getThreadDataEv:

0000000000000000 <_ZN4llvm11SectionKind13getThreadDataEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0xc                   	// #12
   c:	bl	0 <_ZN4llvm11SectionKind13getThreadDataEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind6getBSSEv:

0000000000000000 <_ZN4llvm11SectionKind6getBSSEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0xd                   	// #13
   c:	bl	0 <_ZN4llvm11SectionKind6getBSSEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind11getBSSLocalEv:

0000000000000000 <_ZN4llvm11SectionKind11getBSSLocalEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0xe                   	// #14
   c:	bl	0 <_ZN4llvm11SectionKind11getBSSLocalEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind12getBSSExternEv:

0000000000000000 <_ZN4llvm11SectionKind12getBSSExternEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0xf                   	// #15
   c:	bl	0 <_ZN4llvm11SectionKind12getBSSExternEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind9getCommonEv:

0000000000000000 <_ZN4llvm11SectionKind9getCommonEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x10                  	// #16
   c:	bl	0 <_ZN4llvm11SectionKind9getCommonEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind7getDataEv:

0000000000000000 <_ZN4llvm11SectionKind7getDataEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x11                  	// #17
   c:	bl	0 <_ZN4llvm11SectionKind7getDataEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZN4llvm11SectionKind18getReadOnlyWithRelEv:

0000000000000000 <_ZN4llvm11SectionKind18getReadOnlyWithRelEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w0, #0x12                  	// #18
   c:	bl	0 <_ZN4llvm11SectionKind18getReadOnlyWithRelEv>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile10getContextEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #800]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile18emitModuleMetadataERNS_10MCStreamerERNS_6ModuleE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile18emitModuleMetadataERNS_10MCStreamerERNS_6ModuleE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	nop
  14:	add	sp, sp, #0x20
  18:	ret

Disassembly of section .text._ZN4llvm24TargetLoweringObjectFile17getModuleMetadataERNS_6ModuleE:

0000000000000000 <_ZN4llvm24TargetLoweringObjectFile17getModuleMetadataERNS_6ModuleE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile20getStaticCtorSectionEjPKNS_8MCSymbolE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile20getStaticCtorSectionEjPKNS_8MCSymbolE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #840]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile20getStaticDtorSectionEjPKNS_8MCSymbolE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile20getStaticDtorSectionEjPKNS_8MCSymbolE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #848]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile22lowerRelativeReferenceEPKNS_11GlobalValueES3_RKNS_13TargetMachineE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile22lowerRelativeReferenceEPKNS_11GlobalValueES3_RKNS_13TargetMachineE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	str	x3, [sp]
  14:	mov	x0, #0x0                   	// #0
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile25getIndirectSymViaGOTPCRelEPKNS_11GlobalValueEPKNS_8MCSymbolERKNS_7MCValueElPNS_17MachineModuleInfoERNS_10MCStreamerE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile25getIndirectSymViaGOTPCRelEPKNS_11GlobalValueEPKNS_8MCSymbolERKNS_7MCValueElPNS_17MachineModuleInfoERNS_10MCStreamerE>:
   0:	sub	sp, sp, #0x40
   4:	str	x0, [sp, #56]
   8:	str	x1, [sp, #48]
   c:	str	x2, [sp, #40]
  10:	str	x3, [sp, #32]
  14:	str	x4, [sp, #24]
  18:	str	x5, [sp, #16]
  1c:	str	x6, [sp, #8]
  20:	mov	x0, #0x0                   	// #0
  24:	add	sp, sp, #0x40
  28:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile24emitLinkerFlagsForGlobalERNS_11raw_ostreamEPKNS_11GlobalValueE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile24emitLinkerFlagsForGlobalERNS_11raw_ostreamEPKNS_11GlobalValueE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	nop
  14:	add	sp, sp, #0x20
  18:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile22emitLinkerFlagsForUsedERNS_11raw_ostreamEPKNS_11GlobalValueE:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile22emitLinkerFlagsForUsedERNS_11raw_ostreamEPKNS_11GlobalValueE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	nop
  14:	add	sp, sp, #0x20
  18:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile25getSectionForCommandLinesEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile25getSectionForCommandLinesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm21ConstantAggregateZero7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm21ConstantAggregateZero7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm21ConstantAggregateZero7classofEPKNS_5ValueE>
  14:	cmp	w0, #0xa
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE>
  14:	cmp	w0, #0x5
  18:	b.ls	34 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE+0x34>  // b.plast
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE>
  24:	cmp	w0, #0x8
  28:	b.hi	34 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE+0x34>  // b.pmore
  2c:	mov	w0, #0x1                   	// #1
  30:	b	38 <_ZN4llvm17ConstantAggregate7classofEPKNS_5ValueE+0x38>
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE>
  14:	cmp	w0, #0xb
  18:	b.eq	2c <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE>
  24:	cmp	w0, #0xc
  28:	b.ne	34 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE+0x34>  // b.any
  2c:	mov	w0, #0x1                   	// #1
  30:	b	38 <_ZN4llvm22ConstantDataSequential7classofEPKNS_5ValueE+0x38>
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm10UndefValue7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm10UndefValue7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10UndefValue7classofEPKNS_5ValueE>
  14:	cmp	w0, #0x9
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine15getTargetTripleEv:

0000000000000000 <_ZNK4llvm13TargetMachine15getTargetTripleEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x1c0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7ManglerD2Ev:

0000000000000000 <_ZN4llvm7ManglerD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm7ManglerD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm7ManglerC2Ev:

0000000000000000 <_ZN4llvm7ManglerC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x0                   	// #0
  14:	bl	0 <_ZN4llvm7ManglerC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16MCObjectFileInfoD2Ev:

0000000000000000 <_ZN4llvm16MCObjectFileInfoD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x2d0
  14:	bl	0 <_ZN4llvm16MCObjectFileInfoD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x1c0
  20:	bl	0 <_ZN4llvm16MCObjectFileInfoD1Ev>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj60EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj60EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj60EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj60EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_11IntegerTypeEKNS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm3isaINS_8ConstantEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8ConstantEPKNS_5ValueEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_8ConstantEPKNS_5ValueEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EC2ES5_:

0000000000000000 <_ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EC1ES5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x10
  14:	bl	0 <_ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EC1ES5_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_:

0000000000000000 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>
  1c:	mov	x19, x0
  20:	add	x0, sp, #0x20
  24:	bl	0 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x30
  30:	ldr	x2, [x1]
  34:	ldr	x1, [x19]
  38:	bl	0 <_ZN4llvm10make_rangeINS_4User23const_value_op_iteratorEEENS_14iterator_rangeIT_EES4_S4_>
  3c:	ldp	x0, x1, [sp, #48]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_8ConstantEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable2OpILi0EEERKNS_3UseEv:

0000000000000000 <_ZNK4llvm14GlobalVariable2OpILi0EEERKNS_3UseEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm14GlobalVariable2OpILi0EEERKNS_3UseEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm21FixedNumOperandTraitsINS_14GlobalVariableELj1EE8op_beginEPS1_:

0000000000000000 <_ZN4llvm21FixedNumOperandTraitsINS_14GlobalVariableELj1EE8op_beginEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	sub	x0, x0, #0x18
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldr	x3, [x0, #8]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	mov	w0, w0
  28:	lsl	x0, x0, #4
  2c:	mov	x2, #0x8                   	// #8
  30:	mov	x1, x0
  34:	mov	x0, x3
  38:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_EC2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_EC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_EC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC2Ej:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC1Ej>
  18:	ldr	w1, [sp, #20]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEC1Ej>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_ED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldr	x3, [x0, #8]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	mov	w0, w0
  28:	lsl	x0, x0, #4
  2c:	mov	x2, #0x8                   	// #8
  30:	mov	x1, x0
  34:	mov	x0, x3
  38:	bl	0 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10UndefValueEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10UndefValueEPKNS_8ConstantEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_10UndefValueEPKNS_8ConstantEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_17ConstantAggregateEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_17ConstantAggregateEPKNS_8ConstantEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_17ConstantAggregateEPKNS_8ConstantEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_4User23const_value_op_iteratorEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_4User23const_value_op_iteratorESt26random_access_iterator_tagPKNS_5ValueElS6_S6_EneERKS2_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_4User23const_value_op_iteratorESt26random_access_iterator_tagPKNS_5ValueElS6_S6_EneERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_4User23const_value_op_iteratorESt26random_access_iterator_tagPKNS_5ValueElS6_S6_EneERKS2_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EppEv:

0000000000000000 <_ZN4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x18
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  28:	b	30 <_ZN4llvm8dyn_castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm3isaINS_21ConstantAggregateZeroEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_21ConstantAggregateZeroEPKNS_8ConstantEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_21ConstantAggregateZeroEPKNS_8ConstantEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj60EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj60EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x3c                  	// #60
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj60EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj60EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj60EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj60EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EEpLENS_9StringRefE:

0000000000000000 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>
  1c:	mov	x19, x0
  20:	add	x0, sp, #0x28
  24:	bl	0 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>
  28:	mov	x2, x0
  2c:	mov	x1, x19
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZN4llvm11SmallStringILj60EEpLENS_9StringRefE>
  38:	ldr	x0, [sp, #56]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj60EE6appendIPKcEEvT_S5_:

0000000000000000 <_ZN4llvm11SmallStringILj60EE6appendIPKcEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm11SmallStringILj60EE6appendIPKcEEvT_S5_>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm3isaINS_8FunctionEPKNS_12GlobalObjectEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8FunctionEPKNS_12GlobalObjectEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_8FunctionEPKNS_12GlobalObjectEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  28:	b	30 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  28:	b	30 <_ZN4llvm8dyn_castINS_11IntegerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  28:	b	30 <_ZN4llvm8dyn_castINS_14GlobalVariableEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	2c <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  28:	b	30 <_ZN4llvm8dyn_castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_11IntegerTypeEPKNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11IntegerTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11IntegerTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_11IntegerTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11IntegerTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11IntegerTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPKNS_5ValueES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm3UseEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm3UseEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRN4llvm4User23const_value_op_iteratorEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm4User23const_value_op_iteratorEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC2ES2_S2_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC1ES2_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	add	x0, sp, #0x20
  18:	bl	0 <_ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC1ES2_S2_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x1, [x1]
  28:	str	x1, [x0]
  2c:	add	x0, sp, #0x18
  30:	bl	0 <_ZN4llvm14iterator_rangeINS_4User23const_value_op_iteratorEEC1ES2_S2_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x1, [x1]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_:

0000000000000000 <_ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x1                   	// #1
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_:

0000000000000000 <_ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	e4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xe4>  // b.any
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  2c:	str	x0, [sp, #48]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  34:	str	x0, [sp, #40]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  40:	str	x0, [sp, #56]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  4c:	str	x0, [sp, #32]
  50:	ldr	x1, [sp, #56]
  54:	ldr	x0, [sp, #32]
  58:	cmp	x1, x0
  5c:	b.eq	e8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xe8>  // b.none
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  68:	ldr	x0, [x0]
  6c:	ldr	x1, [sp, #48]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  74:	and	w0, w0, #0xff
  78:	eor	w0, w0, #0x1
  7c:	and	w0, w0, #0xff
  80:	cmp	w0, #0x0
  84:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb8>  // b.none
  88:	ldr	x0, [sp, #56]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  90:	ldr	x0, [x0]
  94:	ldr	x1, [sp, #40]
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  9c:	and	w0, w0, #0xff
  a0:	eor	w0, w0, #0x1
  a4:	and	w0, w0, #0xff
  a8:	cmp	w0, #0x0
  ac:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb8>  // b.none
  b0:	mov	w0, #0x1                   	// #1
  b4:	b	bc <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xbc>
  b8:	mov	w0, #0x0                   	// #0
  bc:	cmp	w0, #0x0
  c0:	b.eq	cc <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xcc>  // b.none
  c4:	ldr	x0, [sp, #56]
  c8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  cc:	ldr	x0, [sp, #56]
  d0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  d4:	ldr	x0, [sp, #56]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [sp, #56]
  e0:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x50>
  e4:	nop
  e8:	ldp	x29, x30, [sp], #64
  ec:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>
  1c:	str	w0, [sp, #44]
  20:	ldr	w1, [sp, #44]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	44 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj+0x44>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj>
  40:	b	54 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE4initEj+0x54>
  44:	ldr	x0, [sp, #24]
  48:	str	wzr, [x0, #16]
  4c:	ldr	x0, [sp, #24]
  50:	str	wzr, [x0, #20]
  54:	nop
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	e4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xe4>  // b.any
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  2c:	str	x0, [sp, #48]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  34:	str	x0, [sp, #40]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  40:	str	x0, [sp, #56]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  4c:	str	x0, [sp, #32]
  50:	ldr	x1, [sp, #56]
  54:	ldr	x0, [sp, #32]
  58:	cmp	x1, x0
  5c:	b.eq	e8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xe8>  // b.none
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  68:	ldr	x0, [x0]
  6c:	ldr	x1, [sp, #48]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  74:	and	w0, w0, #0xff
  78:	eor	w0, w0, #0x1
  7c:	and	w0, w0, #0xff
  80:	cmp	w0, #0x0
  84:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb8>  // b.none
  88:	ldr	x0, [sp, #56]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  90:	ldr	x0, [x0]
  94:	ldr	x1, [sp, #40]
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  9c:	and	w0, w0, #0xff
  a0:	eor	w0, w0, #0x1
  a4:	and	w0, w0, #0xff
  a8:	cmp	w0, #0x0
  ac:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xb8>  // b.none
  b0:	mov	w0, #0x1                   	// #1
  b4:	b	bc <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xbc>
  b8:	mov	w0, #0x0                   	// #0
  bc:	cmp	w0, #0x0
  c0:	b.eq	cc <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0xcc>  // b.none
  c4:	ldr	x0, [sp, #56]
  c8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  cc:	ldr	x0, [sp, #56]
  d0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv>
  d4:	ldr	x0, [sp, #56]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [sp, #56]
  e0:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10destroyAllEv+0x50>
  e4:	nop
  e8:	ldp	x29, x30, [sp], #64
  ec:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEKPKNS_8ConstantES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEKPKNS_8ConstantES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EeqERKS2_:

0000000000000000 <_ZNK4llvm21iterator_adaptor_baseINS_4User23const_value_op_iteratorEPKNS_3UseESt26random_access_iterator_tagPKNS_5ValueElS9_S9_EeqERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm3isaINS_22ConstantDataSequentialEPKNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_22ConstantDataSequentialEPKNS_8ConstantEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_22ConstantDataSequentialEPKNS_8ConstantEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_22ConstantDataSequentialEKNS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEKPKNS_8ConstantES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  24:	str	x0, [sp, #72]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #56]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  3c:	sub	x0, x19, x0
  40:	ldr	x1, [sp, #72]
  44:	cmp	x1, x0
  48:	cset	w0, hi  // hi = pmore
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.eq	7c <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x7c>  // b.none
  58:	ldr	x19, [sp, #56]
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #72]
  6c:	add	x0, x1, x0
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  7c:	ldr	x0, [sp, #56]
  80:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  84:	mov	x3, #0x0                   	// #0
  88:	mov	x2, x0
  8c:	ldr	x1, [sp, #40]
  90:	ldr	x0, [sp, #48]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  98:	ldr	x19, [sp, #56]
  9c:	ldr	x0, [sp, #56]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  a4:	mov	x1, x0
  a8:	ldr	x0, [sp, #72]
  ac:	add	x0, x1, x0
  b0:	mov	x1, x0
  b4:	mov	x0, x19
  b8:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  bc:	nop
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_12GlobalObjectES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm3isaINS_14GlobalVariableEPKNS_12GlobalObjectEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_12GlobalObjectEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_12GlobalObjectEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_12GlobalObjectEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPKNS_4TypeES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_:

0000000000000000 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE7isEqualES3_S3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE7isEqualES3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp, #8]
  10:	ldr	x0, [sp]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  24:	mov	w0, w0
  28:	lsl	x0, x0, #4
  2c:	add	x0, x19, x0
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE7isEqualES3_S3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE7isEqualES3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp, #8]
  10:	ldr	x0, [sp]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_11GlobalValueEjE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x0
  18:	b.ne	24 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj+0x24>  // b.any
  1c:	mov	w0, #0x0                   	// #0
  20:	b	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj+0x4c>
  24:	ldr	w0, [sp, #20]
  28:	lsl	w1, w0, #2
  2c:	mov	w0, #0xaaab                	// #43691
  30:	movk	w0, #0xaaaa, lsl #16
  34:	umull	x0, w1, w0
  38:	lsr	x0, x0, #32
  3c:	lsr	w0, w0, #1
  40:	add	w0, w0, #0x1
  44:	mov	w0, w0
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E31getMinBucketToReserveForEntriesEj>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	str	w1, [x0, #24]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	cmp	w0, #0x0
  28:	b.ne	3c <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj+0x3c>  // b.any
  2c:	ldr	x0, [sp, #24]
  30:	str	xzr, [x0, #8]
  34:	mov	w0, #0x0                   	// #0
  38:	b	64 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj+0x64>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	w0, [x0, #24]
  44:	mov	w0, w0
  48:	lsl	x0, x0, #4
  4c:	mov	x1, #0x8                   	// #8
  50:	bl	0 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE15allocateBucketsEj>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #24]
  5c:	str	x1, [x0, #8]
  60:	mov	w0, #0x1                   	// #1
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	w1, #0x0                   	// #0
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  1c:	mov	w1, #0x0                   	// #0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  30:	mov	w19, w0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  3c:	sub	w0, w0, #0x1
  40:	and	w0, w19, w0
  44:	cmp	w0, #0x0
  48:	b.eq	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0x6c>  // b.none
  4c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0x15b                 	// #347
  58:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  74:	str	x0, [sp, #64]
  78:	ldr	x0, [sp, #40]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  80:	str	x0, [sp, #72]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  8c:	str	x0, [sp, #56]
  90:	ldr	x1, [sp, #72]
  94:	ldr	x0, [sp, #56]
  98:	cmp	x1, x0
  9c:	b.eq	d0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0xd0>  // b.none
  a0:	ldr	x0, [sp, #72]
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  a8:	mov	x1, x0
  ac:	mov	x0, #0x8                   	// #8
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #64]
  bc:	str	x0, [x1]
  c0:	ldr	x0, [sp, #72]
  c4:	add	x0, x0, #0x10
  c8:	str	x0, [sp, #72]
  cc:	b	90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E9initEmptyEv+0x90>
  d0:	nop
  d4:	ldr	x19, [sp, #16]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13getBucketsEndEv>
  24:	mov	w0, w0
  28:	lsl	x0, x0, #4
  2c:	add	x0, x19, x0
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPKNS_8MCSymbolEjE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10UndefValueEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10UndefValueEPKNS_8ConstantES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_8ConstantEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_8ConstantEE18getSimplifiedValueERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_8ConstantEE18getSimplifiedValueERS4_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_17ConstantAggregateEPKNS_8ConstantES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEKPKNS_8ConstantES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_21ConstantAggregateZeroEPKNS_8ConstantES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_12GlobalObjectEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_12GlobalObjectEE18getSimplifiedValueERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_12GlobalObjectEE18getSimplifiedValueERS4_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_12GlobalObjectES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8FunctionEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11IntegerTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_4TypeEE18getSimplifiedValueERS4_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_8MCSymbolEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xffffffffffffffff    	// #-1
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_8MCSymbolEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xfffffffffffffffe    	// #-2
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xffffffffffffffff    	// #-1
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPKNS_11GlobalValueEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xfffffffffffffffe    	// #-2
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13setNumEntriesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E13setNumEntriesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E16setNumTombstonesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEES4_jS6_S9_E16setNumTombstonesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_10UndefValueEPKNS_8ConstantEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_8ConstantEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_8ConstantEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_17ConstantAggregateEPKNS_8ConstantEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_22ConstantDataSequentialEPKNS_8ConstantES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_21ConstantAggregateZeroEPKNS_8ConstantEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_12GlobalObjectEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_12GlobalObjectEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_12GlobalObjectEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_12GlobalObjectES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_11IntegerTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0, #16]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapIPKNS_11GlobalValueEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0, #20]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10UndefValueENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10UndefValueENS_8ConstantEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_10UndefValueENS_8ConstantEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_17ConstantAggregateENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_17ConstantAggregateENS_8ConstantEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_17ConstantAggregateENS_8ConstantEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_22ConstantDataSequentialEPKNS_8ConstantEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_21ConstantAggregateZeroENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_21ConstantAggregateZeroENS_8ConstantEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_21ConstantAggregateZeroENS_8ConstantEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8FunctionENS_12GlobalObjectEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8FunctionENS_12GlobalObjectEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_8FunctionENS_12GlobalObjectEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_12GlobalObjectEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_11IntegerTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_22ConstantDataSequentialENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_22ConstantDataSequentialENS_8ConstantEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_22ConstantDataSequentialENS_8ConstantEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14GlobalVariableENS_12GlobalObjectEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14GlobalVariableENS_12GlobalObjectEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_14GlobalVariableENS_12GlobalObjectEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

TargetMachine.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>:
       0:	stp	x29, x30, [sp, #-80]!
       4:	mov	x29, sp
       8:	str	x0, [sp, #72]
       c:	str	x1, [sp, #64]
      10:	stp	x2, x3, [sp, #48]
      14:	str	x4, [sp, #40]
      18:	stp	x5, x6, [sp, #24]
      1c:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      20:	ldr	x0, [x0]
      24:	add	x1, x0, #0x10
      28:	ldr	x0, [sp, #72]
      2c:	str	x1, [x0]
      30:	ldr	x0, [sp, #72]
      34:	ldr	x1, [sp, #64]
      38:	str	x1, [x0, #8]
      3c:	ldr	x0, [sp, #72]
      40:	add	x0, x0, #0x10
      44:	ldp	x1, x2, [sp, #48]
      48:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      4c:	ldr	x0, [sp, #72]
      50:	add	x0, x0, #0x1c0
      54:	ldr	x1, [sp, #40]
      58:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      5c:	ldr	x0, [sp, #72]
      60:	add	x1, x0, #0x1f8
      64:	add	x0, sp, #0x18
      68:	mov	x8, x1
      6c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      70:	ldr	x0, [sp, #72]
      74:	add	x0, x0, #0x400
      78:	sub	x0, x0, #0x1e8
      7c:	mov	x8, x0
      80:	add	x0, sp, #0x50
      84:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      88:	ldr	x0, [sp, #72]
      8c:	str	wzr, [x0, #568]
      90:	ldr	x0, [sp, #72]
      94:	mov	w1, #0x1                   	// #1
      98:	str	w1, [x0, #572]
      9c:	ldr	x0, [sp, #72]
      a0:	mov	w1, #0x2                   	// #2
      a4:	str	w1, [x0, #576]
      a8:	ldr	x0, [sp, #72]
      ac:	add	x0, x0, #0x248
      b0:	mov	x1, #0x0                   	// #0
      b4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      b8:	ldr	x0, [sp, #72]
      bc:	add	x0, x0, #0x250
      c0:	mov	x1, #0x0                   	// #0
      c4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      c8:	ldr	x0, [sp, #72]
      cc:	add	x0, x0, #0x258
      d0:	mov	x1, #0x0                   	// #0
      d4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      d8:	ldr	x0, [sp, #72]
      dc:	add	x0, x0, #0x260
      e0:	mov	x1, #0x0                   	// #0
      e4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
      e8:	ldr	x0, [sp, #72]
      ec:	ldrb	w1, [x0, #616]
      f0:	and	w1, w1, #0xfffffffe
      f4:	strb	w1, [x0, #616]
      f8:	ldr	x0, [sp, #72]
      fc:	ldrb	w1, [x0, #616]
     100:	and	w1, w1, #0xfffffffd
     104:	strb	w1, [x0, #616]
     108:	ldr	x0, [sp, #72]
     10c:	add	x0, x0, #0x270
     110:	ldr	x1, [sp, #96]
     114:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     118:	ldr	x0, [sp, #72]
     11c:	add	x0, x0, #0x308
     120:	ldr	x1, [sp, #96]
     124:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     128:	nop
     12c:	ldp	x29, x30, [sp], #80
     130:	ret

0000000000000134 <_ZN4llvm13TargetMachineD1Ev>:
     134:	stp	x29, x30, [sp, #-32]!
     138:	mov	x29, sp
     13c:	str	x0, [sp, #24]
     140:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     144:	ldr	x0, [x0]
     148:	add	x1, x0, #0x10
     14c:	ldr	x0, [sp, #24]
     150:	str	x1, [x0]
     154:	ldr	x0, [sp, #24]
     158:	add	x0, x0, #0x308
     15c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     160:	ldr	x0, [sp, #24]
     164:	add	x0, x0, #0x270
     168:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     16c:	ldr	x0, [sp, #24]
     170:	add	x0, x0, #0x260
     174:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     178:	ldr	x0, [sp, #24]
     17c:	add	x0, x0, #0x258
     180:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     184:	ldr	x0, [sp, #24]
     188:	add	x0, x0, #0x250
     18c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     190:	ldr	x0, [sp, #24]
     194:	add	x0, x0, #0x248
     198:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     19c:	ldr	x0, [sp, #24]
     1a0:	add	x0, x0, #0x218
     1a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     1a8:	ldr	x0, [sp, #24]
     1ac:	add	x0, x0, #0x1f8
     1b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     1b4:	ldr	x0, [sp, #24]
     1b8:	add	x0, x0, #0x1c0
     1bc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     1c0:	ldr	x0, [sp, #24]
     1c4:	add	x0, x0, #0x10
     1c8:	bl	0 <_ZN4llvm10DataLayoutD1Ev>
     1cc:	nop
     1d0:	ldp	x29, x30, [sp], #32
     1d4:	ret

00000000000001d8 <_ZN4llvm13TargetMachineD0Ev>:
     1d8:	stp	x29, x30, [sp, #-32]!
     1dc:	mov	x29, sp
     1e0:	str	x0, [sp, #24]
     1e4:	ldr	x0, [sp, #24]
     1e8:	bl	134 <_ZN4llvm13TargetMachineD1Ev>
     1ec:	mov	x1, #0x3a0                 	// #928
     1f0:	ldr	x0, [sp, #24]
     1f4:	bl	0 <_ZdlPvm>
     1f8:	ldp	x29, x30, [sp], #32
     1fc:	ret

0000000000000200 <_ZNK4llvm13TargetMachine21isPositionIndependentEv>:
     200:	stp	x29, x30, [sp, #-32]!
     204:	mov	x29, sp
     208:	str	x0, [sp, #24]
     20c:	ldr	x0, [sp, #24]
     210:	bl	53c <_ZNK4llvm13TargetMachine18getRelocationModelEv>
     214:	cmp	w0, #0x1
     218:	cset	w0, eq  // eq = none
     21c:	and	w0, w0, #0xff
     220:	ldp	x29, x30, [sp], #32
     224:	ret

0000000000000228 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE>:
     228:	stp	x29, x30, [sp, #-272]!
     22c:	mov	x29, sp
     230:	stp	x20, x21, [sp, #16]
     234:	str	x0, [sp, #40]
     238:	str	x1, [sp, #32]
     23c:	add	x2, sp, #0x30
     240:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     244:	add	x1, x0, #0x0
     248:	mov	x0, x2
     24c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     250:	ldp	x1, x2, [sp, #48]
     254:	ldr	x0, [sp, #32]
     258:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     25c:	and	w0, w0, #0xff
     260:	cmp	w0, #0x0
     264:	b.eq	2d8 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0xb0>  // b.none
     268:	add	x2, sp, #0x48
     26c:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     270:	add	x1, x0, #0x0
     274:	mov	x0, x2
     278:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     27c:	ldp	x1, x2, [sp, #72]
     280:	ldr	x0, [sp, #32]
     284:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     288:	str	x0, [sp, #64]
     28c:	add	x0, sp, #0x40
     290:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     294:	mov	x20, x0
     298:	mov	x21, x1
     29c:	add	x2, sp, #0x58
     2a0:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     2a4:	add	x1, x0, #0x0
     2a8:	mov	x0, x2
     2ac:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     2b0:	ldp	x2, x3, [sp, #88]
     2b4:	mov	x0, x20
     2b8:	mov	x1, x21
     2bc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     2c0:	and	w2, w0, #0xff
     2c4:	ldr	x1, [sp, #40]
     2c8:	ldrb	w0, [x1, #776]
     2cc:	bfi	w0, w2, #1, #1
     2d0:	strb	w0, [x1, #776]
     2d4:	b	2f8 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0xd0>
     2d8:	ldr	x0, [sp, #40]
     2dc:	ldrb	w0, [x0, #624]
     2e0:	ubfx	x0, x0, #1, #1
     2e4:	and	w2, w0, #0xff
     2e8:	ldr	x1, [sp, #40]
     2ec:	ldrb	w0, [x1, #776]
     2f0:	bfi	w0, w2, #1, #1
     2f4:	strb	w0, [x1, #776]
     2f8:	add	x2, sp, #0x68
     2fc:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     300:	add	x1, x0, #0x0
     304:	mov	x0, x2
     308:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     30c:	ldp	x1, x2, [sp, #104]
     310:	ldr	x0, [sp, #32]
     314:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     318:	and	w0, w0, #0xff
     31c:	cmp	w0, #0x0
     320:	b.eq	394 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x16c>  // b.none
     324:	add	x2, sp, #0x80
     328:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     32c:	add	x1, x0, #0x0
     330:	mov	x0, x2
     334:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     338:	ldp	x1, x2, [sp, #128]
     33c:	ldr	x0, [sp, #32]
     340:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     344:	str	x0, [sp, #120]
     348:	add	x0, sp, #0x78
     34c:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     350:	mov	x20, x0
     354:	mov	x21, x1
     358:	add	x2, sp, #0x90
     35c:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     360:	add	x1, x0, #0x0
     364:	mov	x0, x2
     368:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     36c:	ldp	x2, x3, [sp, #144]
     370:	mov	x0, x20
     374:	mov	x1, x21
     378:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     37c:	and	w2, w0, #0xff
     380:	ldr	x1, [sp, #40]
     384:	ldrb	w0, [x1, #776]
     388:	bfi	w0, w2, #2, #1
     38c:	strb	w0, [x1, #776]
     390:	b	3b4 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x18c>
     394:	ldr	x0, [sp, #40]
     398:	ldrb	w0, [x0, #624]
     39c:	ubfx	x0, x0, #2, #1
     3a0:	and	w2, w0, #0xff
     3a4:	ldr	x1, [sp, #40]
     3a8:	ldrb	w0, [x1, #776]
     3ac:	bfi	w0, w2, #2, #1
     3b0:	strb	w0, [x1, #776]
     3b4:	add	x2, sp, #0xa0
     3b8:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3bc:	add	x1, x0, #0x0
     3c0:	mov	x0, x2
     3c4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3c8:	ldp	x1, x2, [sp, #160]
     3cc:	ldr	x0, [sp, #32]
     3d0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3d4:	and	w0, w0, #0xff
     3d8:	cmp	w0, #0x0
     3dc:	b.eq	450 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x228>  // b.none
     3e0:	add	x2, sp, #0xb8
     3e4:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3e8:	add	x1, x0, #0x0
     3ec:	mov	x0, x2
     3f0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     3f4:	ldp	x1, x2, [sp, #184]
     3f8:	ldr	x0, [sp, #32]
     3fc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     400:	str	x0, [sp, #176]
     404:	add	x0, sp, #0xb0
     408:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     40c:	mov	x20, x0
     410:	mov	x21, x1
     414:	add	x2, sp, #0xc8
     418:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     41c:	add	x1, x0, #0x0
     420:	mov	x0, x2
     424:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     428:	ldp	x2, x3, [sp, #200]
     42c:	mov	x0, x20
     430:	mov	x1, x21
     434:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     438:	and	w2, w0, #0xff
     43c:	ldr	x1, [sp, #40]
     440:	ldrb	w0, [x1, #776]
     444:	bfi	w0, w2, #3, #1
     448:	strb	w0, [x1, #776]
     44c:	b	470 <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x248>
     450:	ldr	x0, [sp, #40]
     454:	ldrb	w0, [x0, #624]
     458:	ubfx	x0, x0, #3, #1
     45c:	and	w2, w0, #0xff
     460:	ldr	x1, [sp, #40]
     464:	ldrb	w0, [x1, #776]
     468:	bfi	w0, w2, #3, #1
     46c:	strb	w0, [x1, #776]
     470:	add	x2, sp, #0xd8
     474:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     478:	add	x1, x0, #0x0
     47c:	mov	x0, x2
     480:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     484:	ldp	x1, x2, [sp, #216]
     488:	ldr	x0, [sp, #32]
     48c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     490:	and	w0, w0, #0xff
     494:	cmp	w0, #0x0
     498:	b.eq	50c <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x2e4>  // b.none
     49c:	add	x2, sp, #0xf0
     4a0:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4a4:	add	x1, x0, #0x0
     4a8:	mov	x0, x2
     4ac:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4b0:	ldp	x1, x2, [sp, #240]
     4b4:	ldr	x0, [sp, #32]
     4b8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4bc:	str	x0, [sp, #232]
     4c0:	add	x0, sp, #0xe8
     4c4:	bl	0 <_ZNK4llvm9Attribute16getValueAsStringEv>
     4c8:	mov	x20, x0
     4cc:	mov	x21, x1
     4d0:	add	x2, sp, #0x100
     4d4:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4d8:	add	x1, x0, #0x0
     4dc:	mov	x0, x2
     4e0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4e4:	ldp	x2, x3, [sp, #256]
     4e8:	mov	x0, x20
     4ec:	mov	x1, x21
     4f0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     4f4:	and	w2, w0, #0xff
     4f8:	ldr	x1, [sp, #40]
     4fc:	ldrb	w0, [x1, #776]
     500:	bfi	w0, w2, #5, #1
     504:	strb	w0, [x1, #776]
     508:	b	52c <_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE+0x304>
     50c:	ldr	x0, [sp, #40]
     510:	ldrb	w0, [x0, #624]
     514:	ubfx	x0, x0, #5, #1
     518:	and	w2, w0, #0xff
     51c:	ldr	x1, [sp, #40]
     520:	ldrb	w0, [x1, #776]
     524:	bfi	w0, w2, #5, #1
     528:	strb	w0, [x1, #776]
     52c:	nop
     530:	ldp	x20, x21, [sp, #16]
     534:	ldp	x29, x30, [sp], #272
     538:	ret

000000000000053c <_ZNK4llvm13TargetMachine18getRelocationModelEv>:
     53c:	sub	sp, sp, #0x10
     540:	str	x0, [sp, #8]
     544:	ldr	x0, [sp, #8]
     548:	ldr	w0, [x0, #568]
     54c:	add	sp, sp, #0x10
     550:	ret

0000000000000554 <_ZNK4llvm13TargetMachine12getCodeModelEv>:
     554:	sub	sp, sp, #0x10
     558:	str	x0, [sp, #8]
     55c:	ldr	x0, [sp, #8]
     560:	ldr	w0, [x0, #572]
     564:	add	sp, sp, #0x10
     568:	ret

000000000000056c <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE>:
     56c:	stp	x29, x30, [sp, #-32]!
     570:	mov	x29, sp
     574:	str	x0, [sp, #24]
     578:	ldr	x0, [sp, #24]
     57c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     580:	cmp	w0, #0x4
     584:	b.eq	5f4 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x88>  // b.none
     588:	cmp	w0, #0x4
     58c:	b.gt	5fc <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x90>
     590:	cmp	w0, #0x3
     594:	b.eq	5ec <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x80>  // b.none
     598:	cmp	w0, #0x3
     59c:	b.gt	5fc <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x90>
     5a0:	cmp	w0, #0x2
     5a4:	b.eq	5e4 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x78>  // b.none
     5a8:	cmp	w0, #0x2
     5ac:	b.gt	5fc <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x90>
     5b0:	cmp	w0, #0x0
     5b4:	b.eq	5c4 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x58>  // b.none
     5b8:	cmp	w0, #0x1
     5bc:	b.eq	5dc <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x70>  // b.none
     5c0:	b	5fc <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0x90>
     5c4:	mov	w2, #0x50                  	// #80
     5c8:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5cc:	add	x1, x0, #0x0
     5d0:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     5d4:	add	x0, x0, #0x0
     5d8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     5dc:	mov	w0, #0x0                   	// #0
     5e0:	b	614 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa8>
     5e4:	mov	w0, #0x1                   	// #1
     5e8:	b	614 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa8>
     5ec:	mov	w0, #0x2                   	// #2
     5f0:	b	614 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa8>
     5f4:	mov	w0, #0x3                   	// #3
     5f8:	b	614 <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE+0xa8>
     5fc:	mov	w2, #0x5b                  	// #91
     600:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     604:	add	x1, x0, #0x0
     608:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     60c:	add	x0, x0, #0x0
     610:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     614:	ldp	x29, x30, [sp], #32
     618:	ret

000000000000061c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE>:
     61c:	stp	x29, x30, [sp, #-96]!
     620:	mov	x29, sp
     624:	str	x0, [sp, #40]
     628:	str	x1, [sp, #32]
     62c:	str	x2, [sp, #24]
     630:	ldr	x0, [sp, #24]
     634:	cmp	x0, #0x0
     638:	b.eq	658 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c>  // b.none
     63c:	ldr	x0, [sp, #24]
     640:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     644:	and	w0, w0, #0xff
     648:	cmp	w0, #0x0
     64c:	b.eq	658 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3c>  // b.none
     650:	mov	w0, #0x1                   	// #1
     654:	b	65c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x40>
     658:	mov	w0, #0x0                   	// #0
     65c:	cmp	w0, #0x0
     660:	b.eq	66c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x50>  // b.none
     664:	mov	w0, #0x1                   	// #1
     668:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     66c:	ldr	x0, [sp, #32]
     670:	bl	0 <_ZNK4llvm6Module14getRtLibUseGOTEv>
     674:	and	w0, w0, #0xff
     678:	cmp	w0, #0x0
     67c:	b.eq	694 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x78>  // b.none
     680:	ldr	x0, [sp, #24]
     684:	cmp	x0, #0x0
     688:	b.ne	694 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x78>  // b.any
     68c:	mov	w0, #0x1                   	// #1
     690:	b	698 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x7c>
     694:	mov	w0, #0x0                   	// #0
     698:	cmp	w0, #0x0
     69c:	b.eq	6a8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x8c>  // b.none
     6a0:	mov	w0, #0x0                   	// #0
     6a4:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     6a8:	ldr	x0, [sp, #40]
     6ac:	bl	53c <_ZNK4llvm13TargetMachine18getRelocationModelEv>
     6b0:	str	w0, [sp, #92]
     6b4:	ldr	x0, [sp, #40]
     6b8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     6bc:	str	x0, [sp, #80]
     6c0:	ldr	x0, [sp, #24]
     6c4:	cmp	x0, #0x0
     6c8:	b.eq	6e8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xcc>  // b.none
     6cc:	ldr	x0, [sp, #24]
     6d0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     6d4:	and	w0, w0, #0xff
     6d8:	cmp	w0, #0x0
     6dc:	b.eq	6e8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xcc>  // b.none
     6e0:	mov	w0, #0x1                   	// #1
     6e4:	b	6ec <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xd0>
     6e8:	mov	w0, #0x0                   	// #0
     6ec:	cmp	w0, #0x0
     6f0:	b.eq	6fc <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0xe0>  // b.none
     6f4:	mov	w0, #0x0                   	// #0
     6f8:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     6fc:	ldr	x0, [sp, #80]
     700:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     704:	and	w0, w0, #0xff
     708:	cmp	w0, #0x0
     70c:	b.eq	760 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x144>  // b.none
     710:	ldr	x0, [sp, #80]
     714:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     718:	and	w0, w0, #0xff
     71c:	cmp	w0, #0x0
     720:	b.eq	760 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x144>  // b.none
     724:	ldr	x0, [sp, #24]
     728:	cmp	x0, #0x0
     72c:	b.eq	760 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x144>  // b.none
     730:	ldr	x0, [sp, #24]
     734:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     738:	and	w0, w0, #0xff
     73c:	cmp	w0, #0x0
     740:	b.eq	760 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x144>  // b.none
     744:	add	x0, sp, #0x18
     748:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     74c:	and	w0, w0, #0xff
     750:	cmp	w0, #0x0
     754:	b.eq	760 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x144>  // b.none
     758:	mov	w0, #0x1                   	// #1
     75c:	b	764 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x148>
     760:	mov	w0, #0x0                   	// #0
     764:	cmp	w0, #0x0
     768:	b.eq	774 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x158>  // b.none
     76c:	mov	w0, #0x0                   	// #0
     770:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     774:	ldr	x0, [sp, #80]
     778:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     77c:	and	w0, w0, #0xff
     780:	cmp	w0, #0x0
     784:	b.eq	7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x194>  // b.none
     788:	ldr	x0, [sp, #24]
     78c:	cmp	x0, #0x0
     790:	b.eq	7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x194>  // b.none
     794:	ldr	x0, [sp, #24]
     798:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     79c:	and	w0, w0, #0xff
     7a0:	cmp	w0, #0x0
     7a4:	b.eq	7b0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x194>  // b.none
     7a8:	mov	w0, #0x1                   	// #1
     7ac:	b	7b4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x198>
     7b0:	mov	w0, #0x0                   	// #0
     7b4:	cmp	w0, #0x0
     7b8:	b.eq	7c4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1a8>  // b.none
     7bc:	mov	w0, #0x0                   	// #0
     7c0:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     7c4:	ldr	x0, [sp, #80]
     7c8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     7cc:	and	w0, w0, #0xff
     7d0:	cmp	w0, #0x0
     7d4:	b.ne	7ec <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1d0>  // b.any
     7d8:	ldr	x0, [sp, #80]
     7dc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     7e0:	and	w0, w0, #0xff
     7e4:	cmp	w0, #0x0
     7e8:	b.eq	7f4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1d8>  // b.none
     7ec:	mov	w0, #0x1                   	// #1
     7f0:	b	7f8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1dc>
     7f4:	mov	w0, #0x0                   	// #0
     7f8:	cmp	w0, #0x0
     7fc:	b.eq	808 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x1ec>  // b.none
     800:	mov	w0, #0x1                   	// #1
     804:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     808:	ldr	x0, [sp, #24]
     80c:	cmp	x0, #0x0
     810:	b.eq	844 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x228>  // b.none
     814:	ldr	x0, [sp, #40]
     818:	bl	200 <_ZNK4llvm13TargetMachine21isPositionIndependentEv>
     81c:	and	w0, w0, #0xff
     820:	cmp	w0, #0x0
     824:	b.eq	844 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x228>  // b.none
     828:	ldr	x0, [sp, #24]
     82c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     830:	and	w0, w0, #0xff
     834:	cmp	w0, #0x0
     838:	b.eq	844 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x228>  // b.none
     83c:	mov	w0, #0x1                   	// #1
     840:	b	848 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x22c>
     844:	mov	w0, #0x0                   	// #0
     848:	cmp	w0, #0x0
     84c:	b.eq	858 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x23c>  // b.none
     850:	mov	w0, #0x0                   	// #0
     854:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     858:	ldr	x0, [sp, #24]
     85c:	cmp	x0, #0x0
     860:	b.eq	888 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x26c>  // b.none
     864:	ldr	x0, [sp, #24]
     868:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     86c:	and	w0, w0, #0xff
     870:	eor	w0, w0, #0x1
     874:	and	w0, w0, #0xff
     878:	cmp	w0, #0x0
     87c:	b.eq	888 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x26c>  // b.none
     880:	mov	w0, #0x1                   	// #1
     884:	b	88c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x270>
     888:	mov	w0, #0x0                   	// #0
     88c:	cmp	w0, #0x0
     890:	b.eq	89c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x280>  // b.none
     894:	mov	w0, #0x1                   	// #1
     898:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     89c:	ldr	x0, [sp, #80]
     8a0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     8a4:	and	w0, w0, #0xff
     8a8:	cmp	w0, #0x0
     8ac:	b.eq	8f4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2d8>  // b.none
     8b0:	ldr	w0, [sp, #92]
     8b4:	cmp	w0, #0x0
     8b8:	b.ne	8c4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2a8>  // b.any
     8bc:	mov	w0, #0x1                   	// #1
     8c0:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     8c4:	ldr	x0, [sp, #24]
     8c8:	cmp	x0, #0x0
     8cc:	b.eq	8ec <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2d0>  // b.none
     8d0:	ldr	x0, [sp, #24]
     8d4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     8d8:	and	w0, w0, #0xff
     8dc:	cmp	w0, #0x0
     8e0:	b.eq	8ec <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2d0>  // b.none
     8e4:	mov	w0, #0x1                   	// #1
     8e8:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     8ec:	mov	w0, #0x0                   	// #0
     8f0:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     8f4:	ldr	x0, [sp, #80]
     8f8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     8fc:	and	w0, w0, #0xff
     900:	cmp	w0, #0x0
     904:	b.eq	910 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x2f4>  // b.none
     908:	mov	w0, #0x0                   	// #0
     90c:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     910:	ldr	x0, [sp, #80]
     914:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     918:	and	w0, w0, #0xff
     91c:	cmp	w0, #0x0
     920:	b.ne	958 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x33c>  // b.any
     924:	ldr	x0, [sp, #80]
     928:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     92c:	and	w0, w0, #0xff
     930:	cmp	w0, #0x0
     934:	b.ne	958 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x33c>  // b.any
     938:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     93c:	add	x3, x0, #0x0
     940:	mov	w2, #0xab                  	// #171
     944:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     948:	add	x1, x0, #0x0
     94c:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     950:	add	x0, x0, #0x0
     954:	bl	0 <__assert_fail>
     958:	ldr	w0, [sp, #92]
     95c:	cmp	w0, #0x2
     960:	b.ne	984 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x368>  // b.any
     964:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     968:	add	x3, x0, #0x0
     96c:	mov	w2, #0xac                  	// #172
     970:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     974:	add	x1, x0, #0x0
     978:	adrp	x0, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     97c:	add	x0, x0, #0x0
     980:	bl	0 <__assert_fail>
     984:	ldr	w0, [sp, #92]
     988:	cmp	w0, #0x0
     98c:	b.eq	9a0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x384>  // b.none
     990:	ldr	x0, [sp, #32]
     994:	bl	0 <_ZNK4llvm6Module11getPIELevelEv>
     998:	cmp	w0, #0x0
     99c:	b.eq	9a8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x38c>  // b.none
     9a0:	mov	w0, #0x1                   	// #1
     9a4:	b	9ac <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x390>
     9a8:	mov	w0, #0x0                   	// #0
     9ac:	strb	w0, [sp, #79]
     9b0:	ldrb	w0, [sp, #79]
     9b4:	cmp	w0, #0x0
     9b8:	b.eq	ae4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4c8>  // b.none
     9bc:	ldr	x0, [sp, #24]
     9c0:	cmp	x0, #0x0
     9c4:	b.eq	9ec <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3d0>  // b.none
     9c8:	ldr	x0, [sp, #24]
     9cc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     9d0:	and	w0, w0, #0xff
     9d4:	eor	w0, w0, #0x1
     9d8:	and	w0, w0, #0xff
     9dc:	cmp	w0, #0x0
     9e0:	b.eq	9ec <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3d0>  // b.none
     9e4:	mov	w0, #0x1                   	// #1
     9e8:	b	9f0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3d4>
     9ec:	mov	w0, #0x0                   	// #0
     9f0:	cmp	w0, #0x0
     9f4:	b.eq	a00 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x3e4>  // b.none
     9f8:	mov	w0, #0x1                   	// #1
     9fc:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     a00:	ldr	x0, [sp, #24]
     a04:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     a08:	str	x0, [sp, #64]
     a0c:	ldr	x0, [sp, #64]
     a10:	cmp	x0, #0x0
     a14:	b.eq	a38 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x41c>  // b.none
     a18:	mov	w1, #0x22                  	// #34
     a1c:	ldr	x0, [sp, #64]
     a20:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     a24:	and	w0, w0, #0xff
     a28:	cmp	w0, #0x0
     a2c:	b.eq	a38 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x41c>  // b.none
     a30:	mov	w0, #0x1                   	// #1
     a34:	b	a3c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x420>
     a38:	mov	w0, #0x0                   	// #0
     a3c:	cmp	w0, #0x0
     a40:	b.eq	a4c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x430>  // b.none
     a44:	mov	w0, #0x0                   	// #0
     a48:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     a4c:	ldr	x0, [sp, #80]
     a50:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     a54:	str	w0, [sp, #60]
     a58:	ldr	w0, [sp, #60]
     a5c:	cmp	w0, #0x10
     a60:	b.eq	a78 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x45c>  // b.none
     a64:	ldr	x0, [sp, #80]
     a68:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     a6c:	and	w0, w0, #0xff
     a70:	cmp	w0, #0x0
     a74:	b.eq	a80 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x464>  // b.none
     a78:	mov	w0, #0x1                   	// #1
     a7c:	b	a84 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x468>
     a80:	mov	w0, #0x0                   	// #0
     a84:	cmp	w0, #0x0
     a88:	b.eq	a94 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x478>  // b.none
     a8c:	mov	w0, #0x0                   	// #0
     a90:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     a94:	ldr	x0, [sp, #24]
     a98:	cmp	x0, #0x0
     a9c:	b.eq	abc <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4a0>  // b.none
     aa0:	ldr	x0, [sp, #24]
     aa4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     aa8:	and	w0, w0, #0xff
     aac:	eor	w0, w0, #0x1
     ab0:	and	w0, w0, #0xff
     ab4:	cmp	w0, #0x0
     ab8:	b.eq	ad0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4b4>  // b.none
     abc:	ldr	w0, [sp, #92]
     ac0:	cmp	w0, #0x0
     ac4:	b.ne	ad0 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4b4>  // b.any
     ac8:	mov	w0, #0x1                   	// #1
     acc:	b	ad4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4b8>
     ad0:	mov	w0, #0x0                   	// #0
     ad4:	cmp	w0, #0x0
     ad8:	b.eq	ae4 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4c8>  // b.none
     adc:	mov	w0, #0x1                   	// #1
     ae0:	b	ae8 <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE+0x4cc>
     ae4:	mov	w0, #0x0                   	// #0
     ae8:	ldp	x29, x30, [sp], #96
     aec:	ret

0000000000000af0 <_ZNK4llvm13TargetMachine14useEmulatedTLSEv>:
     af0:	stp	x29, x30, [sp, #-32]!
     af4:	mov	x29, sp
     af8:	str	x0, [sp, #24]
     afc:	ldr	x0, [sp, #24]
     b00:	ldrb	w0, [x0, #801]
     b04:	and	w0, w0, #0xffffff80
     b08:	and	w0, w0, #0xff
     b0c:	cmp	w0, #0x0
     b10:	b.eq	b34 <_ZNK4llvm13TargetMachine14useEmulatedTLSEv+0x44>  // b.none
     b14:	ldr	x0, [sp, #24]
     b18:	ldrb	w0, [x0, #801]
     b1c:	and	w0, w0, #0x40
     b20:	and	w0, w0, #0xff
     b24:	cmp	w0, #0x0
     b28:	cset	w0, ne  // ne = any
     b2c:	and	w0, w0, #0xff
     b30:	b	b48 <_ZNK4llvm13TargetMachine14useEmulatedTLSEv+0x58>
     b34:	ldr	x0, [sp, #24]
     b38:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     b3c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     b40:	and	w0, w0, #0xff
     b44:	nop
     b48:	ldp	x29, x30, [sp], #32
     b4c:	ret

0000000000000b50 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE>:
     b50:	stp	x29, x30, [sp, #-64]!
     b54:	mov	x29, sp
     b58:	str	x0, [sp, #24]
     b5c:	str	x1, [sp, #16]
     b60:	ldr	x0, [sp, #16]
     b64:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     b68:	bl	0 <_ZNK4llvm6Module11getPIELevelEv>
     b6c:	cmp	w0, #0x0
     b70:	cset	w0, ne  // ne = any
     b74:	strb	w0, [sp, #59]
     b78:	ldr	x0, [sp, #24]
     b7c:	bl	53c <_ZNK4llvm13TargetMachine18getRelocationModelEv>
     b80:	str	w0, [sp, #52]
     b84:	ldr	w0, [sp, #52]
     b88:	cmp	w0, #0x1
     b8c:	b.ne	bac <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0x5c>  // b.any
     b90:	ldrb	w0, [sp, #59]
     b94:	eor	w0, w0, #0x1
     b98:	and	w0, w0, #0xff
     b9c:	cmp	w0, #0x0
     ba0:	b.eq	bac <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0x5c>  // b.none
     ba4:	mov	w0, #0x1                   	// #1
     ba8:	b	bb0 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0x60>
     bac:	mov	w0, #0x0                   	// #0
     bb0:	strb	w0, [sp, #51]
     bb4:	ldr	x0, [sp, #16]
     bb8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     bbc:	ldr	x2, [sp, #16]
     bc0:	mov	x1, x0
     bc4:	ldr	x0, [sp, #24]
     bc8:	bl	61c <_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE>
     bcc:	strb	w0, [sp, #50]
     bd0:	ldrb	w0, [sp, #51]
     bd4:	cmp	w0, #0x0
     bd8:	b.eq	bfc <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xac>  // b.none
     bdc:	ldrb	w0, [sp, #50]
     be0:	cmp	w0, #0x0
     be4:	b.eq	bf4 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xa4>  // b.none
     be8:	mov	w0, #0x1                   	// #1
     bec:	str	w0, [sp, #60]
     bf0:	b	c1c <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xcc>
     bf4:	str	wzr, [sp, #60]
     bf8:	b	c1c <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xcc>
     bfc:	ldrb	w0, [sp, #50]
     c00:	cmp	w0, #0x0
     c04:	b.eq	c14 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xc4>  // b.none
     c08:	mov	w0, #0x3                   	// #3
     c0c:	str	w0, [sp, #60]
     c10:	b	c1c <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xcc>
     c14:	mov	w0, #0x2                   	// #2
     c18:	str	w0, [sp, #60]
     c1c:	ldr	x0, [sp, #16]
     c20:	bl	56c <_ZL19getSelectedTLSModelPKN4llvm11GlobalValueE>
     c24:	str	w0, [sp, #44]
     c28:	ldr	w1, [sp, #44]
     c2c:	ldr	w0, [sp, #60]
     c30:	cmp	w1, w0
     c34:	b.le	c40 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xf0>
     c38:	ldr	w0, [sp, #44]
     c3c:	b	c44 <_ZNK4llvm13TargetMachine11getTLSModelEPKNS_11GlobalValueE+0xf4>
     c40:	ldr	w0, [sp, #60]
     c44:	ldp	x29, x30, [sp], #64
     c48:	ret

0000000000000c4c <_ZNK4llvm13TargetMachine11getOptLevelEv>:
     c4c:	sub	sp, sp, #0x10
     c50:	str	x0, [sp, #8]
     c54:	ldr	x0, [sp, #8]
     c58:	ldr	w0, [x0, #576]
     c5c:	add	sp, sp, #0x10
     c60:	ret

0000000000000c64 <_ZN4llvm13TargetMachine11setOptLevelENS_10CodeGenOpt5LevelE>:
     c64:	sub	sp, sp, #0x10
     c68:	str	x0, [sp, #8]
     c6c:	str	w1, [sp, #4]
     c70:	ldr	x0, [sp, #8]
     c74:	ldr	w1, [sp, #4]
     c78:	str	w1, [x0, #576]
     c7c:	nop
     c80:	add	sp, sp, #0x10
     c84:	ret

0000000000000c88 <_ZN4llvm13TargetMachine22getTargetTransformInfoERKNS_8FunctionE>:
     c88:	stp	x29, x30, [sp, #-48]!
     c8c:	mov	x29, sp
     c90:	str	x19, [sp, #16]
     c94:	mov	x19, x8
     c98:	str	x0, [sp, #40]
     c9c:	str	x1, [sp, #32]
     ca0:	ldr	x0, [sp, #32]
     ca4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     ca8:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
     cac:	mov	x1, x0
     cb0:	mov	x0, x19
     cb4:	bl	0 <_ZN4llvm19TargetTransformInfoC1ERKNS_10DataLayoutE>
     cb8:	mov	x0, x19
     cbc:	ldr	x19, [sp, #16]
     cc0:	ldp	x29, x30, [sp], #48
     cc4:	ret

0000000000000cc8 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb>:
     cc8:	stp	x29, x30, [sp, #-80]!
     ccc:	mov	x29, sp
     cd0:	str	x0, [sp, #56]
     cd4:	str	x1, [sp, #48]
     cd8:	str	x2, [sp, #40]
     cdc:	str	x3, [sp, #32]
     ce0:	strb	w4, [sp, #31]
     ce4:	ldrb	w0, [sp, #31]
     ce8:	cmp	w0, #0x0
     cec:	b.ne	d0c <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0x44>  // b.any
     cf0:	ldr	x0, [sp, #40]
     cf4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     cf8:	and	w0, w0, #0xff
     cfc:	eor	w0, w0, #0x1
     d00:	and	w0, w0, #0xff
     d04:	cmp	w0, #0x0
     d08:	b.eq	d14 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0x4c>  // b.none
     d0c:	mov	w0, #0x1                   	// #1
     d10:	b	d18 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0x50>
     d14:	mov	w0, #0x0                   	// #0
     d18:	cmp	w0, #0x0
     d1c:	b.eq	d38 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0x70>  // b.none
     d20:	mov	w3, #0x0                   	// #0
     d24:	ldr	x2, [sp, #40]
     d28:	ldr	x1, [sp, #48]
     d2c:	ldr	x0, [sp, #32]
     d30:	bl	0 <_ZNK4llvm7Mangler17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueEb>
     d34:	b	d78 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb+0xb0>
     d38:	ldr	x0, [sp, #56]
     d3c:	ldr	x0, [x0]
     d40:	add	x0, x0, #0x18
     d44:	ldr	x1, [x0]
     d48:	ldr	x0, [sp, #56]
     d4c:	blr	x1
     d50:	str	x0, [sp, #72]
     d54:	ldr	x0, [sp, #72]
     d58:	ldr	x0, [x0]
     d5c:	add	x0, x0, #0x38
     d60:	ldr	x4, [x0]
     d64:	ldr	x3, [sp, #56]
     d68:	ldr	x2, [sp, #40]
     d6c:	ldr	x1, [sp, #48]
     d70:	ldr	x0, [sp, #72]
     d74:	blr	x4
     d78:	ldp	x29, x30, [sp], #80
     d7c:	ret

0000000000000d80 <_ZNK4llvm13TargetMachine9getSymbolEPKNS_11GlobalValueE>:
     d80:	stp	x29, x30, [sp, #-224]!
     d84:	mov	x29, sp
     d88:	str	x19, [sp, #16]
     d8c:	str	x0, [sp, #40]
     d90:	str	x1, [sp, #32]
     d94:	ldr	x0, [sp, #40]
     d98:	ldr	x0, [x0]
     d9c:	add	x0, x0, #0x18
     da0:	ldr	x1, [x0]
     da4:	ldr	x0, [sp, #40]
     da8:	blr	x1
     dac:	str	x0, [sp, #216]
     db0:	add	x0, sp, #0x30
     db4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     db8:	ldr	x0, [sp, #216]
     dbc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     dc0:	mov	x1, x0
     dc4:	add	x0, sp, #0x30
     dc8:	mov	w4, #0x0                   	// #0
     dcc:	mov	x3, x1
     dd0:	ldr	x2, [sp, #32]
     dd4:	mov	x1, x0
     dd8:	ldr	x0, [sp, #40]
     ddc:	bl	cc8 <_ZNK4llvm13TargetMachine17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueERNS_7ManglerEb>
     de0:	ldr	x0, [sp, #216]
     de4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     de8:	mov	x19, x0
     dec:	add	x1, sp, #0x30
     df0:	add	x0, sp, #0xc0
     df4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     df8:	add	x0, sp, #0xc0
     dfc:	mov	x1, x0
     e00:	mov	x0, x19
     e04:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
     e08:	mov	x19, x0
     e0c:	nop
     e10:	add	x0, sp, #0x30
     e14:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     e18:	mov	x0, x19
     e1c:	ldr	x19, [sp, #16]
     e20:	ldp	x29, x30, [sp], #224
     e24:	ret

0000000000000e28 <_ZZN4llvm13TargetMachine19getTargetIRAnalysisEvENKUlRKNS_8FunctionEE_clES3_>:
     e28:	stp	x29, x30, [sp, #-48]!
     e2c:	mov	x29, sp
     e30:	str	x19, [sp, #16]
     e34:	mov	x19, x8
     e38:	str	x0, [sp, #40]
     e3c:	str	x1, [sp, #32]
     e40:	ldr	x0, [sp, #40]
     e44:	ldr	x3, [x0]
     e48:	ldr	x0, [sp, #40]
     e4c:	ldr	x0, [x0]
     e50:	ldr	x0, [x0]
     e54:	add	x0, x0, #0x40
     e58:	ldr	x2, [x0]
     e5c:	mov	x8, x19
     e60:	ldr	x1, [sp, #32]
     e64:	mov	x0, x3
     e68:	blr	x2
     e6c:	mov	x0, x19
     e70:	ldr	x19, [sp, #16]
     e74:	ldp	x29, x30, [sp], #48
     e78:	ret

0000000000000e7c <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>:
     e7c:	stp	x29, x30, [sp, #-80]!
     e80:	mov	x29, sp
     e84:	str	x19, [sp, #16]
     e88:	mov	x19, x8
     e8c:	str	x0, [sp, #40]
     e90:	ldr	x1, [sp, #40]
     e94:	add	x0, sp, #0x30
     e98:	bl	ec4 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEEC1IZNS0_13TargetMachine19getTargetIRAnalysisEvEUlS4_E_vvEET_>
     e9c:	add	x0, sp, #0x30
     ea0:	mov	x1, x0
     ea4:	mov	x0, x19
     ea8:	bl	0 <_ZN4llvm16TargetIRAnalysisC1ESt8functionIFNS_19TargetTransformInfoERKNS_8FunctionEEE>
     eac:	add	x0, sp, #0x30
     eb0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     eb4:	mov	x0, x19
     eb8:	ldr	x19, [sp, #16]
     ebc:	ldp	x29, x30, [sp], #80
     ec0:	ret

0000000000000ec4 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEEC1IZNS0_13TargetMachine19getTargetIRAnalysisEvEUlS4_E_vvEET_>:
     ec4:	stp	x29, x30, [sp, #-48]!
     ec8:	mov	x29, sp
     ecc:	str	x19, [sp, #16]
     ed0:	str	x0, [sp, #40]
     ed4:	str	x1, [sp, #32]
     ed8:	ldr	x0, [sp, #40]
     edc:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     ee0:	add	x0, sp, #0x20
     ee4:	bl	f3c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E21_M_not_empty_functionIS6_EEbRKT_>
     ee8:	and	w0, w0, #0xff
     eec:	cmp	w0, #0x0
     ef0:	b.eq	f2c <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEEC1IZNS0_13TargetMachine19getTargetIRAnalysisEvEUlS4_E_vvEET_+0x68>  // b.none
     ef4:	ldr	x19, [sp, #40]
     ef8:	add	x0, sp, #0x20
     efc:	bl	f50 <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS0_8FunctionEE_EONSt16remove_referenceIT_E4typeEOS8_>
     f00:	mov	x1, x0
     f04:	mov	x0, x19
     f08:	bl	f64 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E15_M_init_functorERSt9_Any_dataOS6_>
     f0c:	ldr	x0, [sp, #40]
     f10:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     f14:	add	x1, x1, #0x0
     f18:	str	x1, [x0, #24]
     f1c:	ldr	x0, [sp, #40]
     f20:	adrp	x1, 0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     f24:	add	x1, x1, #0x0
     f28:	str	x1, [x0, #16]
     f2c:	nop
     f30:	ldr	x19, [sp, #16]
     f34:	ldp	x29, x30, [sp], #48
     f38:	ret

0000000000000f3c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E21_M_not_empty_functionIS6_EEbRKT_>:
     f3c:	sub	sp, sp, #0x10
     f40:	str	x0, [sp, #8]
     f44:	mov	w0, #0x1                   	// #1
     f48:	add	sp, sp, #0x10
     f4c:	ret

0000000000000f50 <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS0_8FunctionEE_EONSt16remove_referenceIT_E4typeEOS8_>:
     f50:	sub	sp, sp, #0x10
     f54:	str	x0, [sp, #8]
     f58:	ldr	x0, [sp, #8]
     f5c:	add	sp, sp, #0x10
     f60:	ret

0000000000000f64 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E15_M_init_functorERSt9_Any_dataOS6_>:
     f64:	stp	x29, x30, [sp, #-64]!
     f68:	mov	x29, sp
     f6c:	str	x19, [sp, #16]
     f70:	str	x0, [sp, #40]
     f74:	str	x1, [sp, #32]
     f78:	ldr	x0, [sp, #32]
     f7c:	bl	f50 <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS0_8FunctionEE_EONSt16remove_referenceIT_E4typeEOS8_>
     f80:	mov	w2, w19
     f84:	mov	x1, x0
     f88:	ldr	x0, [sp, #40]
     f8c:	bl	107c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E15_M_init_functorERSt9_Any_dataOS6_St17integral_constantIbLb1EE>
     f90:	nop
     f94:	ldr	x19, [sp, #16]
     f98:	ldp	x29, x30, [sp], #64
     f9c:	ret

0000000000000fa0 <_ZNSt17_Function_handlerIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEZNS0_13TargetMachine19getTargetIRAnalysisEvEUlS4_E_E9_M_invokeERKSt9_Any_dataS4_>:
     fa0:	stp	x29, x30, [sp, #-48]!
     fa4:	mov	x29, sp
     fa8:	stp	x19, x20, [sp, #16]
     fac:	mov	x19, x8
     fb0:	str	x0, [sp, #40]
     fb4:	str	x1, [sp, #32]
     fb8:	ldr	x0, [sp, #40]
     fbc:	bl	10d0 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E14_M_get_pointerERKSt9_Any_data>
     fc0:	mov	x20, x0
     fc4:	ldr	x0, [sp, #32]
     fc8:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
     fcc:	mov	x8, x19
     fd0:	mov	x1, x0
     fd4:	mov	x0, x20
     fd8:	bl	e28 <_ZZN4llvm13TargetMachine19getTargetIRAnalysisEvENKUlRKNS_8FunctionEE_clES3_>
     fdc:	mov	x0, x19
     fe0:	ldp	x19, x20, [sp, #16]
     fe4:	ldp	x29, x30, [sp], #48
     fe8:	ret

0000000000000fec <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
     fec:	stp	x29, x30, [sp, #-80]!
     ff0:	mov	x29, sp
     ff4:	str	x19, [sp, #16]
     ff8:	str	x0, [sp, #56]
     ffc:	str	x1, [sp, #48]
    1000:	str	w2, [sp, #44]
    1004:	ldr	w0, [sp, #44]
    1008:	cmp	w0, #0x3
    100c:	b.eq	105c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x70>  // b.none
    1010:	cmp	w0, #0x3
    1014:	b.gt	106c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x80>
    1018:	cmp	w0, #0x1
    101c:	b.eq	102c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x40>  // b.none
    1020:	cmp	w0, #0x2
    1024:	b.eq	1048 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x5c>  // b.none
    1028:	b	106c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x80>
    102c:	ldr	x0, [sp, #56]
    1030:	bl	10fc <_ZNSt9_Any_data9_M_accessIPZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_EERT_v>
    1034:	mov	x19, x0
    1038:	ldr	x0, [sp, #48]
    103c:	bl	10d0 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E14_M_get_pointerERKSt9_Any_data>
    1040:	str	x0, [x19]
    1044:	b	106c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x80>
    1048:	mov	w2, w4
    104c:	ldr	x1, [sp, #48]
    1050:	ldr	x0, [sp, #56]
    1054:	bl	1118 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E8_M_cloneERSt9_Any_dataRKS8_St17integral_constantIbLb1EE>
    1058:	b	106c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x80>
    105c:	mov	w1, w3
    1060:	ldr	x0, [sp, #56]
    1064:	bl	116c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
    1068:	nop
    106c:	mov	w0, #0x0                   	// #0
    1070:	ldr	x19, [sp, #16]
    1074:	ldp	x29, x30, [sp], #80
    1078:	ret

000000000000107c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E15_M_init_functorERSt9_Any_dataOS6_St17integral_constantIbLb1EE>:
    107c:	stp	x29, x30, [sp, #-64]!
    1080:	mov	x29, sp
    1084:	str	x19, [sp, #16]
    1088:	str	x0, [sp, #56]
    108c:	str	x1, [sp, #48]
    1090:	strb	w2, [sp, #40]
    1094:	ldr	x0, [sp, #48]
    1098:	bl	f50 <_ZSt4moveIRZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS0_8FunctionEE_EONSt16remove_referenceIT_E4typeEOS8_>
    109c:	mov	x19, x0
    10a0:	ldr	x0, [sp, #56]
    10a4:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    10a8:	mov	x1, x0
    10ac:	mov	x0, #0x8                   	// #8
    10b0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    10b4:	mov	x1, x0
    10b8:	ldr	x0, [x19]
    10bc:	str	x0, [x1]
    10c0:	nop
    10c4:	ldr	x19, [sp, #16]
    10c8:	ldp	x29, x30, [sp], #64
    10cc:	ret

00000000000010d0 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E14_M_get_pointerERKSt9_Any_data>:
    10d0:	stp	x29, x30, [sp, #-48]!
    10d4:	mov	x29, sp
    10d8:	str	x0, [sp, #24]
    10dc:	ldr	x0, [sp, #24]
    10e0:	bl	1190 <_ZNKSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_EERKT_v>
    10e4:	str	x0, [sp, #40]
    10e8:	ldr	x0, [sp, #40]
    10ec:	bl	11ac <_ZSt11__addressofIKZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS0_8FunctionEE_EPT_RS7_>
    10f0:	nop
    10f4:	ldp	x29, x30, [sp], #48
    10f8:	ret

00000000000010fc <_ZNSt9_Any_data9_M_accessIPZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_EERT_v>:
    10fc:	stp	x29, x30, [sp, #-32]!
    1100:	mov	x29, sp
    1104:	str	x0, [sp, #24]
    1108:	ldr	x0, [sp, #24]
    110c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    1110:	ldp	x29, x30, [sp], #32
    1114:	ret

0000000000001118 <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E8_M_cloneERSt9_Any_dataRKS8_St17integral_constantIbLb1EE>:
    1118:	stp	x29, x30, [sp, #-64]!
    111c:	mov	x29, sp
    1120:	str	x19, [sp, #16]
    1124:	str	x0, [sp, #56]
    1128:	str	x1, [sp, #48]
    112c:	strb	w2, [sp, #40]
    1130:	ldr	x0, [sp, #48]
    1134:	bl	1190 <_ZNKSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_EERKT_v>
    1138:	mov	x19, x0
    113c:	ldr	x0, [sp, #56]
    1140:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    1144:	mov	x1, x0
    1148:	mov	x0, #0x8                   	// #8
    114c:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    1150:	mov	x1, x0
    1154:	ldr	x0, [x19]
    1158:	str	x0, [x1]
    115c:	nop
    1160:	ldr	x19, [sp, #16]
    1164:	ldp	x29, x30, [sp], #64
    1168:	ret

000000000000116c <_ZNSt14_Function_base13_Base_managerIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
    116c:	stp	x29, x30, [sp, #-32]!
    1170:	mov	x29, sp
    1174:	str	x0, [sp, #24]
    1178:	strb	w1, [sp, #16]
    117c:	ldr	x0, [sp, #24]
    1180:	bl	11c0 <_ZNSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_EERT_v>
    1184:	nop
    1188:	ldp	x29, x30, [sp], #32
    118c:	ret

0000000000001190 <_ZNKSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_EERKT_v>:
    1190:	stp	x29, x30, [sp, #-32]!
    1194:	mov	x29, sp
    1198:	str	x0, [sp, #24]
    119c:	ldr	x0, [sp, #24]
    11a0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    11a4:	ldp	x29, x30, [sp], #32
    11a8:	ret

00000000000011ac <_ZSt11__addressofIKZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS0_8FunctionEE_EPT_RS7_>:
    11ac:	sub	sp, sp, #0x10
    11b0:	str	x0, [sp, #8]
    11b4:	ldr	x0, [sp, #8]
    11b8:	add	sp, sp, #0x10
    11bc:	ret

00000000000011c0 <_ZNSt9_Any_data9_M_accessIZN4llvm13TargetMachine19getTargetIRAnalysisEvEUlRKNS1_8FunctionEE_EERT_v>:
    11c0:	stp	x29, x30, [sp, #-32]!
    11c4:	mov	x29, sp
    11c8:	str	x0, [sp, #24]
    11cc:	ldr	x0, [sp, #24]
    11d0:	bl	0 <_ZN4llvm13TargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsE>
    11d4:	ldp	x29, x30, [sp], #32
    11d8:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZdlPvm>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNKSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt14_Function_baseC2Ev:

0000000000000000 <_ZNSt14_Function_baseC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0, #16]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	34 <_ZNSt14_Function_baseD1Ev+0x34>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x3, [x0, #16]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x1, [sp, #24]
  2c:	mov	w2, #0x3                   	// #3
  30:	blr	x3
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>  // b.any
  20:	mov	w0, #0x0                   	// #0
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <memcmp>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef6equalsES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x8, x19
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #32]
   c:	stp	x2, x3, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldp	x1, x2, [sp, #16]
  18:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x6                   	// #6
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x128                 	// #296
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZNK4llvm6Triple7getArchEv:

0000000000000000 <_ZNK4llvm6Triple7getArchEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple5getOSEv:

0000000000000000 <_ZNK4llvm6Triple5getOSEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #44]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple14getEnvironmentEv:

0000000000000000 <_ZNK4llvm6Triple14getEnvironmentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #48]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple15getObjectFormatEv:

0000000000000000 <_ZNK4llvm6Triple15getObjectFormatEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #52]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Triple11isOSOpenBSDEv:

0000000000000000 <_ZNK4llvm6Triple11isOSOpenBSDEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple11isOSOpenBSDEv>
  14:	cmp	w0, #0xd
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple11isOSWindowsEv:

0000000000000000 <_ZNK4llvm6Triple11isOSWindowsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple11isOSWindowsEv>
  14:	cmp	w0, #0xf
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv:

0000000000000000 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	38 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv+0x38>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv>
  28:	cmp	w0, #0x10
  2c:	b.ne	38 <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv+0x38>  // b.any
  30:	mov	w0, #0x1                   	// #1
  34:	b	3c <_ZNK4llvm6Triple26isWindowsCygwinEnvironmentEv+0x3c>
  38:	mov	w0, #0x0                   	// #0
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm6Triple23isWindowsGNUEnvironmentEv:

0000000000000000 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	38 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv+0x38>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv>
  28:	cmp	w0, #0x1
  2c:	b.ne	38 <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv+0x38>  // b.any
  30:	mov	w0, #0x1                   	// #1
  34:	b	3c <_ZNK4llvm6Triple23isWindowsGNUEnvironmentEv+0x3c>
  38:	mov	w0, #0x0                   	// #0
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm6Triple16isOSBinFormatELFEv:

0000000000000000 <_ZNK4llvm6Triple16isOSBinFormatELFEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple16isOSBinFormatELFEv>
  14:	cmp	w0, #0x2
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple17isOSBinFormatCOFFEv:

0000000000000000 <_ZNK4llvm6Triple17isOSBinFormatCOFFEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple17isOSBinFormatCOFFEv>
  14:	cmp	w0, #0x1
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple18isOSBinFormatMachOEv:

0000000000000000 <_ZNK4llvm6Triple18isOSBinFormatMachOEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple18isOSBinFormatMachOEv>
  14:	cmp	w0, #0x3
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple17isOSBinFormatWasmEv:

0000000000000000 <_ZNK4llvm6Triple17isOSBinFormatWasmEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple17isOSBinFormatWasmEv>
  14:	cmp	w0, #0x4
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple18isOSBinFormatXCOFFEv:

0000000000000000 <_ZNK4llvm6Triple18isOSBinFormatXCOFFEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple18isOSBinFormatXCOFFEv>
  14:	cmp	w0, #0x5
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple9isAndroidEv:

0000000000000000 <_ZNK4llvm6Triple9isAndroidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple9isAndroidEv>
  14:	cmp	w0, #0xa
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6Triple7isPPC64Ev:

0000000000000000 <_ZNK4llvm6Triple7isPPC64Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple7isPPC64Ev>
  14:	cmp	w0, #0x11
  18:	b.eq	2c <_ZNK4llvm6Triple7isPPC64Ev+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNK4llvm6Triple7isPPC64Ev>
  24:	cmp	w0, #0x12
  28:	b.ne	34 <_ZNK4llvm6Triple7isPPC64Ev+0x34>  // b.any
  2c:	mov	w0, #0x1                   	// #1
  30:	b	38 <_ZNK4llvm6Triple7isPPC64Ev+0x38>
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNK4llvm6Triple21hasDefaultEmulatedTLSEv:

0000000000000000 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	48 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv+0x48>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.ne	48 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv+0x48>  // b.any
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv>
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv+0x50>  // b.none
  48:	mov	w0, #0x1                   	// #1
  4c:	b	54 <_ZNK4llvm6Triple21hasDefaultEmulatedTLSEv+0x54>
  50:	mov	w0, #0x0                   	// #0
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm14DebugEpochBaseD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10MaybeAlignC2Ev:

0000000000000000 <_ZN4llvm10MaybeAlignC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10MaybeAlignC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10DataLayoutC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	add	x0, x0, #0x8
  18:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  1c:	ldr	x0, [sp, #40]
  20:	add	x0, x0, #0x10
  24:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  28:	ldr	x0, [sp, #40]
  2c:	add	x0, x0, #0x20
  30:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  34:	ldr	x0, [sp, #40]
  38:	add	x0, x0, #0x38
  3c:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  40:	ldr	x0, [sp, #40]
  44:	add	x0, x0, #0xc8
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0xe8
  54:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  58:	ldr	x0, [sp, #40]
  5c:	str	xzr, [x0, #376]
  60:	ldr	x0, [sp, #40]
  64:	add	x0, x0, #0x180
  68:	bl	0 <_ZN4llvm10DataLayoutC1ENS_9StringRefE>
  6c:	ldp	x1, x2, [sp, #24]
  70:	ldr	x0, [sp, #40]
  74:	bl	0 <_ZN4llvm10DataLayout5resetENS_9StringRefE>
  78:	nop
  7c:	ldp	x29, x30, [sp], #48
  80:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsD2Ev:

0000000000000000 <_ZN4llvm15MCTargetOptionsD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x48
  14:	bl	0 <_ZN4llvm15MCTargetOptionsD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x28
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  24:	ldr	x0, [sp, #24]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine15getTargetTripleEv:

0000000000000000 <_ZNK4llvm13TargetMachine15getTargetTripleEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x1c0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE:

0000000000000000 <_ZNK4llvm13TargetMachine16getSubtargetImplERKNS_8FunctionE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	mov	x0, #0x0                   	// #0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine18getObjFileLoweringEv:

0000000000000000 <_ZNK4llvm13TargetMachine18getObjFileLoweringEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine25createDefaultFuncInfoYAMLEv:

0000000000000000 <_ZNK4llvm13TargetMachine25createDefaultFuncInfoYAMLEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine21convertFuncInfoToYAMLERKNS_15MachineFunctionE:

0000000000000000 <_ZNK4llvm13TargetMachine21convertFuncInfoToYAMLERKNS_15MachineFunctionE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	mov	x0, #0x0                   	// #0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE:

0000000000000000 <_ZNK4llvm13TargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	str	x3, [sp, #16]
  14:	str	x4, [sp, #8]
  18:	mov	w0, #0x0                   	// #0
  1c:	add	sp, sp, #0x30
  20:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine16getIntrinsicInfoEv:

0000000000000000 <_ZNK4llvm13TargetMachine16getIntrinsicInfoEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13TargetMachine17adjustPassManagerERNS_18PassManagerBuilderE:

0000000000000000 <_ZN4llvm13TargetMachine17adjustPassManagerERNS_18PassManagerBuilderE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13TargetMachine19addPassesToEmitFileERNS_6legacy15PassManagerBaseERNS_17raw_pwrite_streamEPS4_NS_15CodeGenFileTypeEbPNS_28MachineModuleInfoWrapperPassE:

0000000000000000 <_ZN4llvm13TargetMachine19addPassesToEmitFileERNS_6legacy15PassManagerBaseERNS_17raw_pwrite_streamEPS4_NS_15CodeGenFileTypeEbPNS_28MachineModuleInfoWrapperPassE>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	str	x3, [sp, #16]
  14:	str	w4, [sp, #12]
  18:	strb	w5, [sp, #11]
  1c:	str	x6, [sp]
  20:	mov	w0, #0x1                   	// #1
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm13TargetMachine17addPassesToEmitMCERNS_6legacy15PassManagerBaseERPNS_9MCContextERNS_17raw_pwrite_streamEb:

0000000000000000 <_ZN4llvm13TargetMachine17addPassesToEmitMCERNS_6legacy15PassManagerBaseERPNS_9MCContextERNS_17raw_pwrite_streamEb>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	str	x3, [sp, #16]
  14:	strb	w4, [sp, #15]
  18:	mov	w0, #0x1                   	// #1
  1c:	add	sp, sp, #0x30
  20:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine31targetSchedulesPostRASchedulingEv:

0000000000000000 <_ZNK4llvm13TargetMachine31targetSchedulesPostRASchedulingEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue20hasDefaultVisibilityEv:

0000000000000000 <_ZNK4llvm11GlobalValue20hasDefaultVisibilityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #32]
  10:	and	w0, w0, #0x30
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue13isThreadLocalEv:

0000000000000000 <_ZNK4llvm11GlobalValue13isThreadLocalEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue13isThreadLocalEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue18getThreadLocalModeEv:

0000000000000000 <_ZNK4llvm11GlobalValue18getThreadLocalModeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #33]
  10:	ubfx	x0, x0, #2, #3
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue24hasDLLImportStorageClassEv:

0000000000000000 <_ZNK4llvm11GlobalValue24hasDLLImportStorageClassEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #33]
  10:	and	w0, w0, #0x3
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue10isDSOLocalEv:

0000000000000000 <_ZNK4llvm11GlobalValue10isDSOLocalEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #33]
  10:	and	w0, w0, #0x40
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue28isAvailableExternallyLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x1
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue16isPrivateLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x8
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue21isExternalWeakLinkageENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue21isExternalWeakLinkageENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x9
  10:	cset	w0, eq  // eq = none
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE:

0000000000000000 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w0, [sp, #12]
   c:	cmp	w0, #0x4
  10:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  14:	ldr	w0, [sp, #12]
  18:	cmp	w0, #0x5
  1c:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  20:	ldr	w0, [sp, #12]
  24:	cmp	w0, #0x2
  28:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  2c:	ldr	w0, [sp, #12]
  30:	cmp	w0, #0x3
  34:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  38:	ldr	w0, [sp, #12]
  3c:	cmp	w0, #0xa
  40:	b.eq	50 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x50>  // b.none
  44:	ldr	w0, [sp, #12]
  48:	cmp	w0, #0x9
  4c:	b.ne	58 <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x58>  // b.any
  50:	mov	w0, #0x1                   	// #1
  54:	b	5c <_ZN4llvm11GlobalValue15isWeakForLinkerENS0_12LinkageTypesE+0x5c>
  58:	mov	w0, #0x0                   	// #0
  5c:	add	sp, sp, #0x10
  60:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue29hasAvailableExternallyLinkageEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue17hasPrivateLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue17hasPrivateLinkageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue17hasPrivateLinkageEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue17hasPrivateLinkageEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue10getLinkageEv:

0000000000000000 <_ZNK4llvm11GlobalValue10getLinkageEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #32]
  10:	ubfx	x0, x0, #0, #4
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue15isWeakForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  14:	bl	0 <_ZNK4llvm11GlobalValue15isWeakForLinkerEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue22isDeclarationForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	28 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv+0x28>  // b.none
  20:	mov	w0, #0x1                   	// #1
  24:	b	38 <_ZNK4llvm11GlobalValue22isDeclarationForLinkerEv+0x38>
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
  30:	and	w0, w0, #0xff
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv:

0000000000000000 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	4c <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv+0x4c>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv>
  30:	and	w0, w0, #0xff
  34:	eor	w0, w0, #0x1
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.eq	4c <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv+0x4c>  // b.none
  44:	mov	w0, #0x1                   	// #1
  48:	b	50 <_ZNK4llvm11GlobalValue27isStrongDefinitionForLinkerEv+0x50>
  4c:	mov	w0, #0x0                   	// #0
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue9getParentEv:

0000000000000000 <_ZNK4llvm11GlobalValue9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x70
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9Attribute8AttrKindE>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm8Function14hasFnAttributeENS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	add	x0, x0, #0x70
  18:	ldp	x1, x2, [sp, #24]
  1c:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm8Function14getFnAttributeENS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function14getFnAttributeENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldp	x2, x3, [sp, #24]
  14:	mov	w1, #0xffffffff            	// #-1
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm8Function14getFnAttributeENS_9StringRefE>
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK4llvm8Function12getAttributeEjNS_9StringRefE:

0000000000000000 <_ZNK4llvm8Function12getAttributeEjNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	stp	x2, x3, [sp, #16]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x70
  1c:	ldp	x2, x3, [sp, #16]
  20:	ldr	w1, [sp, #36]
  24:	bl	0 <_ZNK4llvm13AttributeList12getAttributeEjNS_9StringRefE>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm8Function7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm8Function7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8Function7classofEPKNS_5ValueE>
  14:	cmp	w0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm14GlobalVariable7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm14GlobalVariable7classofEPKNS_5ValueE>
  14:	cmp	w0, #0x3
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev:

0000000000000000 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10MCRegisterC2Ej:

0000000000000000 <_ZN4llvm10MCRegisterC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm10MCRegister2idEv:

0000000000000000 <_ZNK4llvm10MCRegister2idEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  18:	str	w0, [sp, #40]
  1c:	ldr	x0, [sp, #16]
  20:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  24:	str	w0, [sp, #44]
  28:	add	x1, sp, #0x2c
  2c:	add	x0, sp, #0x28
  30:	bl	0 <_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_>
  34:	and	w0, w0, #0xff
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile10getContextEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #800]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm24TargetLoweringObjectFile10getManglerEv:

0000000000000000 <_ZNK4llvm24TargetLoweringObjectFile10getManglerEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #808]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm6TripleC2ERKS0_:

0000000000000000 <_ZN4llvm6TripleC1ERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  1c:	ldr	x0, [sp, #16]
  20:	ldr	w1, [x0, #32]
  24:	ldr	x0, [sp, #24]
  28:	str	w1, [x0, #32]
  2c:	ldr	x0, [sp, #16]
  30:	ldr	w1, [x0, #36]
  34:	ldr	x0, [sp, #24]
  38:	str	w1, [x0, #36]
  3c:	ldr	x0, [sp, #16]
  40:	ldr	w1, [x0, #40]
  44:	ldr	x0, [sp, #24]
  48:	str	w1, [x0, #40]
  4c:	ldr	x0, [sp, #16]
  50:	ldr	w1, [x0, #44]
  54:	ldr	x0, [sp, #24]
  58:	str	w1, [x0, #44]
  5c:	ldr	x0, [sp, #16]
  60:	ldr	w1, [x0, #48]
  64:	ldr	x0, [sp, #24]
  68:	str	w1, [x0, #48]
  6c:	ldr	x0, [sp, #16]
  70:	ldr	w1, [x0, #52]
  74:	ldr	x0, [sp, #24]
  78:	str	w1, [x0, #52]
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsC2ERKS0_:

0000000000000000 <_ZN4llvm15MCTargetOptionsC1ERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldrb	w0, [x0]
  18:	ubfx	x0, x0, #0, #1
  1c:	and	w2, w0, #0xff
  20:	ldr	x1, [sp, #24]
  24:	ldrb	w0, [x1]
  28:	bfxil	w0, w2, #0, #1
  2c:	strb	w0, [x1]
  30:	ldr	x0, [sp, #16]
  34:	ldrb	w0, [x0]
  38:	ubfx	x0, x0, #1, #1
  3c:	and	w2, w0, #0xff
  40:	ldr	x1, [sp, #24]
  44:	ldrb	w0, [x1]
  48:	bfi	w0, w2, #1, #1
  4c:	strb	w0, [x1]
  50:	ldr	x0, [sp, #16]
  54:	ldrb	w0, [x0]
  58:	ubfx	x0, x0, #2, #1
  5c:	and	w2, w0, #0xff
  60:	ldr	x1, [sp, #24]
  64:	ldrb	w0, [x1]
  68:	bfi	w0, w2, #2, #1
  6c:	strb	w0, [x1]
  70:	ldr	x0, [sp, #16]
  74:	ldrb	w0, [x0]
  78:	ubfx	x0, x0, #3, #1
  7c:	and	w2, w0, #0xff
  80:	ldr	x1, [sp, #24]
  84:	ldrb	w0, [x1]
  88:	bfi	w0, w2, #3, #1
  8c:	strb	w0, [x1]
  90:	ldr	x0, [sp, #16]
  94:	ldrb	w0, [x0]
  98:	ubfx	x0, x0, #4, #1
  9c:	and	w2, w0, #0xff
  a0:	ldr	x1, [sp, #24]
  a4:	ldrb	w0, [x1]
  a8:	bfi	w0, w2, #4, #1
  ac:	strb	w0, [x1]
  b0:	ldr	x0, [sp, #16]
  b4:	ldrb	w0, [x0]
  b8:	ubfx	x0, x0, #5, #1
  bc:	and	w2, w0, #0xff
  c0:	ldr	x1, [sp, #24]
  c4:	ldrb	w0, [x1]
  c8:	bfi	w0, w2, #5, #1
  cc:	strb	w0, [x1]
  d0:	ldr	x0, [sp, #16]
  d4:	ldrb	w0, [x0]
  d8:	ubfx	x0, x0, #6, #1
  dc:	and	w2, w0, #0xff
  e0:	ldr	x1, [sp, #24]
  e4:	ldrb	w0, [x1]
  e8:	bfi	w0, w2, #6, #1
  ec:	strb	w0, [x1]
  f0:	ldr	x0, [sp, #16]
  f4:	ldrb	w0, [x0]
  f8:	ubfx	x0, x0, #7, #1
  fc:	and	w2, w0, #0xff
 100:	ldr	x1, [sp, #24]
 104:	ldrb	w0, [x1]
 108:	bfi	w0, w2, #7, #1
 10c:	strb	w0, [x1]
 110:	ldr	x0, [sp, #16]
 114:	ldrb	w0, [x0, #1]
 118:	ubfx	x0, x0, #0, #1
 11c:	and	w2, w0, #0xff
 120:	ldr	x1, [sp, #24]
 124:	ldrb	w0, [x1, #1]
 128:	bfxil	w0, w2, #0, #1
 12c:	strb	w0, [x1, #1]
 130:	ldr	x0, [sp, #16]
 134:	ldrb	w0, [x0, #1]
 138:	ubfx	x0, x0, #1, #1
 13c:	and	w2, w0, #0xff
 140:	ldr	x1, [sp, #24]
 144:	ldrb	w0, [x1, #1]
 148:	bfi	w0, w2, #1, #1
 14c:	strb	w0, [x1, #1]
 150:	ldr	x0, [sp, #16]
 154:	ldrb	w0, [x0, #1]
 158:	ubfx	x0, x0, #2, #1
 15c:	and	w2, w0, #0xff
 160:	ldr	x1, [sp, #24]
 164:	ldrb	w0, [x1, #1]
 168:	bfi	w0, w2, #2, #1
 16c:	strb	w0, [x1, #1]
 170:	ldr	x0, [sp, #16]
 174:	ldrb	w0, [x0, #1]
 178:	ubfx	x0, x0, #3, #1
 17c:	and	w2, w0, #0xff
 180:	ldr	x1, [sp, #24]
 184:	ldrb	w0, [x1, #1]
 188:	bfi	w0, w2, #3, #1
 18c:	strb	w0, [x1, #1]
 190:	ldr	x0, [sp, #16]
 194:	ldr	w1, [x0, #4]
 198:	ldr	x0, [sp, #24]
 19c:	str	w1, [x0, #4]
 1a0:	ldr	x0, [sp, #24]
 1a4:	add	x2, x0, #0x8
 1a8:	ldr	x0, [sp, #16]
 1ac:	add	x0, x0, #0x8
 1b0:	mov	x1, x0
 1b4:	mov	x0, x2
 1b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 1bc:	ldr	x0, [sp, #24]
 1c0:	add	x2, x0, #0x28
 1c4:	ldr	x0, [sp, #16]
 1c8:	add	x0, x0, #0x28
 1cc:	mov	x1, x0
 1d0:	mov	x0, x2
 1d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 1d8:	ldr	x0, [sp, #24]
 1dc:	add	x2, x0, #0x48
 1e0:	ldr	x0, [sp, #16]
 1e4:	add	x0, x0, #0x48
 1e8:	mov	x1, x0
 1ec:	mov	x0, x2
 1f0:	bl	0 <_ZN4llvm15MCTargetOptionsC1ERKS0_>
 1f4:	nop
 1f8:	ldp	x29, x30, [sp], #32
 1fc:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsC2ERKS0_:

0000000000000000 <_ZN4llvm13TargetOptionsC1ERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldrb	w0, [x0]
  18:	ubfx	x0, x0, #0, #1
  1c:	and	w2, w0, #0xff
  20:	ldr	x1, [sp, #24]
  24:	ldrb	w0, [x1]
  28:	bfxil	w0, w2, #0, #1
  2c:	strb	w0, [x1]
  30:	ldr	x0, [sp, #16]
  34:	ldrb	w0, [x0]
  38:	ubfx	x0, x0, #1, #1
  3c:	and	w2, w0, #0xff
  40:	ldr	x1, [sp, #24]
  44:	ldrb	w0, [x1]
  48:	bfi	w0, w2, #1, #1
  4c:	strb	w0, [x1]
  50:	ldr	x0, [sp, #16]
  54:	ldrb	w0, [x0]
  58:	ubfx	x0, x0, #2, #1
  5c:	and	w2, w0, #0xff
  60:	ldr	x1, [sp, #24]
  64:	ldrb	w0, [x1]
  68:	bfi	w0, w2, #2, #1
  6c:	strb	w0, [x1]
  70:	ldr	x0, [sp, #16]
  74:	ldrb	w0, [x0]
  78:	ubfx	x0, x0, #3, #1
  7c:	and	w2, w0, #0xff
  80:	ldr	x1, [sp, #24]
  84:	ldrb	w0, [x1]
  88:	bfi	w0, w2, #3, #1
  8c:	strb	w0, [x1]
  90:	ldr	x0, [sp, #16]
  94:	ldrb	w0, [x0]
  98:	ubfx	x0, x0, #4, #1
  9c:	and	w2, w0, #0xff
  a0:	ldr	x1, [sp, #24]
  a4:	ldrb	w0, [x1]
  a8:	bfi	w0, w2, #4, #1
  ac:	strb	w0, [x1]
  b0:	ldr	x0, [sp, #16]
  b4:	ldrb	w0, [x0]
  b8:	ubfx	x0, x0, #5, #1
  bc:	and	w2, w0, #0xff
  c0:	ldr	x1, [sp, #24]
  c4:	ldrb	w0, [x1]
  c8:	bfi	w0, w2, #5, #1
  cc:	strb	w0, [x1]
  d0:	ldr	x0, [sp, #16]
  d4:	ldrb	w0, [x0]
  d8:	ubfx	x0, x0, #6, #1
  dc:	and	w2, w0, #0xff
  e0:	ldr	x1, [sp, #24]
  e4:	ldrb	w0, [x1]
  e8:	bfi	w0, w2, #6, #1
  ec:	strb	w0, [x1]
  f0:	ldr	x0, [sp, #16]
  f4:	ldrb	w0, [x0]
  f8:	ubfx	x0, x0, #7, #1
  fc:	and	w2, w0, #0xff
 100:	ldr	x1, [sp, #24]
 104:	ldrb	w0, [x1]
 108:	bfi	w0, w2, #7, #1
 10c:	strb	w0, [x1]
 110:	ldr	x0, [sp, #16]
 114:	ldrb	w0, [x0, #1]
 118:	ubfx	x0, x0, #0, #1
 11c:	and	w2, w0, #0xff
 120:	ldr	x1, [sp, #24]
 124:	ldrb	w0, [x1, #1]
 128:	bfxil	w0, w2, #0, #1
 12c:	strb	w0, [x1, #1]
 130:	ldr	x0, [sp, #16]
 134:	ldr	w1, [x0, #4]
 138:	ldr	x0, [sp, #24]
 13c:	str	w1, [x0, #4]
 140:	ldr	x0, [sp, #16]
 144:	ldrb	w0, [x0, #8]
 148:	ubfx	x0, x0, #0, #1
 14c:	and	w2, w0, #0xff
 150:	ldr	x1, [sp, #24]
 154:	ldrb	w0, [x1, #8]
 158:	bfxil	w0, w2, #0, #1
 15c:	strb	w0, [x1, #8]
 160:	ldr	x0, [sp, #16]
 164:	ldrb	w0, [x0, #8]
 168:	ubfx	x0, x0, #1, #1
 16c:	and	w2, w0, #0xff
 170:	ldr	x1, [sp, #24]
 174:	ldrb	w0, [x1, #8]
 178:	bfi	w0, w2, #1, #1
 17c:	strb	w0, [x1, #8]
 180:	ldr	x0, [sp, #16]
 184:	ldrb	w0, [x0, #8]
 188:	ubfx	x0, x0, #2, #1
 18c:	and	w2, w0, #0xff
 190:	ldr	x1, [sp, #24]
 194:	ldrb	w0, [x1, #8]
 198:	bfi	w0, w2, #2, #1
 19c:	strb	w0, [x1, #8]
 1a0:	ldr	x0, [sp, #16]
 1a4:	ldr	w1, [x0, #12]
 1a8:	ldr	x0, [sp, #24]
 1ac:	str	w1, [x0, #12]
 1b0:	ldr	x0, [sp, #16]
 1b4:	ldrb	w0, [x0, #16]
 1b8:	ubfx	x0, x0, #0, #1
 1bc:	and	w2, w0, #0xff
 1c0:	ldr	x1, [sp, #24]
 1c4:	ldrb	w0, [x1, #16]
 1c8:	bfxil	w0, w2, #0, #1
 1cc:	strb	w0, [x1, #16]
 1d0:	ldr	x0, [sp, #16]
 1d4:	ldrb	w0, [x0, #16]
 1d8:	ubfx	x0, x0, #1, #1
 1dc:	and	w2, w0, #0xff
 1e0:	ldr	x1, [sp, #24]
 1e4:	ldrb	w0, [x1, #16]
 1e8:	bfi	w0, w2, #1, #1
 1ec:	strb	w0, [x1, #16]
 1f0:	ldr	x0, [sp, #16]
 1f4:	ldr	w1, [x0, #20]
 1f8:	ldr	x0, [sp, #24]
 1fc:	str	w1, [x0, #20]
 200:	ldr	x0, [sp, #16]
 204:	ldrb	w0, [x0, #24]
 208:	ubfx	x0, x0, #0, #1
 20c:	and	w2, w0, #0xff
 210:	ldr	x1, [sp, #24]
 214:	ldrb	w0, [x1, #24]
 218:	bfxil	w0, w2, #0, #1
 21c:	strb	w0, [x1, #24]
 220:	ldr	x0, [sp, #16]
 224:	ldrb	w0, [x0, #24]
 228:	ubfx	x0, x0, #1, #1
 22c:	and	w2, w0, #0xff
 230:	ldr	x1, [sp, #24]
 234:	ldrb	w0, [x1, #24]
 238:	bfi	w0, w2, #1, #1
 23c:	strb	w0, [x1, #24]
 240:	ldr	x0, [sp, #16]
 244:	ldrb	w0, [x0, #24]
 248:	ubfx	x0, x0, #2, #1
 24c:	and	w2, w0, #0xff
 250:	ldr	x1, [sp, #24]
 254:	ldrb	w0, [x1, #24]
 258:	bfi	w0, w2, #2, #1
 25c:	strb	w0, [x1, #24]
 260:	ldr	x0, [sp, #16]
 264:	ldrb	w0, [x0, #24]
 268:	ubfx	x0, x0, #3, #1
 26c:	and	w2, w0, #0xff
 270:	ldr	x1, [sp, #24]
 274:	ldrb	w0, [x1, #24]
 278:	bfi	w0, w2, #3, #1
 27c:	strb	w0, [x1, #24]
 280:	ldr	x0, [sp, #16]
 284:	ldrb	w0, [x0, #24]
 288:	ubfx	x0, x0, #4, #1
 28c:	and	w2, w0, #0xff
 290:	ldr	x1, [sp, #24]
 294:	ldrb	w0, [x1, #24]
 298:	bfi	w0, w2, #4, #1
 29c:	strb	w0, [x1, #24]
 2a0:	ldr	x0, [sp, #16]
 2a4:	ldrb	w0, [x0, #24]
 2a8:	ubfx	x0, x0, #5, #1
 2ac:	and	w2, w0, #0xff
 2b0:	ldr	x1, [sp, #24]
 2b4:	ldrb	w0, [x1, #24]
 2b8:	bfi	w0, w2, #5, #1
 2bc:	strb	w0, [x1, #24]
 2c0:	ldr	x0, [sp, #16]
 2c4:	ldrh	w0, [x0, #24]
 2c8:	ubfx	x0, x0, #6, #8
 2cc:	and	w2, w0, #0xff
 2d0:	ldr	x1, [sp, #24]
 2d4:	ldrh	w0, [x1, #24]
 2d8:	bfi	w0, w2, #6, #8
 2dc:	strh	w0, [x1, #24]
 2e0:	ldr	x0, [sp, #16]
 2e4:	ldrb	w0, [x0, #25]
 2e8:	ubfx	x0, x0, #6, #1
 2ec:	and	w2, w0, #0xff
 2f0:	ldr	x1, [sp, #24]
 2f4:	ldrb	w0, [x1, #25]
 2f8:	bfi	w0, w2, #6, #1
 2fc:	strb	w0, [x1, #25]
 300:	ldr	x0, [sp, #16]
 304:	ldrb	w0, [x0, #25]
 308:	ubfx	x0, x0, #7, #1
 30c:	and	w2, w0, #0xff
 310:	ldr	x1, [sp, #24]
 314:	ldrb	w0, [x1, #25]
 318:	bfi	w0, w2, #7, #1
 31c:	strb	w0, [x1, #25]
 320:	ldr	x0, [sp, #16]
 324:	ldrb	w0, [x0, #26]
 328:	ubfx	x0, x0, #0, #1
 32c:	and	w2, w0, #0xff
 330:	ldr	x1, [sp, #24]
 334:	ldrb	w0, [x1, #26]
 338:	bfxil	w0, w2, #0, #1
 33c:	strb	w0, [x1, #26]
 340:	ldr	x0, [sp, #16]
 344:	ldrb	w0, [x0, #26]
 348:	ubfx	x0, x0, #1, #1
 34c:	and	w2, w0, #0xff
 350:	ldr	x1, [sp, #24]
 354:	ldrb	w0, [x1, #26]
 358:	bfi	w0, w2, #1, #1
 35c:	strb	w0, [x1, #26]
 360:	ldr	x0, [sp, #16]
 364:	ldrb	w0, [x0, #26]
 368:	ubfx	x0, x0, #2, #1
 36c:	and	w2, w0, #0xff
 370:	ldr	x1, [sp, #24]
 374:	ldrb	w0, [x1, #26]
 378:	bfi	w0, w2, #2, #1
 37c:	strb	w0, [x1, #26]
 380:	ldr	x0, [sp, #16]
 384:	ldrb	w0, [x0, #26]
 388:	ubfx	x0, x0, #3, #1
 38c:	and	w2, w0, #0xff
 390:	ldr	x1, [sp, #24]
 394:	ldrb	w0, [x1, #26]
 398:	bfi	w0, w2, #3, #1
 39c:	strb	w0, [x1, #26]
 3a0:	ldr	x0, [sp, #16]
 3a4:	ldrb	w0, [x0, #26]
 3a8:	ubfx	x0, x0, #4, #1
 3ac:	and	w2, w0, #0xff
 3b0:	ldr	x1, [sp, #24]
 3b4:	ldrb	w0, [x1, #26]
 3b8:	bfi	w0, w2, #4, #1
 3bc:	strb	w0, [x1, #26]
 3c0:	ldr	x0, [sp, #16]
 3c4:	ldrb	w0, [x0, #26]
 3c8:	ubfx	x0, x0, #5, #1
 3cc:	and	w2, w0, #0xff
 3d0:	ldr	x1, [sp, #24]
 3d4:	ldrb	w0, [x1, #26]
 3d8:	bfi	w0, w2, #5, #1
 3dc:	strb	w0, [x1, #26]
 3e0:	ldr	x0, [sp, #16]
 3e4:	ldrb	w0, [x0, #26]
 3e8:	ubfx	x0, x0, #6, #1
 3ec:	and	w2, w0, #0xff
 3f0:	ldr	x1, [sp, #24]
 3f4:	ldrb	w0, [x1, #26]
 3f8:	bfi	w0, w2, #6, #1
 3fc:	strb	w0, [x1, #26]
 400:	ldr	x0, [sp, #16]
 404:	ldr	w1, [x0, #28]
 408:	ldr	x0, [sp, #24]
 40c:	str	w1, [x0, #28]
 410:	ldr	x0, [sp, #16]
 414:	ldr	w1, [x0, #32]
 418:	ldr	x0, [sp, #24]
 41c:	str	w1, [x0, #32]
 420:	ldr	x0, [sp, #16]
 424:	ldr	w1, [x0, #36]
 428:	ldr	x0, [sp, #24]
 42c:	str	w1, [x0, #36]
 430:	ldr	x0, [sp, #16]
 434:	ldr	w1, [x0, #40]
 438:	ldr	x0, [sp, #24]
 43c:	str	w1, [x0, #40]
 440:	ldr	x0, [sp, #16]
 444:	ldr	w1, [x0, #44]
 448:	ldr	x0, [sp, #24]
 44c:	str	w1, [x0, #44]
 450:	ldr	x0, [sp, #16]
 454:	ldr	w1, [x0, #48]
 458:	ldr	x0, [sp, #24]
 45c:	str	w1, [x0, #48]
 460:	ldr	x0, [sp, #16]
 464:	ldr	w1, [x0, #52]
 468:	ldr	x0, [sp, #24]
 46c:	str	w1, [x0, #52]
 470:	ldr	x0, [sp, #24]
 474:	add	x2, x0, #0x38
 478:	ldr	x0, [sp, #16]
 47c:	add	x0, x0, #0x38
 480:	mov	x1, x0
 484:	mov	x0, x2
 488:	bl	0 <_ZN4llvm13TargetOptionsC1ERKS0_>
 48c:	nop
 490:	ldp	x29, x30, [sp], #32
 494:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsD2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x38
  14:	bl	0 <_ZN4llvm13TargetOptionsD1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj128EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj128EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj128EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5AlignEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5AlignEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1IS4_vEEDn>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EEC1IS4_vEEDn>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1IS4_vEEDn>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEC1IS4_vEEDn>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1IS4_vEEDn>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EEC1IS4_vEEDn>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC2IS4_vEEDn:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1IS4_vEEDn>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEC1IS4_vEEDn>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  30:	mov	x1, x0
  34:	add	x0, sp, #0x48
  38:	mov	x8, x0
  3c:	mov	x0, x1
  40:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  44:	add	x0, sp, #0x48
  48:	mov	x2, x0
  4c:	mov	x1, x20
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  58:	add	x0, sp, #0x48
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  60:	ldr	x0, [sp, #48]
  64:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  68:	mov	x20, x0
  6c:	ldr	x0, [sp, #48]
  70:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  74:	mov	x21, x0
  78:	ldr	x0, [sp, #56]
  7c:	ldr	x19, [x0]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  88:	mov	x3, x0
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS7_>
  9c:	mov	x1, x0
  a0:	ldr	x0, [sp, #56]
  a4:	str	x1, [x0, #8]
  a8:	nop
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldr	x21, [sp, #32]
  b4:	ldp	x29, x30, [sp], #80
  b8:	ret

Disassembly of section .text._ZN4llvm3isaINS_14GlobalVariableEPKNS_11GlobalValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_11GlobalValueEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_14GlobalVariableEPKNS_11GlobalValueEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.eq	38 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x38>  // b.none
  18:	add	x0, sp, #0x18
  1c:	bl	0 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	38 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x38>  // b.none
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  34:	b	3c <_ZN4llvm16dyn_cast_or_nullINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  38:	mov	x0, #0x0                   	// #0
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x80                  	// #128
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj128EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj128EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj128EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj128EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #1]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIhEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIjEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #5
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm9MCAsmInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIKN4llvm9MCAsmInfoEEclEPS2_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm14MCRegisterInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14MCRegisterInfoD2Ev:

0000000000000000 <_ZN4llvm14MCRegisterInfoD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0xc0
  14:	bl	0 <_ZN4llvm14MCRegisterInfoD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0xa0
  20:	bl	0 <_ZN4llvm14MCRegisterInfoD1Ev>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #32]
  18:	cmp	x19, #0x0
  1c:	b.eq	34 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_+0x34>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZNKSt14default_deleteIKN4llvm14MCRegisterInfoEEclEPS2_>
  28:	mov	x1, #0xe0                  	// #224
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPvm>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm11MCInstrInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	24 <_ZNKSt14default_deleteIKN4llvm11MCInstrInfoEEclEPS2_+0x24>  // b.none
  1c:	mov	x1, #0x20                  	// #32
  20:	bl	0 <_ZdlPvm>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPKN4llvm15MCSubtargetInfoEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIKN4llvm15MCSubtargetInfoEEclEPS2_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #5
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx14__alloc_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES6_E17_S_select_on_copyERKS7_:

0000000000000000 <_ZN9__gnu_cxx14__alloc_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES6_E17_S_select_on_copyERKS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x8, x19
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx14__alloc_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES6_E17_S_select_on_copyERKS7_>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2EmRKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1EmRKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #24]
  1c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1EmRKS6_>
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1EmRKS6_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_S7_ET0_T_SG_SF_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_S7_ET0_T_SG_SF_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_S7_ET0_T_SG_SF_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEKPKNS_11GlobalValueES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm3isaINS_8FunctionEPKNS_11GlobalValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8FunctionEPKNS_11GlobalValueEEEbRKT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3isaINS_8FunctionEPKNS_11GlobalValueEEEbRKT0_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x108                 	// #264
  2c:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm4castINS_8FunctionEKNS_11GlobalValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm9MCAsmInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm14MCRegisterInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_ED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldr	x3, [x0, #8]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	mov	w0, w0
  28:	lsl	x0, x0, #3
  2c:	mov	x2, #0x4                   	// #4
  30:	mov	x1, x0
  34:	mov	x0, x3
  38:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm11MCInstrInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE37select_on_container_copy_constructionERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE37select_on_container_copy_constructionERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x1, [sp, #40]
  18:	mov	x0, x19
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE37select_on_container_copy_constructionERKS6_>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_create_storageEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_create_storageEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_create_storageEm>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #24]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	lsl	x0, x0, #5
  48:	add	x1, x1, x0
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0, #16]
  54:	nop
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS8_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_ET0_T_SG_SF_:

0000000000000000 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_ET0_T_SG_SF_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEEPS7_ET0_T_SG_SF_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_11GlobalValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_11GlobalValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14GlobalVariableEPKNS_11GlobalValueES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_11GlobalValueEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_11GlobalValueEE18getSimplifiedValueERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_11GlobalValueEE18getSimplifiedValueERS4_>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPKNS_11GlobalValueES4_E4doitERS5_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm8FunctionEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm8FunctionEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x20
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairINS_10MCRegisterEiE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm9MCAsmInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm14MCRegisterInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  14:	cmp	w0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	f4 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xf4>  // b.any
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  2c:	str	w0, [sp, #40]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  34:	str	w0, [sp, #32]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  40:	str	x0, [sp, #56]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  4c:	str	x0, [sp, #48]
  50:	ldr	x1, [sp, #56]
  54:	ldr	x0, [sp, #48]
  58:	cmp	x1, x0
  5c:	b.eq	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xf8>  // b.none
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  68:	mov	x2, x0
  6c:	add	x0, sp, #0x28
  70:	mov	x1, x0
  74:	mov	x0, x2
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  7c:	and	w0, w0, #0xff
  80:	eor	w0, w0, #0x1
  84:	and	w0, w0, #0xff
  88:	cmp	w0, #0x0
  8c:	b.eq	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xc8>  // b.none
  90:	ldr	x0, [sp, #56]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  98:	mov	x2, x0
  9c:	add	x0, sp, #0x20
  a0:	mov	x1, x0
  a4:	mov	x0, x2
  a8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  ac:	and	w0, w0, #0xff
  b0:	eor	w0, w0, #0x1
  b4:	and	w0, w0, #0xff
  b8:	cmp	w0, #0x0
  bc:	b.eq	c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xc8>  // b.none
  c0:	mov	w0, #0x1                   	// #1
  c4:	b	cc <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xcc>
  c8:	mov	w0, #0x0                   	// #0
  cc:	cmp	w0, #0x0
  d0:	b.eq	dc <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0xdc>  // b.none
  d4:	ldr	x0, [sp, #56]
  d8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  dc:	ldr	x0, [sp, #56]
  e0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv>
  e4:	ldr	x0, [sp, #56]
  e8:	add	x0, x0, #0x8
  ec:	str	x0, [sp, #56]
  f0:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10destroyAllEv+0x50>
  f4:	nop
  f8:	ldp	x29, x30, [sp], #64
  fc:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm11MCInstrInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPKN4llvm15MCSubtargetInfoEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x20
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS9_SaIS9_EEEEPS9_EET0_T_SI_SH_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_14GlobalVariableEPKNS_11GlobalValueEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_11GlobalValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_11GlobalValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_11GlobalValueES4_E4doitERKS4_>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
   c:	mov	w1, w0
  10:	add	x0, sp, #0x18
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E11getEmptyKeyEv>
  18:	ldr	w0, [sp, #24]
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
   c:	mov	w1, w0
  10:	add	x0, sp, #0x18
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E15getTombstoneKeyEv>
  18:	ldr	w0, [sp, #24]
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm9MCAsmInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm9MCAsmInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm14MCRegisterInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_iEEEES2_iS4_S7_E13getBucketsEndEv>
  24:	mov	w0, w0
  28:	lsl	x0, x0, #3
  2c:	add	x0, x19, x0
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm11MCInstrInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm11MCInstrInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPKN4llvm15MCSubtargetInfoESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_:

0000000000000000 <_ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxneIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEEbRKNS_17__normal_iteratorIT_T0_EESH_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, ne  // ne = any
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x20                  	// #32
  2c:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRKS5_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14GlobalVariableENS_11GlobalValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14GlobalVariableENS_11GlobalValueEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_14GlobalVariableENS_11GlobalValueEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.ne	38 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_+0x38>  // b.any
  18:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  1c:	add	x3, x0, #0x0
  20:	mov	w2, #0x69                  	// #105
  24:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  28:	add	x1, x0, #0x0
  2c:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  30:	add	x0, x0, #0x0
  34:	bl	0 <__assert_fail>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_11GlobalValueEE4doitES4_>
  40:	and	w0, w0, #0xff
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapINS_10MCRegisterEiNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_iEEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm9MCAsmInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm9MCAsmInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm14MCRegisterInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm14MCRegisterInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm11MCInstrInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm11MCInstrInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPKN4llvm15MCSubtargetInfoELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIKN4llvm15MCSubtargetInfoEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #5
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8FunctionENS_11GlobalValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8FunctionENS_11GlobalValueEvE4doitERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8isa_implINS_8FunctionENS_11GlobalValueEvE4doitERKS2_>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm9MCAsmInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm14MCRegisterInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm11MCInstrInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIKN4llvm15MCSubtargetInfoEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
   c:	add	sp, sp, #0x10
  10:	ret

TargetMachineC.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL6unwrapP23LLVMOpaqueTargetMachine>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

0000000000000014 <_ZL6unwrapP10LLVMTarget>:
  14:	sub	sp, sp, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

0000000000000028 <_ZL4wrapPKN4llvm13TargetMachineE>:
  28:	sub	sp, sp, #0x10
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #8]
  34:	add	sp, sp, #0x10
  38:	ret

000000000000003c <_ZL4wrapPKN4llvm6TargetE>:
  3c:	sub	sp, sp, #0x10
  40:	str	x0, [sp, #8]
  44:	ldr	x0, [sp, #8]
  48:	add	sp, sp, #0x10
  4c:	ret

0000000000000050 <LLVMGetFirstTarget>:
  50:	stp	x29, x30, [sp, #-96]!
  54:	mov	x29, sp
  58:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
  5c:	stp	x0, x1, [sp, #24]
  60:	add	x0, sp, #0x18
  64:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
  68:	str	x0, [sp, #16]
  6c:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
  70:	stp	x0, x1, [sp, #48]
  74:	add	x0, sp, #0x30
  78:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
  7c:	str	x0, [sp, #40]
  80:	add	x1, sp, #0x28
  84:	add	x0, sp, #0x10
  88:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
  8c:	and	w0, w0, #0xff
  90:	cmp	w0, #0x0
  94:	b.eq	a0 <LLVMGetFirstTarget+0x50>  // b.none
  98:	mov	x0, #0x0                   	// #0
  9c:	b	cc <LLVMGetFirstTarget+0x7c>
  a0:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
  a4:	stp	x0, x1, [sp, #72]
  a8:	add	x0, sp, #0x48
  ac:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
  b0:	str	x0, [sp, #64]
  b4:	add	x0, sp, #0x40
  b8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
  bc:	str	x0, [sp, #88]
  c0:	ldr	x0, [sp, #88]
  c4:	bl	3c <_ZL4wrapPKN4llvm6TargetE>
  c8:	nop
  cc:	ldp	x29, x30, [sp], #96
  d0:	ret

00000000000000d4 <LLVMGetNextTarget>:
  d4:	stp	x29, x30, [sp, #-32]!
  d8:	mov	x29, sp
  dc:	str	x0, [sp, #24]
  e0:	ldr	x0, [sp, #24]
  e4:	bl	14 <_ZL6unwrapP10LLVMTarget>
  e8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
  ec:	bl	3c <_ZL4wrapPKN4llvm6TargetE>
  f0:	ldp	x29, x30, [sp], #32
  f4:	ret

00000000000000f8 <_ZZ21LLVMGetTargetFromNameENKUlRKN4llvm6TargetEE_clES2_>:
  f8:	stp	x29, x30, [sp, #-48]!
  fc:	mov	x29, sp
 100:	str	x0, [sp, #24]
 104:	str	x1, [sp, #16]
 108:	ldr	x0, [sp, #16]
 10c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 110:	mov	x1, x0
 114:	add	x0, sp, #0x20
 118:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 11c:	ldr	x0, [sp, #24]
 120:	ldr	x0, [x0]
 124:	ldp	x2, x3, [x0]
 128:	ldp	x0, x1, [sp, #32]
 12c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 130:	and	w0, w0, #0xff
 134:	ldp	x29, x30, [sp], #48
 138:	ret

000000000000013c <LLVMGetTargetFromName>:
 13c:	stp	x29, x30, [sp, #-96]!
 140:	mov	x29, sp
 144:	str	x0, [sp, #24]
 148:	add	x0, sp, #0x28
 14c:	ldr	x1, [sp, #24]
 150:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 154:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
 158:	stp	x0, x1, [sp, #56]
 15c:	add	x0, sp, #0x28
 160:	mov	x1, x0
 164:	add	x0, sp, #0x38
 168:	bl	c78 <_ZN4llvm7find_ifINS_14iterator_rangeINS_14TargetRegistry8iteratorEEEZ21LLVMGetTargetFromNameEUlRKNS_6TargetEE_EEDTcl9adl_beginfp_EEOT_T0_>
 16c:	str	x0, [sp, #32]
 170:	bl	0 <_ZN4llvm14TargetRegistry7targetsEv>
 174:	stp	x0, x1, [sp, #80]
 178:	add	x0, sp, #0x50
 17c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 180:	str	x0, [sp, #72]
 184:	add	x1, sp, #0x48
 188:	add	x0, sp, #0x20
 18c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 190:	and	w0, w0, #0xff
 194:	cmp	w0, #0x0
 198:	b.eq	1ac <LLVMGetTargetFromName+0x70>  // b.none
 19c:	add	x0, sp, #0x20
 1a0:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 1a4:	bl	3c <_ZL4wrapPKN4llvm6TargetE>
 1a8:	b	1b0 <LLVMGetTargetFromName+0x74>
 1ac:	mov	x0, #0x0                   	// #0
 1b0:	ldp	x29, x30, [sp], #96
 1b4:	ret

00000000000001b8 <LLVMGetTargetFromTriple>:
 1b8:	stp	x29, x30, [sp, #-144]!
 1bc:	mov	x29, sp
 1c0:	str	x19, [sp, #16]
 1c4:	str	x0, [sp, #56]
 1c8:	str	x1, [sp, #48]
 1cc:	str	x2, [sp, #40]
 1d0:	add	x0, sp, #0x48
 1d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 1d8:	add	x0, sp, #0x88
 1dc:	bl	0 <_ZNSaIcEC1Ev>
 1e0:	add	x1, sp, #0x88
 1e4:	add	x0, sp, #0x68
 1e8:	mov	x2, x1
 1ec:	ldr	x1, [sp, #56]
 1f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 1f4:	add	x1, sp, #0x48
 1f8:	add	x0, sp, #0x68
 1fc:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERS6_>
 200:	bl	3c <_ZL4wrapPKN4llvm6TargetE>
 204:	mov	x1, x0
 208:	ldr	x0, [sp, #48]
 20c:	str	x1, [x0]
 210:	add	x0, sp, #0x68
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 218:	add	x0, sp, #0x88
 21c:	bl	0 <_ZNSaIcED1Ev>
 220:	ldr	x0, [sp, #48]
 224:	ldr	x0, [x0]
 228:	cmp	x0, #0x0
 22c:	b.ne	25c <LLVMGetTargetFromTriple+0xa4>  // b.any
 230:	ldr	x0, [sp, #40]
 234:	cmp	x0, #0x0
 238:	b.eq	254 <LLVMGetTargetFromTriple+0x9c>  // b.none
 23c:	add	x0, sp, #0x48
 240:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 244:	bl	0 <strdup>
 248:	mov	x1, x0
 24c:	ldr	x0, [sp, #40]
 250:	str	x1, [x0]
 254:	mov	w19, #0x1                   	// #1
 258:	b	260 <LLVMGetTargetFromTriple+0xa8>
 25c:	mov	w19, #0x0                   	// #0
 260:	add	x0, sp, #0x48
 264:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 268:	mov	w0, w19
 26c:	ldr	x19, [sp, #16]
 270:	ldp	x29, x30, [sp], #144
 274:	ret

0000000000000278 <LLVMGetTargetName>:
 278:	stp	x29, x30, [sp, #-32]!
 27c:	mov	x29, sp
 280:	str	x0, [sp, #24]
 284:	ldr	x0, [sp, #24]
 288:	bl	14 <_ZL6unwrapP10LLVMTarget>
 28c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 290:	ldp	x29, x30, [sp], #32
 294:	ret

0000000000000298 <LLVMGetTargetDescription>:
 298:	stp	x29, x30, [sp, #-32]!
 29c:	mov	x29, sp
 2a0:	str	x0, [sp, #24]
 2a4:	ldr	x0, [sp, #24]
 2a8:	bl	14 <_ZL6unwrapP10LLVMTarget>
 2ac:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 2b0:	ldp	x29, x30, [sp], #32
 2b4:	ret

00000000000002b8 <LLVMTargetHasJIT>:
 2b8:	stp	x29, x30, [sp, #-32]!
 2bc:	mov	x29, sp
 2c0:	str	x0, [sp, #24]
 2c4:	ldr	x0, [sp, #24]
 2c8:	bl	14 <_ZL6unwrapP10LLVMTarget>
 2cc:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 2d0:	and	w0, w0, #0xff
 2d4:	ldp	x29, x30, [sp], #32
 2d8:	ret

00000000000002dc <LLVMTargetHasTargetMachine>:
 2dc:	stp	x29, x30, [sp, #-32]!
 2e0:	mov	x29, sp
 2e4:	str	x0, [sp, #24]
 2e8:	ldr	x0, [sp, #24]
 2ec:	bl	14 <_ZL6unwrapP10LLVMTarget>
 2f0:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 2f4:	and	w0, w0, #0xff
 2f8:	ldp	x29, x30, [sp], #32
 2fc:	ret

0000000000000300 <LLVMTargetHasAsmBackend>:
 300:	stp	x29, x30, [sp, #-32]!
 304:	mov	x29, sp
 308:	str	x0, [sp, #24]
 30c:	ldr	x0, [sp, #24]
 310:	bl	14 <_ZL6unwrapP10LLVMTarget>
 314:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 318:	and	w0, w0, #0xff
 31c:	ldp	x29, x30, [sp], #32
 320:	ret

0000000000000324 <LLVMCreateTargetMachine>:
 324:	sub	sp, sp, #0x170
 328:	stp	x29, x30, [sp, #32]
 32c:	add	x29, sp, #0x20
 330:	str	x19, [sp, #48]
 334:	str	x0, [sp, #104]
 338:	str	x1, [sp, #96]
 33c:	str	x2, [sp, #88]
 340:	str	x3, [sp, #80]
 344:	str	w4, [sp, #76]
 348:	str	w5, [sp, #72]
 34c:	str	w6, [sp, #68]
 350:	add	x0, sp, #0x118
 354:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 358:	ldr	w0, [sp, #72]
 35c:	cmp	w0, #0x6
 360:	b.eq	424 <LLVMCreateTargetMachine+0x100>  // b.none
 364:	cmp	w0, #0x6
 368:	b.gt	43c <LLVMCreateTargetMachine+0x118>
 36c:	cmp	w0, #0x5
 370:	b.eq	40c <LLVMCreateTargetMachine+0xe8>  // b.none
 374:	cmp	w0, #0x5
 378:	b.gt	43c <LLVMCreateTargetMachine+0x118>
 37c:	cmp	w0, #0x4
 380:	b.eq	3f4 <LLVMCreateTargetMachine+0xd0>  // b.none
 384:	cmp	w0, #0x4
 388:	b.gt	43c <LLVMCreateTargetMachine+0x118>
 38c:	cmp	w0, #0x3
 390:	b.eq	3dc <LLVMCreateTargetMachine+0xb8>  // b.none
 394:	cmp	w0, #0x3
 398:	b.gt	43c <LLVMCreateTargetMachine+0x118>
 39c:	cmp	w0, #0x1
 3a0:	b.eq	3b0 <LLVMCreateTargetMachine+0x8c>  // b.none
 3a4:	cmp	w0, #0x2
 3a8:	b.eq	3c4 <LLVMCreateTargetMachine+0xa0>  // b.none
 3ac:	b	43c <LLVMCreateTargetMachine+0x118>
 3b0:	str	wzr, [sp, #288]
 3b4:	add	x1, sp, #0x120
 3b8:	add	x0, sp, #0x118
 3bc:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 3c0:	b	440 <LLVMCreateTargetMachine+0x11c>
 3c4:	mov	w0, #0x1                   	// #1
 3c8:	str	w0, [sp, #292]
 3cc:	add	x1, sp, #0x124
 3d0:	add	x0, sp, #0x118
 3d4:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 3d8:	b	440 <LLVMCreateTargetMachine+0x11c>
 3dc:	mov	w0, #0x2                   	// #2
 3e0:	str	w0, [sp, #296]
 3e4:	add	x1, sp, #0x128
 3e8:	add	x0, sp, #0x118
 3ec:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 3f0:	b	440 <LLVMCreateTargetMachine+0x11c>
 3f4:	mov	w0, #0x3                   	// #3
 3f8:	str	w0, [sp, #300]
 3fc:	add	x1, sp, #0x12c
 400:	add	x0, sp, #0x118
 404:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 408:	b	440 <LLVMCreateTargetMachine+0x11c>
 40c:	mov	w0, #0x4                   	// #4
 410:	str	w0, [sp, #304]
 414:	add	x1, sp, #0x130
 418:	add	x0, sp, #0x118
 41c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 420:	b	440 <LLVMCreateTargetMachine+0x11c>
 424:	mov	w0, #0x5                   	// #5
 428:	str	w0, [sp, #308]
 42c:	add	x1, sp, #0x134
 430:	add	x0, sp, #0x118
 434:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 438:	b	440 <LLVMCreateTargetMachine+0x11c>
 43c:	nop
 440:	add	x0, sp, #0x117
 444:	mov	x1, x0
 448:	ldr	w0, [sp, #68]
 44c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 450:	str	x0, [sp, #264]
 454:	ldr	w0, [sp, #76]
 458:	cmp	w0, #0x3
 45c:	b.eq	490 <LLVMCreateTargetMachine+0x16c>  // b.none
 460:	cmp	w0, #0x3
 464:	b.gt	49c <LLVMCreateTargetMachine+0x178>
 468:	cmp	w0, #0x0
 46c:	b.eq	47c <LLVMCreateTargetMachine+0x158>  // b.none
 470:	cmp	w0, #0x1
 474:	b.eq	484 <LLVMCreateTargetMachine+0x160>  // b.none
 478:	b	49c <LLVMCreateTargetMachine+0x178>
 47c:	str	wzr, [sp, #364]
 480:	b	4a8 <LLVMCreateTargetMachine+0x184>
 484:	mov	w0, #0x1                   	// #1
 488:	str	w0, [sp, #364]
 48c:	b	4a8 <LLVMCreateTargetMachine+0x184>
 490:	mov	w0, #0x3                   	// #3
 494:	str	w0, [sp, #364]
 498:	b	4a8 <LLVMCreateTargetMachine+0x184>
 49c:	mov	w0, #0x2                   	// #2
 4a0:	str	w0, [sp, #364]
 4a4:	nop
 4a8:	add	x0, sp, #0x70
 4ac:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 4b0:	ldr	x0, [sp, #104]
 4b4:	bl	14 <_ZL6unwrapP10LLVMTarget>
 4b8:	mov	x19, x0
 4bc:	add	x0, sp, #0x138
 4c0:	ldr	x1, [sp, #96]
 4c4:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 4c8:	add	x0, sp, #0x148
 4cc:	ldr	x1, [sp, #88]
 4d0:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 4d4:	add	x0, sp, #0x158
 4d8:	ldr	x1, [sp, #80]
 4dc:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 4e0:	ldrb	w0, [sp, #279]
 4e4:	add	x1, sp, #0x70
 4e8:	strb	w0, [sp, #24]
 4ec:	ldr	w0, [sp, #364]
 4f0:	str	w0, [sp, #16]
 4f4:	ldr	x0, [sp, #264]
 4f8:	str	x0, [sp, #8]
 4fc:	ldr	x0, [sp, #280]
 500:	str	x0, [sp]
 504:	mov	x7, x1
 508:	add	x0, sp, #0x200
 50c:	ldp	x5, x6, [x0, #-168]
 510:	add	x0, sp, #0x200
 514:	ldp	x3, x4, [x0, #-184]
 518:	add	x0, sp, #0x200
 51c:	ldp	x1, x2, [x0, #-200]
 520:	mov	x0, x19
 524:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 528:	bl	28 <_ZL4wrapPKN4llvm13TargetMachineE>
 52c:	mov	x19, x0
 530:	nop
 534:	add	x0, sp, #0x70
 538:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 53c:	mov	x0, x19
 540:	ldr	x19, [sp, #48]
 544:	ldp	x29, x30, [sp, #32]
 548:	add	sp, sp, #0x170
 54c:	ret

0000000000000550 <LLVMDisposeTargetMachine>:
 550:	stp	x29, x30, [sp, #-32]!
 554:	mov	x29, sp
 558:	str	x0, [sp, #24]
 55c:	ldr	x0, [sp, #24]
 560:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 564:	cmp	x0, #0x0
 568:	b.eq	57c <LLVMDisposeTargetMachine+0x2c>  // b.none
 56c:	ldr	x1, [x0]
 570:	add	x1, x1, #0x8
 574:	ldr	x1, [x1]
 578:	blr	x1
 57c:	nop
 580:	ldp	x29, x30, [sp], #32
 584:	ret

0000000000000588 <LLVMGetTargetMachineTarget>:
 588:	stp	x29, x30, [sp, #-48]!
 58c:	mov	x29, sp
 590:	str	x0, [sp, #24]
 594:	ldr	x0, [sp, #24]
 598:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 59c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 5a0:	str	x0, [sp, #40]
 5a4:	ldr	x0, [sp, #40]
 5a8:	bl	3c <_ZL4wrapPKN4llvm6TargetE>
 5ac:	ldp	x29, x30, [sp], #48
 5b0:	ret

00000000000005b4 <LLVMGetTargetMachineTriple>:
 5b4:	stp	x29, x30, [sp, #-80]!
 5b8:	mov	x29, sp
 5bc:	str	x19, [sp, #16]
 5c0:	str	x0, [sp, #40]
 5c4:	ldr	x0, [sp, #40]
 5c8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 5cc:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 5d0:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 5d4:	mov	x1, x0
 5d8:	add	x0, sp, #0x30
 5dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 5e0:	add	x0, sp, #0x30
 5e4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 5e8:	bl	0 <strdup>
 5ec:	mov	x19, x0
 5f0:	nop
 5f4:	add	x0, sp, #0x30
 5f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 5fc:	mov	x0, x19
 600:	ldr	x19, [sp, #16]
 604:	ldp	x29, x30, [sp], #80
 608:	ret

000000000000060c <LLVMGetTargetMachineCPU>:
 60c:	stp	x29, x30, [sp, #-96]!
 610:	mov	x29, sp
 614:	str	x19, [sp, #16]
 618:	str	x0, [sp, #40]
 61c:	ldr	x0, [sp, #40]
 620:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 624:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 628:	stp	x0, x1, [sp, #80]
 62c:	add	x0, sp, #0x50
 630:	add	x1, sp, #0x30
 634:	mov	x8, x1
 638:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 63c:	add	x0, sp, #0x30
 640:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 644:	bl	0 <strdup>
 648:	mov	x19, x0
 64c:	nop
 650:	add	x0, sp, #0x30
 654:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 658:	mov	x0, x19
 65c:	ldr	x19, [sp, #16]
 660:	ldp	x29, x30, [sp], #96
 664:	ret

0000000000000668 <LLVMGetTargetMachineFeatureString>:
 668:	stp	x29, x30, [sp, #-96]!
 66c:	mov	x29, sp
 670:	str	x19, [sp, #16]
 674:	str	x0, [sp, #40]
 678:	ldr	x0, [sp, #40]
 67c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 680:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 684:	stp	x0, x1, [sp, #80]
 688:	add	x0, sp, #0x50
 68c:	add	x1, sp, #0x30
 690:	mov	x8, x1
 694:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 698:	add	x0, sp, #0x30
 69c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 6a0:	bl	0 <strdup>
 6a4:	mov	x19, x0
 6a8:	nop
 6ac:	add	x0, sp, #0x30
 6b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 6b4:	mov	x0, x19
 6b8:	ldr	x19, [sp, #16]
 6bc:	ldp	x29, x30, [sp], #96
 6c0:	ret

00000000000006c4 <LLVMSetTargetMachineAsmVerbosity>:
 6c4:	stp	x29, x30, [sp, #-32]!
 6c8:	mov	x29, sp
 6cc:	str	x0, [sp, #24]
 6d0:	str	w1, [sp, #20]
 6d4:	ldr	x0, [sp, #24]
 6d8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 6dc:	mov	x1, x0
 6e0:	ldr	w0, [sp, #20]
 6e4:	cmp	w0, #0x0
 6e8:	cset	w0, ne  // ne = any
 6ec:	and	w2, w0, #0xff
 6f0:	ldrb	w0, [x1, #833]
 6f4:	bfi	w0, w2, #2, #1
 6f8:	strb	w0, [x1, #833]
 6fc:	nop
 700:	ldp	x29, x30, [sp], #32
 704:	ret

0000000000000708 <LLVMCreateTargetDataLayout>:
 708:	stp	x29, x30, [sp, #-48]!
 70c:	mov	x29, sp
 710:	stp	x19, x20, [sp, #16]
 714:	str	x0, [sp, #40]
 718:	ldr	x0, [sp, #40]
 71c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 720:	mov	x20, x0
 724:	mov	x0, #0x1b0                 	// #432
 728:	bl	0 <_Znwm>
 72c:	mov	x19, x0
 730:	mov	x8, x19
 734:	mov	x0, x20
 738:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 73c:	mov	x0, x19
 740:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 744:	ldp	x19, x20, [sp, #16]
 748:	ldp	x29, x30, [sp], #48
 74c:	ret

0000000000000750 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc>:
 750:	sub	sp, sp, #0x250
 754:	stp	x29, x30, [sp]
 758:	mov	x29, sp
 75c:	str	x19, [sp, #16]
 760:	str	x0, [sp, #72]
 764:	str	x1, [sp, #64]
 768:	str	x2, [sp, #56]
 76c:	str	w3, [sp, #52]
 770:	str	x4, [sp, #40]
 774:	ldr	x0, [sp, #72]
 778:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 77c:	str	x0, [sp, #576]
 780:	ldr	x0, [sp, #64]
 784:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 788:	str	x0, [sp, #568]
 78c:	add	x0, sp, #0x78
 790:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
 794:	add	x0, sp, #0x58
 798:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 79c:	add	x0, sp, #0x88
 7a0:	mov	x8, x0
 7a4:	ldr	x0, [sp, #576]
 7a8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 7ac:	add	x0, sp, #0x88
 7b0:	mov	x1, x0
 7b4:	ldr	x0, [sp, #568]
 7b8:	bl	0 <_ZN4llvm6Module13setDataLayoutERKNS_10DataLayoutE>
 7bc:	add	x0, sp, #0x88
 7c0:	bl	0 <_ZN4llvm10DataLayoutD1Ev>
 7c4:	ldr	w0, [sp, #52]
 7c8:	cmp	w0, #0x0
 7cc:	b.ne	7d8 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0x88>  // b.any
 7d0:	str	wzr, [sp, #588]
 7d4:	b	7e4 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0x94>
 7d8:	mov	w0, #0x1                   	// #1
 7dc:	str	w0, [sp, #588]
 7e0:	nop
 7e4:	ldr	x0, [sp, #576]
 7e8:	ldr	x0, [x0]
 7ec:	add	x0, x0, #0x50
 7f0:	ldr	x7, [x0]
 7f4:	add	x0, sp, #0x78
 7f8:	mov	x6, #0x0                   	// #0
 7fc:	mov	w5, #0x1                   	// #1
 800:	ldr	w4, [sp, #588]
 804:	mov	x3, #0x0                   	// #0
 808:	ldr	x2, [sp, #56]
 80c:	mov	x1, x0
 810:	ldr	x0, [sp, #576]
 814:	blr	x7
 818:	and	w0, w0, #0xff
 81c:	cmp	w0, #0x0
 820:	b.eq	858 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0x108>  // b.none
 824:	add	x2, sp, #0x58
 828:	adrp	x0, 0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 82c:	add	x1, x0, #0x0
 830:	mov	x0, x2
 834:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
 838:	add	x0, sp, #0x58
 83c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 840:	bl	0 <strdup>
 844:	mov	x1, x0
 848:	ldr	x0, [sp, #40]
 84c:	str	x1, [x0]
 850:	mov	w19, #0x1                   	// #1
 854:	b	870 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc+0x120>
 858:	add	x0, sp, #0x78
 85c:	ldr	x1, [sp, #568]
 860:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
 864:	ldr	x0, [sp, #56]
 868:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 86c:	mov	w19, #0x0                   	// #0
 870:	add	x0, sp, #0x58
 874:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 878:	add	x0, sp, #0x78
 87c:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
 880:	mov	w0, w19
 884:	ldr	x19, [sp, #16]
 888:	ldp	x29, x30, [sp]
 88c:	add	sp, sp, #0x250
 890:	ret

0000000000000894 <LLVMTargetMachineEmitToFile>:
 894:	stp	x29, x30, [sp, #-224]!
 898:	mov	x29, sp
 89c:	str	x19, [sp, #16]
 8a0:	str	x0, [sp, #72]
 8a4:	str	x1, [sp, #64]
 8a8:	str	x2, [sp, #56]
 8ac:	str	w3, [sp, #52]
 8b0:	str	x4, [sp, #40]
 8b4:	add	x0, sp, #0x98
 8b8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 8bc:	add	x0, sp, #0xa8
 8c0:	ldr	x1, [sp, #56]
 8c4:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 8c8:	add	x1, sp, #0x98
 8cc:	add	x0, sp, #0x50
 8d0:	mov	w4, #0x0                   	// #0
 8d4:	mov	x3, x1
 8d8:	ldp	x1, x2, [sp, #168]
 8dc:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 8e0:	add	x0, sp, #0x98
 8e4:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 8e8:	and	w0, w0, #0xff
 8ec:	cmp	w0, #0x0
 8f0:	b.eq	92c <LLVMTargetMachineEmitToFile+0x98>  // b.none
 8f4:	add	x0, sp, #0x98
 8f8:	add	x1, sp, #0xb8
 8fc:	mov	x8, x1
 900:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 904:	add	x0, sp, #0xb8
 908:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 90c:	bl	0 <strdup>
 910:	mov	x1, x0
 914:	ldr	x0, [sp, #40]
 918:	str	x1, [x0]
 91c:	add	x0, sp, #0xb8
 920:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 924:	mov	w19, #0x1                   	// #1
 928:	b	960 <LLVMTargetMachineEmitToFile+0xcc>
 92c:	add	x0, sp, #0x50
 930:	ldr	x4, [sp, #40]
 934:	ldr	w3, [sp, #52]
 938:	mov	x2, x0
 93c:	ldr	x1, [sp, #64]
 940:	ldr	x0, [sp, #72]
 944:	bl	750 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc>
 948:	cmp	w0, #0x0
 94c:	cset	w0, ne  // ne = any
 950:	strb	w0, [sp, #223]
 954:	add	x0, sp, #0x50
 958:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 95c:	ldrb	w19, [sp, #223]
 960:	add	x0, sp, #0x50
 964:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 968:	mov	w0, w19
 96c:	ldr	x19, [sp, #16]
 970:	ldp	x29, x30, [sp], #224
 974:	ret

0000000000000978 <LLVMTargetMachineEmitToMemoryBuffer>:
 978:	stp	x29, x30, [sp, #-176]!
 97c:	mov	x29, sp
 980:	str	x19, [sp, #16]
 984:	str	x0, [sp, #72]
 988:	str	x1, [sp, #64]
 98c:	str	w2, [sp, #60]
 990:	str	x3, [sp, #48]
 994:	str	x4, [sp, #40]
 998:	add	x0, sp, #0x98
 99c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 9a0:	add	x1, sp, #0x98
 9a4:	add	x0, sp, #0x68
 9a8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 9ac:	add	x0, sp, #0x68
 9b0:	ldr	x4, [sp, #48]
 9b4:	ldr	w3, [sp, #60]
 9b8:	mov	x2, x0
 9bc:	ldr	x1, [sp, #64]
 9c0:	ldr	x0, [sp, #72]
 9c4:	bl	750 <_ZL21LLVMTargetMachineEmitP23LLVMOpaqueTargetMachineP16LLVMOpaqueModuleRN4llvm17raw_pwrite_streamE19LLVMCodeGenFileTypePPc>
 9c8:	cmp	w0, #0x0
 9cc:	cset	w0, ne  // ne = any
 9d0:	strb	w0, [sp, #175]
 9d4:	add	x0, sp, #0x68
 9d8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 9dc:	stp	x0, x1, [sp, #88]
 9e0:	add	x0, sp, #0x58
 9e4:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 9e8:	mov	x19, x0
 9ec:	add	x0, sp, #0x58
 9f0:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 9f4:	mov	x1, x0
 9f8:	adrp	x0, 0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 9fc:	add	x2, x0, #0x0
 a00:	mov	x0, x19
 a04:	bl	0 <LLVMCreateMemoryBufferWithMemoryRangeCopy>
 a08:	mov	x1, x0
 a0c:	ldr	x0, [sp, #40]
 a10:	str	x1, [x0]
 a14:	ldrb	w19, [sp, #175]
 a18:	add	x0, sp, #0x68
 a1c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 a20:	add	x0, sp, #0x98
 a24:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 a28:	mov	w0, w19
 a2c:	ldr	x19, [sp, #16]
 a30:	ldp	x29, x30, [sp], #176
 a34:	ret

0000000000000a38 <LLVMGetDefaultTargetTriple>:
 a38:	stp	x29, x30, [sp, #-64]!
 a3c:	mov	x29, sp
 a40:	str	x19, [sp, #16]
 a44:	add	x0, sp, #0x20
 a48:	mov	x8, x0
 a4c:	bl	0 <_ZN4llvm3sys22getDefaultTargetTripleB5cxx11Ev>
 a50:	add	x0, sp, #0x20
 a54:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 a58:	bl	0 <strdup>
 a5c:	mov	x19, x0
 a60:	nop
 a64:	add	x0, sp, #0x20
 a68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 a6c:	mov	x0, x19
 a70:	ldr	x19, [sp, #16]
 a74:	ldp	x29, x30, [sp], #64
 a78:	ret

0000000000000a7c <LLVMNormalizeTargetTriple>:
 a7c:	stp	x29, x30, [sp, #-96]!
 a80:	mov	x29, sp
 a84:	str	x19, [sp, #16]
 a88:	str	x0, [sp, #40]
 a8c:	add	x0, sp, #0x50
 a90:	ldr	x1, [sp, #40]
 a94:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 a98:	add	x0, sp, #0x30
 a9c:	mov	x8, x0
 aa0:	ldp	x0, x1, [sp, #80]
 aa4:	bl	0 <_ZN4llvm6Triple9normalizeB5cxx11ENS_9StringRefE>
 aa8:	add	x0, sp, #0x30
 aac:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 ab0:	bl	0 <strdup>
 ab4:	mov	x19, x0
 ab8:	nop
 abc:	add	x0, sp, #0x30
 ac0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 ac4:	mov	x0, x19
 ac8:	ldr	x19, [sp, #16]
 acc:	ldp	x29, x30, [sp], #96
 ad0:	ret

0000000000000ad4 <LLVMGetHostCPUName>:
 ad4:	stp	x29, x30, [sp, #-32]!
 ad8:	mov	x29, sp
 adc:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
 ae0:	stp	x0, x1, [sp, #16]
 ae4:	add	x0, sp, #0x10
 ae8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 aec:	bl	0 <strdup>
 af0:	ldp	x29, x30, [sp], #32
 af4:	ret

0000000000000af8 <LLVMGetHostCPUFeatures>:
 af8:	stp	x29, x30, [sp, #-176]!
 afc:	mov	x29, sp
 b00:	str	x19, [sp, #16]
 b04:	add	x2, sp, #0x70
 b08:	adrp	x0, 0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b0c:	add	x1, x0, #0x0
 b10:	mov	x0, x2
 b14:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b18:	add	x0, sp, #0x58
 b1c:	ldp	x1, x2, [sp, #112]
 b20:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
 b24:	add	x0, sp, #0x38
 b28:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b2c:	add	x0, sp, #0x38
 b30:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
 b34:	and	w0, w0, #0xff
 b38:	cmp	w0, #0x0
 b3c:	b.eq	bb8 <LLVMGetHostCPUFeatures+0xc0>  // b.none
 b40:	add	x0, sp, #0x38
 b44:	str	x0, [sp, #168]
 b48:	ldr	x0, [sp, #168]
 b4c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b50:	str	x0, [sp, #48]
 b54:	ldr	x0, [sp, #168]
 b58:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b5c:	str	x0, [sp, #40]
 b60:	add	x1, sp, #0x28
 b64:	add	x0, sp, #0x30
 b68:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b6c:	and	w0, w0, #0xff
 b70:	cmp	w0, #0x0
 b74:	b.eq	bb8 <LLVMGetHostCPUFeatures+0xc0>  // b.none
 b78:	add	x0, sp, #0x30
 b7c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b80:	str	x0, [sp, #160]
 b84:	ldr	x0, [sp, #160]
 b88:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 b8c:	ldr	x2, [sp, #160]
 b90:	ldrb	w2, [x2, #8]
 b94:	add	x4, sp, #0x58
 b98:	mov	w3, w2
 b9c:	mov	x2, x1
 ba0:	mov	x1, x0
 ba4:	mov	x0, x4
 ba8:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
 bac:	add	x0, sp, #0x30
 bb0:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 bb4:	b	b60 <LLVMGetHostCPUFeatures+0x68>
 bb8:	add	x0, sp, #0x58
 bbc:	add	x1, sp, #0x80
 bc0:	mov	x8, x1
 bc4:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
 bc8:	add	x0, sp, #0x80
 bcc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 bd0:	bl	0 <strdup>
 bd4:	mov	x19, x0
 bd8:	nop
 bdc:	add	x0, sp, #0x80
 be0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 be4:	add	x0, sp, #0x38
 be8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 bec:	add	x0, sp, #0x58
 bf0:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 bf4:	mov	x0, x19
 bf8:	ldr	x19, [sp, #16]
 bfc:	ldp	x29, x30, [sp], #176
 c00:	ret

0000000000000c04 <LLVMAddAnalysisPasses>:
 c04:	stp	x29, x30, [sp, #-80]!
 c08:	mov	x29, sp
 c0c:	stp	x19, x20, [sp, #16]
 c10:	str	x0, [sp, #40]
 c14:	str	x1, [sp, #32]
 c18:	ldr	x0, [sp, #32]
 c1c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 c20:	mov	x19, x0
 c24:	ldr	x0, [x19]
 c28:	add	x0, x0, #0x10
 c2c:	ldr	x20, [x0]
 c30:	ldr	x0, [sp, #40]
 c34:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 c38:	mov	x1, x0
 c3c:	add	x0, sp, #0x30
 c40:	mov	x8, x0
 c44:	mov	x0, x1
 c48:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
 c4c:	add	x0, sp, #0x30
 c50:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
 c54:	mov	x1, x0
 c58:	mov	x0, x19
 c5c:	blr	x20
 c60:	add	x0, sp, #0x30
 c64:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 c68:	nop
 c6c:	ldp	x19, x20, [sp, #16]
 c70:	ldp	x29, x30, [sp], #80
 c74:	ret

0000000000000c78 <_ZN4llvm7find_ifINS_14iterator_rangeINS_14TargetRegistry8iteratorEEEZ21LLVMGetTargetFromNameEUlRKNS_6TargetEE_EEDTcl9adl_beginfp_EEOT_T0_>:
 c78:	stp	x29, x30, [sp, #-48]!
 c7c:	mov	x29, sp
 c80:	str	x19, [sp, #16]
 c84:	str	x0, [sp, #40]
 c88:	str	x1, [sp, #32]
 c8c:	ldr	x0, [sp, #40]
 c90:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 c94:	mov	x19, x0
 c98:	ldr	x0, [sp, #40]
 c9c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 ca0:	ldr	x2, [sp, #32]
 ca4:	mov	x1, x0
 ca8:	mov	x0, x19
 cac:	bl	cbc <_ZSt7find_ifIN4llvm14TargetRegistry8iteratorEZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_ET_S7_S7_T0_>
 cb0:	ldr	x19, [sp, #16]
 cb4:	ldp	x29, x30, [sp], #48
 cb8:	ret

0000000000000cbc <_ZSt7find_ifIN4llvm14TargetRegistry8iteratorEZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_ET_S7_S7_T0_>:
 cbc:	stp	x29, x30, [sp, #-48]!
 cc0:	mov	x29, sp
 cc4:	str	x0, [sp, #40]
 cc8:	str	x1, [sp, #32]
 ccc:	str	x2, [sp, #24]
 cd0:	ldr	x0, [sp, #24]
 cd4:	bl	cf0 <_ZN9__gnu_cxx5__ops11__pred_iterIZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EENS0_10_Iter_predIT_EES8_>
 cd8:	mov	x2, x0
 cdc:	ldr	x1, [sp, #32]
 ce0:	ldr	x0, [sp, #40]
 ce4:	bl	d20 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_>
 ce8:	ldp	x29, x30, [sp], #48
 cec:	ret

0000000000000cf0 <_ZN9__gnu_cxx5__ops11__pred_iterIZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EENS0_10_Iter_predIT_EES8_>:
 cf0:	stp	x29, x30, [sp, #-48]!
 cf4:	mov	x29, sp
 cf8:	str	x0, [sp, #24]
 cfc:	add	x0, sp, #0x18
 d00:	bl	d60 <_ZSt4moveIRZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EONSt16remove_referenceIT_E4typeEOS7_>
 d04:	mov	x1, x0
 d08:	add	x0, sp, #0x28
 d0c:	ldr	x1, [x1]
 d10:	bl	d74 <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EC1ES6_>
 d14:	ldr	x0, [sp, #40]
 d18:	ldp	x29, x30, [sp], #48
 d1c:	ret

0000000000000d20 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_>:
 d20:	stp	x29, x30, [sp, #-80]!
 d24:	mov	x29, sp
 d28:	str	x19, [sp, #16]
 d2c:	str	x0, [sp, #56]
 d30:	str	x1, [sp, #48]
 d34:	str	x2, [sp, #40]
 d38:	add	x0, sp, #0x38
 d3c:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 d40:	mov	w3, w19
 d44:	ldr	x2, [sp, #40]
 d48:	ldr	x1, [sp, #48]
 d4c:	ldr	x0, [sp, #56]
 d50:	bl	da8 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_St18input_iterator_tag>
 d54:	ldr	x19, [sp, #16]
 d58:	ldp	x29, x30, [sp], #80
 d5c:	ret

0000000000000d60 <_ZSt4moveIRZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EONSt16remove_referenceIT_E4typeEOS7_>:
 d60:	sub	sp, sp, #0x10
 d64:	str	x0, [sp, #8]
 d68:	ldr	x0, [sp, #8]
 d6c:	add	sp, sp, #0x10
 d70:	ret

0000000000000d74 <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EC1ES6_>:
 d74:	stp	x29, x30, [sp, #-32]!
 d78:	mov	x29, sp
 d7c:	str	x0, [sp, #24]
 d80:	str	x1, [sp, #16]
 d84:	add	x0, sp, #0x10
 d88:	bl	d60 <_ZSt4moveIRZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EONSt16remove_referenceIT_E4typeEOS7_>
 d8c:	mov	x1, x0
 d90:	ldr	x0, [sp, #24]
 d94:	ldr	x1, [x1]
 d98:	str	x1, [x0]
 d9c:	nop
 da0:	ldp	x29, x30, [sp], #32
 da4:	ret

0000000000000da8 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_St18input_iterator_tag>:
 da8:	stp	x29, x30, [sp, #-48]!
 dac:	mov	x29, sp
 db0:	str	x0, [sp, #40]
 db4:	str	x1, [sp, #32]
 db8:	str	x2, [sp, #24]
 dbc:	strb	w3, [sp, #16]
 dc0:	add	x1, sp, #0x20
 dc4:	add	x0, sp, #0x28
 dc8:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 dcc:	and	w0, w0, #0xff
 dd0:	cmp	w0, #0x0
 dd4:	b.eq	e00 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_St18input_iterator_tag+0x58>  // b.none
 dd8:	add	x0, sp, #0x18
 ddc:	ldr	x1, [sp, #40]
 de0:	bl	e24 <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EclINS2_14TargetRegistry8iteratorEEEbT_>
 de4:	and	w0, w0, #0xff
 de8:	eor	w0, w0, #0x1
 dec:	and	w0, w0, #0xff
 df0:	cmp	w0, #0x0
 df4:	b.eq	e00 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_St18input_iterator_tag+0x58>  // b.none
 df8:	mov	w0, #0x1                   	// #1
 dfc:	b	e04 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_St18input_iterator_tag+0x5c>
 e00:	mov	w0, #0x0                   	// #0
 e04:	cmp	w0, #0x0
 e08:	b.eq	e18 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_St18input_iterator_tag+0x70>  // b.none
 e0c:	add	x0, sp, #0x28
 e10:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 e14:	b	dc0 <_ZSt9__find_ifIN4llvm14TargetRegistry8iteratorEN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKNS0_6TargetEE_EEET_SB_SB_T0_St18input_iterator_tag+0x18>
 e18:	ldr	x0, [sp, #40]
 e1c:	ldp	x29, x30, [sp], #48
 e20:	ret

0000000000000e24 <_ZN9__gnu_cxx5__ops10_Iter_predIZ21LLVMGetTargetFromNameEUlRKN4llvm6TargetEE_EclINS2_14TargetRegistry8iteratorEEEbT_>:
 e24:	stp	x29, x30, [sp, #-48]!
 e28:	mov	x29, sp
 e2c:	str	x19, [sp, #16]
 e30:	str	x0, [sp, #40]
 e34:	str	x1, [sp, #32]
 e38:	ldr	x19, [sp, #40]
 e3c:	add	x0, sp, #0x20
 e40:	bl	0 <_ZL6unwrapP23LLVMOpaqueTargetMachine>
 e44:	mov	x1, x0
 e48:	mov	x0, x19
 e4c:	bl	f8 <_ZZ21LLVMGetTargetFromNameENKUlRKN4llvm6TargetEE_clES2_>
 e50:	and	w0, w0, #0xff
 e54:	ldr	x19, [sp, #16]
 e58:	ldp	x29, x30, [sp], #48
 e5c:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10error_codeC2Ev:

0000000000000000 <_ZNSt10error_codeC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	wzr, [x0]
  14:	bl	0 <_ZNSt3_V215system_categoryEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0, #8]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNKSt10error_code5valueEv:

0000000000000000 <_ZNKSt10error_code5valueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt10error_code8categoryEv:

0000000000000000 <_ZNKSt10error_code8categoryEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt10error_code7messageB5cxx11Ev:

0000000000000000 <_ZNKSt10error_code7messageB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt10error_code7messageB5cxx11Ev>
  20:	mov	x19, x0
  24:	ldr	x0, [x19]
  28:	add	x0, x0, #0x20
  2c:	ldr	x21, [x0]
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZNKSt10error_code7messageB5cxx11Ev>
  38:	mov	x8, x20
  3c:	mov	w1, w0
  40:	mov	x0, x19
  44:	blr	x21
  48:	mov	x0, x20
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldr	x21, [sp, #32]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNKSt10error_codecvbEv:

0000000000000000 <_ZNKSt10error_codecvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	cmp	w0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	34 <_ZNSt14_Function_baseD1Ev+0x34>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x3, [x0, #16]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x1, [sp, #24]
  2c:	mov	w2, #0x3                   	// #3
  30:	blr	x3
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>  // b.any
  20:	mov	w0, #0x0                   	// #0
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <memcmp>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef6equalsES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x8, x19
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #32]
   c:	stp	x2, x3, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldp	x1, x2, [sp, #16]
  18:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm10MaybeAlignC2Ev:

0000000000000000 <_ZN4llvm10MaybeAlignC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10MaybeAlignC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator10DeallocateEPKvm:

0000000000000000 <_ZN4llvm15MallocAllocator10DeallocateEPKvm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <free>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13StringMapImplC2Ej:

0000000000000000 <_ZN4llvm13StringMapImplC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	str	xzr, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	wzr, [x0, #8]
  1c:	ldr	x0, [sp, #8]
  20:	str	wzr, [x0, #12]
  24:	ldr	x0, [sp, #8]
  28:	str	wzr, [x0, #16]
  2c:	ldr	x0, [sp, #8]
  30:	ldr	w1, [sp, #4]
  34:	str	w1, [x0, #20]
  38:	nop
  3c:	add	sp, sp, #0x10
  40:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xffffffffffffffff    	// #-1
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm13StringMapImpl5emptyEv:

0000000000000000 <_ZNK4llvm13StringMapImpl5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	cmp	w0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm10DataLayoutC2ERKS0_:

0000000000000000 <_ZN4llvm10DataLayoutC1ERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	bl	0 <_ZN4llvm10DataLayoutC1ERKS0_>
  1c:	ldr	x0, [sp, #24]
  20:	add	x0, x0, #0x10
  24:	bl	0 <_ZN4llvm10DataLayoutC1ERKS0_>
  28:	ldr	x0, [sp, #24]
  2c:	add	x0, x0, #0x20
  30:	bl	0 <_ZN4llvm10DataLayoutC1ERKS0_>
  34:	ldr	x0, [sp, #24]
  38:	add	x0, x0, #0x38
  3c:	bl	0 <_ZN4llvm10DataLayoutC1ERKS0_>
  40:	ldr	x0, [sp, #24]
  44:	add	x0, x0, #0xc8
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0xe8
  54:	bl	0 <_ZN4llvm10DataLayoutC1ERKS0_>
  58:	ldr	x0, [sp, #24]
  5c:	str	xzr, [x0, #376]
  60:	ldr	x0, [sp, #24]
  64:	add	x0, x0, #0x180
  68:	bl	0 <_ZN4llvm10DataLayoutC1ERKS0_>
  6c:	ldr	x1, [sp, #16]
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm10DataLayoutC1ERKS0_>
  78:	nop
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZN4llvm10DataLayoutaSERKS0_:

0000000000000000 <_ZN4llvm10DataLayoutaSERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm10DataLayout5clearEv>
  18:	ldr	x0, [sp, #24]
  1c:	add	x2, x0, #0xc8
  20:	ldr	x0, [sp, #16]
  24:	add	x0, x0, #0xc8
  28:	mov	x1, x0
  2c:	mov	x0, x2
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  3c:	and	w1, w0, #0xff
  40:	ldr	x0, [sp, #24]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #16]
  4c:	ldr	w1, [x0, #4]
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #4]
  58:	ldr	x0, [sp, #24]
  5c:	ldr	x1, [sp, #16]
  60:	ldrh	w1, [x1, #8]
  64:	strh	w1, [x0, #8]
  68:	ldr	x0, [sp, #24]
  6c:	ldr	x1, [sp, #16]
  70:	ldrh	w1, [x1, #16]
  74:	strh	w1, [x0, #16]
  78:	ldr	x0, [sp, #16]
  7c:	ldr	w1, [x0, #20]
  80:	ldr	x0, [sp, #24]
  84:	str	w1, [x0, #20]
  88:	ldr	x0, [sp, #16]
  8c:	ldr	w1, [x0, #12]
  90:	ldr	x0, [sp, #24]
  94:	str	w1, [x0, #12]
  98:	ldr	x0, [sp, #16]
  9c:	ldr	w1, [x0, #24]
  a0:	ldr	x0, [sp, #24]
  a4:	str	w1, [x0, #24]
  a8:	ldr	x0, [sp, #24]
  ac:	add	x2, x0, #0x20
  b0:	ldr	x0, [sp, #16]
  b4:	add	x0, x0, #0x20
  b8:	mov	x1, x0
  bc:	mov	x0, x2
  c0:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  c4:	ldr	x0, [sp, #24]
  c8:	add	x2, x0, #0x38
  cc:	ldr	x0, [sp, #16]
  d0:	add	x0, x0, #0x38
  d4:	mov	x1, x0
  d8:	mov	x0, x2
  dc:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  e0:	ldr	x0, [sp, #24]
  e4:	add	x2, x0, #0xe8
  e8:	ldr	x0, [sp, #16]
  ec:	add	x0, x0, #0xe8
  f0:	mov	x1, x0
  f4:	mov	x0, x2
  f8:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
  fc:	ldr	x0, [sp, #24]
 100:	add	x2, x0, #0x180
 104:	ldr	x0, [sp, #16]
 108:	add	x0, x0, #0x180
 10c:	mov	x1, x0
 110:	mov	x0, x2
 114:	bl	0 <_ZN4llvm10DataLayoutaSERKS0_>
 118:	ldr	x0, [sp, #24]
 11c:	ldp	x29, x30, [sp], #32
 120:	ret

Disassembly of section .text._ZNK4llvm10DataLayout11isBigEndianEv:

0000000000000000 <_ZNK4llvm10DataLayout11isBigEndianEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4wrapEPKNS_10DataLayoutE:

0000000000000000 <_ZN4llvm4wrapEPKNS_10DataLayoutE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6unwrapEP16LLVMOpaqueModule:

0000000000000000 <_ZN4llvm6unwrapEP16LLVMOpaqueModule>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC1Eb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	adrp	x0, 0 <_ZTVN4llvm11raw_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #8]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #7]
  24:	cmp	w0, #0x0
  28:	b.eq	34 <_ZN4llvm11raw_ostreamC1Eb+0x34>  // b.none
  2c:	mov	w0, #0x0                   	// #0
  30:	b	38 <_ZN4llvm11raw_ostreamC1Eb+0x38>
  34:	mov	w0, #0x1                   	// #1
  38:	ldr	x1, [sp, #8]
  3c:	str	w0, [x1, #32]
  40:	ldr	x0, [sp, #8]
  44:	str	xzr, [x0, #24]
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [x0, #24]
  50:	ldr	x0, [sp, #8]
  54:	str	x1, [x0, #16]
  58:	ldr	x0, [sp, #8]
  5c:	ldr	x1, [x0, #16]
  60:	ldr	x0, [sp, #8]
  64:	str	x1, [x0, #8]
  68:	nop
  6c:	add	sp, sp, #0x10
  70:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11raw_ostream13SetUnbufferedEv>
  14:	mov	w3, #0x0                   	// #0
  18:	mov	x2, #0x0                   	// #0
  1c:	mov	x1, #0x0                   	// #0
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #24]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	2c <_ZN4llvm11raw_ostream5flushEv+0x2c>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamC2Eb:

0000000000000000 <_ZN4llvm17raw_pwrite_streamC1Eb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN4llvm17raw_pwrite_streamC1Eb>
  1c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD2Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD0Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm17raw_pwrite_streamD0Ev>
  14:	mov	x1, #0x28                  	// #40
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	w1, #0x0                   	// #0
  18:	bl	0 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>
  1c:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x1, [x0, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostream3strEv:

0000000000000000 <_ZN4llvm19raw_svector_ostream3strEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0, #40]
  18:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x0, [x0, #40]
  28:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  2c:	mov	x1, x0
  30:	add	x0, sp, #0x30
  34:	mov	x2, x1
  38:	mov	x1, x19
  3c:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  40:	ldp	x0, x1, [sp, #48]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD2Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm19raw_svector_ostreamD1Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD0Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm19raw_svector_ostreamD0Ev>
  14:	mov	x1, #0x30                  	// #48
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED2Ev:

0000000000000000 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt8functionIFN4llvm19TargetTransformInfoERKNS0_8FunctionEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm6unwrapEP21LLVMOpaquePassManager:

0000000000000000 <_ZN4llvm6unwrapEP21LLVMOpaquePassManager>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm6Triple3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm6Triple3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm6Target7getNextEv:

0000000000000000 <_ZNK4llvm6Target7getNextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Target7getNameEv:

0000000000000000 <_ZNK4llvm6Target7getNameEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Target19getShortDescriptionEv:

0000000000000000 <_ZNK4llvm6Target19getShortDescriptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Target6hasJITEv:

0000000000000000 <_ZNK4llvm6Target6hasJITEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6Target16hasTargetMachineEv:

0000000000000000 <_ZNK4llvm6Target16hasTargetMachineEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #88]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm6Target15hasMCAsmBackendEv:

0000000000000000 <_ZNK4llvm6Target15hasMCAsmBackendEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #96]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb:

0000000000000000 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x19, [sp, #48]
  10:	str	x0, [sp, #120]
  14:	stp	x1, x2, [sp, #104]
  18:	stp	x3, x4, [sp, #88]
  1c:	stp	x5, x6, [sp, #72]
  20:	str	x7, [sp, #64]
  24:	ldr	x0, [sp, #120]
  28:	ldr	x0, [x0, #88]
  2c:	cmp	x0, #0x0
  30:	b.ne	3c <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb+0x3c>  // b.any
  34:	mov	x19, #0x0                   	// #0
  38:	b	a0 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb+0xa0>
  3c:	ldr	x0, [sp, #120]
  40:	ldr	x19, [x0, #88]
  44:	add	x1, sp, #0x68
  48:	add	x0, sp, #0xb8
  4c:	bl	0 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>
  50:	add	x1, sp, #0xb8
  54:	add	x0, sp, #0x80
  58:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  5c:	add	x1, sp, #0x80
  60:	ldrb	w0, [sp, #232]
  64:	strb	w0, [sp, #16]
  68:	ldr	w0, [sp, #224]
  6c:	str	w0, [sp, #8]
  70:	ldr	x0, [sp, #216]
  74:	str	x0, [sp]
  78:	ldr	x7, [sp, #208]
  7c:	ldr	x6, [sp, #64]
  80:	ldp	x4, x5, [sp, #72]
  84:	ldp	x2, x3, [sp, #88]
  88:	ldr	x0, [sp, #120]
  8c:	blr	x19
  90:	mov	x19, x0
  94:	nop
  98:	add	x0, sp, #0x80
  9c:	bl	0 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>
  a0:	mov	x0, x19
  a4:	ldr	x19, [sp, #48]
  a8:	ldp	x29, x30, [sp, #32]
  ac:	add	sp, sp, #0xd0
  b0:	ret

Disassembly of section .text._ZNK4llvm14TargetRegistry8iteratoreqERKS1_:

0000000000000000 <_ZNK4llvm14TargetRegistry8iteratoreqERKS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14TargetRegistry8iteratorneERKS1_:

0000000000000000 <_ZNK4llvm14TargetRegistry8iteratorneERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm14TargetRegistry8iteratorneERKS1_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm14TargetRegistry8iteratorppEv:

0000000000000000 <_ZN4llvm14TargetRegistry8iteratorppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZN4llvm14TargetRegistry8iteratorppEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x26c                 	// #620
  28:	adrp	x0, 0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	bl	0 <_ZN4llvm14TargetRegistry8iteratorppEv>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNK4llvm14TargetRegistry8iteratordeEv:

0000000000000000 <_ZNK4llvm14TargetRegistry8iteratordeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm14TargetRegistry8iteratordeEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm14TargetRegistry8iteratordeEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x277                 	// #631
  28:	adrp	x0, 0 <_ZNK4llvm14TargetRegistry8iteratordeEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm14TargetRegistry8iteratordeEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm6unwrapE13LLVMCodeModelRb:

0000000000000000 <_ZN4llvm6unwrapE13LLVMCodeModelRb>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	strb	wzr, [x0]
  18:	ldr	w0, [sp, #28]
  1c:	cmp	w0, #0x6
  20:	b.eq	108 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x108>  // b.none
  24:	cmp	w0, #0x6
  28:	b.gt	124 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x124>
  2c:	cmp	w0, #0x5
  30:	b.eq	ec <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xec>  // b.none
  34:	cmp	w0, #0x5
  38:	b.gt	124 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x124>
  3c:	cmp	w0, #0x4
  40:	b.eq	d0 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xd0>  // b.none
  44:	cmp	w0, #0x4
  48:	b.gt	124 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x124>
  4c:	cmp	w0, #0x3
  50:	b.eq	b4 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0xb4>  // b.none
  54:	cmp	w0, #0x3
  58:	b.gt	124 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x124>
  5c:	cmp	w0, #0x2
  60:	b.eq	9c <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x9c>  // b.none
  64:	cmp	w0, #0x2
  68:	b.gt	124 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x124>
  6c:	cmp	w0, #0x0
  70:	b.eq	88 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x88>  // b.none
  74:	cmp	w0, #0x1
  78:	b.ne	124 <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x124>  // b.any
  7c:	ldr	x0, [sp, #16]
  80:	mov	w1, #0x1                   	// #1
  84:	strb	w1, [x0]
  88:	add	x0, sp, #0x28
  8c:	mov	w1, #0x1                   	// #1
  90:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  94:	ldr	x0, [sp, #40]
  98:	b	13c <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x13c>
  9c:	str	wzr, [sp, #60]
  a0:	add	x1, sp, #0x3c
  a4:	add	x0, sp, #0x30
  a8:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  ac:	ldr	x0, [sp, #48]
  b0:	b	13c <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x13c>
  b4:	mov	w0, #0x1                   	// #1
  b8:	str	w0, [sp, #76]
  bc:	add	x1, sp, #0x4c
  c0:	add	x0, sp, #0x40
  c4:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  c8:	ldr	x0, [sp, #64]
  cc:	b	13c <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x13c>
  d0:	mov	w0, #0x2                   	// #2
  d4:	str	w0, [sp, #92]
  d8:	add	x1, sp, #0x5c
  dc:	add	x0, sp, #0x50
  e0:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
  e4:	ldr	x0, [sp, #80]
  e8:	b	13c <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x13c>
  ec:	mov	w0, #0x3                   	// #3
  f0:	str	w0, [sp, #108]
  f4:	add	x1, sp, #0x6c
  f8:	add	x0, sp, #0x60
  fc:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
 100:	ldr	x0, [sp, #96]
 104:	b	13c <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x13c>
 108:	mov	w0, #0x4                   	// #4
 10c:	str	w0, [sp, #124]
 110:	add	x1, sp, #0x7c
 114:	add	x0, sp, #0x70
 118:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
 11c:	ldr	x0, [sp, #112]
 120:	b	13c <_ZN4llvm6unwrapE13LLVMCodeModelRb+0x13c>
 124:	mov	w0, #0x1                   	// #1
 128:	str	w0, [sp, #140]
 12c:	add	x1, sp, #0x8c
 130:	add	x0, sp, #0x80
 134:	bl	0 <_ZN4llvm6unwrapE13LLVMCodeModelRb>
 138:	ldr	x0, [sp, #128]
 13c:	ldp	x29, x30, [sp], #144
 140:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsD2Ev:

0000000000000000 <_ZN4llvm15MCTargetOptionsD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x48
  14:	bl	0 <_ZN4llvm15MCTargetOptionsD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x28
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  24:	ldr	x0, [sp, #24]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsC2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w1, [x0]
  14:	and	w1, w1, #0xfffffffe
  18:	strb	w1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldrb	w1, [x0]
  24:	and	w1, w1, #0xfffffffd
  28:	strb	w1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	ldrb	w1, [x0]
  34:	and	w1, w1, #0xfffffffb
  38:	strb	w1, [x0]
  3c:	ldr	x0, [sp, #24]
  40:	ldrb	w1, [x0]
  44:	and	w1, w1, #0xfffffff7
  48:	strb	w1, [x0]
  4c:	ldr	x0, [sp, #24]
  50:	ldrb	w1, [x0]
  54:	orr	w1, w1, #0x10
  58:	strb	w1, [x0]
  5c:	ldr	x0, [sp, #24]
  60:	ldrb	w1, [x0]
  64:	and	w1, w1, #0xffffffdf
  68:	strb	w1, [x0]
  6c:	ldr	x0, [sp, #24]
  70:	ldrb	w1, [x0]
  74:	and	w1, w1, #0xffffffbf
  78:	strb	w1, [x0]
  7c:	ldr	x0, [sp, #24]
  80:	ldrb	w1, [x0]
  84:	and	w1, w1, #0x7f
  88:	strb	w1, [x0]
  8c:	ldr	x0, [sp, #24]
  90:	ldrb	w1, [x0, #1]
  94:	and	w1, w1, #0xfffffffe
  98:	strb	w1, [x0, #1]
  9c:	ldr	x0, [sp, #24]
  a0:	str	wzr, [x0, #4]
  a4:	ldr	x0, [sp, #24]
  a8:	ldrb	w1, [x0, #8]
  ac:	orr	w1, w1, #0x1
  b0:	strb	w1, [x0, #8]
  b4:	ldr	x0, [sp, #24]
  b8:	ldrb	w1, [x0, #8]
  bc:	and	w1, w1, #0xfffffffd
  c0:	strb	w1, [x0, #8]
  c4:	ldr	x0, [sp, #24]
  c8:	ldrb	w1, [x0, #8]
  cc:	and	w1, w1, #0xfffffffb
  d0:	strb	w1, [x0, #8]
  d4:	ldr	x0, [sp, #24]
  d8:	mov	w1, #0x1                   	// #1
  dc:	str	w1, [x0, #12]
  e0:	ldr	x0, [sp, #24]
  e4:	ldrb	w1, [x0, #16]
  e8:	and	w1, w1, #0xfffffffe
  ec:	strb	w1, [x0, #16]
  f0:	ldr	x0, [sp, #24]
  f4:	ldrb	w1, [x0, #16]
  f8:	and	w1, w1, #0xfffffffd
  fc:	strb	w1, [x0, #16]
 100:	ldr	x0, [sp, #24]
 104:	str	wzr, [x0, #20]
 108:	ldr	x0, [sp, #24]
 10c:	ldrb	w1, [x0, #24]
 110:	and	w1, w1, #0xfffffffe
 114:	strb	w1, [x0, #24]
 118:	ldr	x0, [sp, #24]
 11c:	ldrb	w1, [x0, #24]
 120:	and	w1, w1, #0xfffffffd
 124:	strb	w1, [x0, #24]
 128:	ldr	x0, [sp, #24]
 12c:	ldrb	w1, [x0, #24]
 130:	and	w1, w1, #0xfffffffb
 134:	strb	w1, [x0, #24]
 138:	ldr	x0, [sp, #24]
 13c:	ldrb	w1, [x0, #24]
 140:	orr	w1, w1, #0x8
 144:	strb	w1, [x0, #24]
 148:	ldr	x0, [sp, #24]
 14c:	ldrb	w1, [x0, #24]
 150:	and	w1, w1, #0xffffffef
 154:	strb	w1, [x0, #24]
 158:	ldr	x0, [sp, #24]
 15c:	ldrb	w1, [x0, #24]
 160:	and	w1, w1, #0xffffffdf
 164:	strb	w1, [x0, #24]
 168:	ldr	x0, [sp, #24]
 16c:	ldrh	w1, [x0, #24]
 170:	and	w1, w1, #0xffffc03f
 174:	strh	w1, [x0, #24]
 178:	ldr	x0, [sp, #24]
 17c:	ldrb	w1, [x0, #25]
 180:	and	w1, w1, #0xffffffbf
 184:	strb	w1, [x0, #25]
 188:	ldr	x0, [sp, #24]
 18c:	ldrb	w1, [x0, #25]
 190:	and	w1, w1, #0x7f
 194:	strb	w1, [x0, #25]
 198:	ldr	x0, [sp, #24]
 19c:	ldrb	w1, [x0, #26]
 1a0:	and	w1, w1, #0xfffffffe
 1a4:	strb	w1, [x0, #26]
 1a8:	ldr	x0, [sp, #24]
 1ac:	ldrb	w1, [x0, #26]
 1b0:	and	w1, w1, #0xfffffffd
 1b4:	strb	w1, [x0, #26]
 1b8:	ldr	x0, [sp, #24]
 1bc:	ldrb	w1, [x0, #26]
 1c0:	and	w1, w1, #0xfffffffb
 1c4:	strb	w1, [x0, #26]
 1c8:	ldr	x0, [sp, #24]
 1cc:	ldrb	w1, [x0, #26]
 1d0:	and	w1, w1, #0xfffffff7
 1d4:	strb	w1, [x0, #26]
 1d8:	ldr	x0, [sp, #24]
 1dc:	ldrb	w1, [x0, #26]
 1e0:	and	w1, w1, #0xffffffef
 1e4:	strb	w1, [x0, #26]
 1e8:	ldr	x0, [sp, #24]
 1ec:	ldrb	w1, [x0, #26]
 1f0:	and	w1, w1, #0xffffffdf
 1f4:	strb	w1, [x0, #26]
 1f8:	ldr	x0, [sp, #24]
 1fc:	ldrb	w1, [x0, #26]
 200:	and	w1, w1, #0xffffffbf
 204:	strb	w1, [x0, #26]
 208:	ldr	x0, [sp, #24]
 20c:	str	wzr, [x0, #28]
 210:	ldr	x0, [sp, #24]
 214:	mov	w1, #0x1                   	// #1
 218:	str	w1, [x0, #32]
 21c:	ldr	x0, [sp, #24]
 220:	str	wzr, [x0, #36]
 224:	ldr	x0, [sp, #24]
 228:	mov	w1, #0x1                   	// #1
 22c:	str	w1, [x0, #40]
 230:	ldr	x0, [sp, #24]
 234:	str	wzr, [x0, #44]
 238:	ldr	x0, [sp, #24]
 23c:	str	wzr, [x0, #48]
 240:	ldr	x0, [sp, #24]
 244:	str	wzr, [x0, #52]
 248:	ldr	x0, [sp, #24]
 24c:	add	x0, x0, #0x38
 250:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 254:	nop
 258:	ldp	x29, x30, [sp], #32
 25c:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine9getTargetEv:

0000000000000000 <_ZNK4llvm13TargetMachine9getTargetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine15getTargetTripleEv:

0000000000000000 <_ZNK4llvm13TargetMachine15getTargetTripleEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x1c0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine12getTargetCPUEv:

0000000000000000 <_ZNK4llvm13TargetMachine12getTargetCPUEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x1f8
  14:	add	x0, sp, #0x20
  18:	bl	0 <_ZNK4llvm13TargetMachine12getTargetCPUEv>
  1c:	ldp	x0, x1, [sp, #32]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine22getTargetFeatureStringEv:

0000000000000000 <_ZNK4llvm13TargetMachine22getTargetFeatureStringEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x218
  14:	add	x0, sp, #0x20
  18:	bl	0 <_ZNK4llvm13TargetMachine22getTargetFeatureStringEv>
  1c:	ldp	x0, x1, [sp, #32]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK4llvm13TargetMachine16createDataLayoutEv:

0000000000000000 <_ZNK4llvm13TargetMachine16createDataLayoutEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x10
  1c:	mov	x1, x0
  20:	mov	x0, x19
  24:	bl	0 <_ZNK4llvm13TargetMachine16createDataLayoutEv>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5Reloc5ModelEEC1Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5Reloc5ModelEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_5Reloc5ModelEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsD2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x38
  14:	bl	0 <_ZN4llvm13TargetOptionsD1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj0EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj0EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj0EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj0EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj0EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj0EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17SubtargetFeaturesD2Ev:

0000000000000000 <_ZN4llvm17SubtargetFeaturesD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm17SubtargetFeaturesD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm16TargetIRAnalysisD2Ev:

0000000000000000 <_ZN4llvm16TargetIRAnalysisD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm16TargetIRAnalysisD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5AlignEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_5AlignEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIhLj8EEaSERKS1_:

0000000000000000 <_ZN4llvm11SmallVectorIhLj8EEaSERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11SmallVectorIhLj8EEaSERKS1_>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEaSERKS2_:

0000000000000000 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_15LayoutAlignElemELj16EEaSERKS2_>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEaSERKS2_:

0000000000000000 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_16PointerAlignElemELj8EEaSERKS2_>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIjLj8EEaSERKS1_:

0000000000000000 <_ZN4llvm11SmallVectorIjLj8EEaSERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11SmallVectorIjLj8EEaSERKS1_>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIhvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj0EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj0EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x0                   	// #0
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj0EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj0EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj0EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj0EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIjvE3endEv>
  24:	lsl	x0, x0, #2
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9CodeModel5ModelEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC1ENS_8NoneTypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC1ENS_8NoneTypeE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_9CodeModel5ModelEEC2EOS2_:

0000000000000000 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC1EOS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC1EOS2_>
  20:	mov	x2, x0
  24:	mov	w1, w20
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm8OptionalINS_9CodeModel5ModelEEC1EOS2_>
  30:	nop
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_14TargetRegistry8iteratorEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #4]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_:

0000000000000000 <_ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm8OptionalINS_5Reloc5ModelEEaSEOS2_>
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEEC2Ev:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	bc <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0xbc>  // b.none
  28:	str	wzr, [sp, #44]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	w0, [x0, #8]
  34:	str	w0, [sp, #40]
  38:	ldr	w1, [sp, #44]
  3c:	ldr	w0, [sp, #40]
  40:	cmp	w1, w0
  44:	b.eq	bc <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0xbc>  // b.none
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [x0]
  50:	ldr	w0, [sp, #44]
  54:	lsl	x0, x0, #3
  58:	add	x0, x1, x0
  5c:	ldr	x0, [x0]
  60:	str	x0, [sp, #32]
  64:	ldr	x0, [sp, #32]
  68:	cmp	x0, #0x0
  6c:	b.eq	8c <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x8c>  // b.none
  70:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #32]
  7c:	cmp	x0, x1
  80:	b.eq	8c <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x8c>  // b.none
  84:	mov	w0, #0x1                   	// #1
  88:	b	90 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x90>
  8c:	mov	w0, #0x0                   	// #0
  90:	cmp	w0, #0x0
  94:	b.eq	ac <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0xac>  // b.none
  98:	ldr	x0, [sp, #24]
  9c:	add	x0, x0, #0x18
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #32]
  a8:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev>
  ac:	ldr	w0, [sp, #44]
  b0:	add	w0, w0, #0x1
  b4:	str	w0, [sp, #44]
  b8:	b	38 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED1Ev+0x38>
  bc:	ldr	x0, [sp, #24]
  c0:	ldr	x0, [x0]
  c4:	bl	0 <free>
  c8:	nop
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w0, [x0, #8]
  1c:	cmp	w0, #0x0
  20:	cset	w0, eq  // eq = none
  24:	and	w2, w0, #0xff
  28:	add	x0, sp, #0x28
  2c:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE5beginEv>
  30:	ldr	x0, [sp, #40]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w0, [x0, #8]
  1c:	mov	w0, w0
  20:	lsl	x0, x0, #3
  24:	add	x1, x1, x0
  28:	add	x0, sp, #0x28
  2c:	mov	w2, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEE3endEv>
  34:	ldr	x0, [sp, #40]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_17StringMapIteratorIbEESt20forward_iterator_tagNS_14StringMapEntryIbEElPS5_RS5_EneERKS2_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_17StringMapIteratorIbEESt20forward_iterator_tagNS_14StringMapEntryIbEElPS5_RS5_EneERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_17StringMapIteratorIbEESt20forward_iterator_tagNS_14StringMapEntryIbEElPS5_RS5_EneERKS2_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorIbEdeEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorIbEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldr	x0, [x0]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIbE5firstEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIbE5firstEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm14StringMapEntryIbE5firstEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm14StringMapEntryIbE5firstEv>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x19
  34:	bl	0 <_ZNK4llvm14StringMapEntryIbE5firstEv>
  38:	ldp	x0, x1, [sp, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #1]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIjEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvE3endEv>
  24:	lsl	x0, x0, #2
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EE13destroy_rangeEPjS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE13destroy_rangeEPjS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIjEaSERKS1_:

0000000000000000 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	2c <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x2c>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	b	1e4 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x1e4>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  34:	str	x0, [sp, #56]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  40:	str	x0, [sp, #72]
  44:	ldr	x1, [sp, #72]
  48:	ldr	x0, [sp, #56]
  4c:	cmp	x1, x0
  50:	b.cc	d8 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0xd8>  // b.lo, b.ul, b.last
  54:	ldr	x0, [sp, #56]
  58:	cmp	x0, #0x0
  5c:	b.eq	a4 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0xa4>  // b.none
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  68:	mov	x20, x0
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #2
  80:	add	x19, x1, x0
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  8c:	mov	x2, x0
  90:	mov	x1, x19
  94:	mov	x0, x20
  98:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  9c:	str	x0, [sp, #64]
  a0:	b	b0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0xb0>
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  ac:	str	x0, [sp, #64]
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  b8:	mov	x1, x0
  bc:	ldr	x0, [sp, #64]
  c0:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [sp, #56]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  d0:	ldr	x0, [sp, #40]
  d4:	b	1e4 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x1e4>
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
  e0:	mov	x1, x0
  e4:	ldr	x0, [sp, #56]
  e8:	cmp	x0, x1
  ec:	cset	w0, hi  // hi = pmore
  f0:	and	w0, w0, #0xff
  f4:	cmp	w0, #0x0
  f8:	b.eq	13c <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x13c>  // b.none
  fc:	ldr	x0, [sp, #40]
 100:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 104:	mov	x19, x0
 108:	ldr	x0, [sp, #40]
 10c:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 110:	mov	x1, x0
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 11c:	ldr	x0, [sp, #40]
 120:	mov	x1, #0x0                   	// #0
 124:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 128:	str	xzr, [sp, #72]
 12c:	ldr	x0, [sp, #40]
 130:	ldr	x1, [sp, #56]
 134:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 138:	b	184 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x184>
 13c:	ldr	x0, [sp, #72]
 140:	cmp	x0, #0x0
 144:	b.eq	184 <_ZN4llvm15SmallVectorImplIjEaSERKS1_+0x184>  // b.none
 148:	ldr	x0, [sp, #32]
 14c:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 150:	mov	x20, x0
 154:	ldr	x0, [sp, #32]
 158:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 15c:	mov	x1, x0
 160:	ldr	x0, [sp, #72]
 164:	lsl	x0, x0, #2
 168:	add	x19, x1, x0
 16c:	ldr	x0, [sp, #40]
 170:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 174:	mov	x2, x0
 178:	mov	x1, x19
 17c:	mov	x0, x20
 180:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 184:	ldr	x0, [sp, #32]
 188:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 18c:	mov	x1, x0
 190:	ldr	x0, [sp, #72]
 194:	lsl	x0, x0, #2
 198:	add	x19, x1, x0
 19c:	ldr	x0, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1a4:	mov	x20, x0
 1a8:	ldr	x0, [sp, #40]
 1ac:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1b0:	mov	x1, x0
 1b4:	ldr	x0, [sp, #72]
 1b8:	lsl	x0, x0, #2
 1bc:	add	x0, x1, x0
 1c0:	mov	x3, #0x0                   	// #0
 1c4:	mov	x2, x0
 1c8:	mov	x1, x20
 1cc:	mov	x0, x19
 1d0:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1d4:	ldr	x0, [sp, #40]
 1d8:	ldr	x1, [sp, #56]
 1dc:	bl	0 <_ZN4llvm15SmallVectorImplIjEaSERKS1_>
 1e0:	ldr	x0, [sp, #40]
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIhEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EE13destroy_rangeEPhS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE13destroy_rangeEPhS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIhEaSERKS1_:

0000000000000000 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	2c <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x2c>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	b	1d4 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x1d4>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  34:	str	x0, [sp, #56]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  40:	str	x0, [sp, #72]
  44:	ldr	x1, [sp, #72]
  48:	ldr	x0, [sp, #56]
  4c:	cmp	x1, x0
  50:	b.cc	d4 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0xd4>  // b.lo, b.ul, b.last
  54:	ldr	x0, [sp, #56]
  58:	cmp	x0, #0x0
  5c:	b.eq	a0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0xa0>  // b.none
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  68:	mov	x20, x0
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #56]
  7c:	add	x19, x1, x0
  80:	ldr	x0, [sp, #40]
  84:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  88:	mov	x2, x0
  8c:	mov	x1, x19
  90:	mov	x0, x20
  94:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  98:	str	x0, [sp, #64]
  9c:	b	ac <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0xac>
  a0:	ldr	x0, [sp, #40]
  a4:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  a8:	str	x0, [sp, #64]
  ac:	ldr	x0, [sp, #40]
  b0:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #64]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  c0:	ldr	x0, [sp, #40]
  c4:	ldr	x1, [sp, #56]
  c8:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  cc:	ldr	x0, [sp, #40]
  d0:	b	1d4 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x1d4>
  d4:	ldr	x0, [sp, #40]
  d8:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
  dc:	mov	x1, x0
  e0:	ldr	x0, [sp, #56]
  e4:	cmp	x0, x1
  e8:	cset	w0, hi  // hi = pmore
  ec:	and	w0, w0, #0xff
  f0:	cmp	w0, #0x0
  f4:	b.eq	138 <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x138>  // b.none
  f8:	ldr	x0, [sp, #40]
  fc:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 100:	mov	x19, x0
 104:	ldr	x0, [sp, #40]
 108:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 10c:	mov	x1, x0
 110:	mov	x0, x19
 114:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 118:	ldr	x0, [sp, #40]
 11c:	mov	x1, #0x0                   	// #0
 120:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 124:	str	xzr, [sp, #72]
 128:	ldr	x0, [sp, #40]
 12c:	ldr	x1, [sp, #56]
 130:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 134:	b	17c <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x17c>
 138:	ldr	x0, [sp, #72]
 13c:	cmp	x0, #0x0
 140:	b.eq	17c <_ZN4llvm15SmallVectorImplIhEaSERKS1_+0x17c>  // b.none
 144:	ldr	x0, [sp, #32]
 148:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 14c:	mov	x20, x0
 150:	ldr	x0, [sp, #32]
 154:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 158:	mov	x1, x0
 15c:	ldr	x0, [sp, #72]
 160:	add	x19, x1, x0
 164:	ldr	x0, [sp, #40]
 168:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 16c:	mov	x2, x0
 170:	mov	x1, x19
 174:	mov	x0, x20
 178:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 17c:	ldr	x0, [sp, #32]
 180:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 184:	mov	x1, x0
 188:	ldr	x0, [sp, #72]
 18c:	add	x19, x1, x0
 190:	ldr	x0, [sp, #32]
 194:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 198:	mov	x20, x0
 19c:	ldr	x0, [sp, #40]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1a4:	mov	x1, x0
 1a8:	ldr	x0, [sp, #72]
 1ac:	add	x0, x1, x0
 1b0:	mov	x3, #0x0                   	// #0
 1b4:	mov	x2, x0
 1b8:	mov	x1, x20
 1bc:	mov	x0, x19
 1c0:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1c4:	ldr	x0, [sp, #40]
 1c8:	ldr	x1, [sp, #56]
 1cc:	bl	0 <_ZN4llvm15SmallVectorImplIhEaSERKS1_>
 1d0:	ldr	x0, [sp, #40]
 1d4:	ldp	x19, x20, [sp, #16]
 1d8:	ldp	x29, x30, [sp], #80
 1dc:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	2c <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x2c>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	b	1e4 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x1e4>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  34:	str	x0, [sp, #56]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  40:	str	x0, [sp, #72]
  44:	ldr	x1, [sp, #72]
  48:	ldr	x0, [sp, #56]
  4c:	cmp	x1, x0
  50:	b.cc	d8 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0xd8>  // b.lo, b.ul, b.last
  54:	ldr	x0, [sp, #56]
  58:	cmp	x0, #0x0
  5c:	b.eq	a4 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0xa4>  // b.none
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  68:	mov	x20, x0
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #3
  80:	add	x19, x1, x0
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  8c:	mov	x2, x0
  90:	mov	x1, x19
  94:	mov	x0, x20
  98:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  9c:	str	x0, [sp, #64]
  a0:	b	b0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0xb0>
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  ac:	str	x0, [sp, #64]
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  b8:	mov	x1, x0
  bc:	ldr	x0, [sp, #64]
  c0:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [sp, #56]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  d0:	ldr	x0, [sp, #40]
  d4:	b	1e4 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x1e4>
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
  e0:	mov	x1, x0
  e4:	ldr	x0, [sp, #56]
  e8:	cmp	x0, x1
  ec:	cset	w0, hi  // hi = pmore
  f0:	and	w0, w0, #0xff
  f4:	cmp	w0, #0x0
  f8:	b.eq	13c <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x13c>  // b.none
  fc:	ldr	x0, [sp, #40]
 100:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 104:	mov	x19, x0
 108:	ldr	x0, [sp, #40]
 10c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 110:	mov	x1, x0
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 11c:	ldr	x0, [sp, #40]
 120:	mov	x1, #0x0                   	// #0
 124:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 128:	str	xzr, [sp, #72]
 12c:	ldr	x0, [sp, #40]
 130:	ldr	x1, [sp, #56]
 134:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 138:	b	184 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x184>
 13c:	ldr	x0, [sp, #72]
 140:	cmp	x0, #0x0
 144:	b.eq	184 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_+0x184>  // b.none
 148:	ldr	x0, [sp, #32]
 14c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 150:	mov	x20, x0
 154:	ldr	x0, [sp, #32]
 158:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 15c:	mov	x1, x0
 160:	ldr	x0, [sp, #72]
 164:	lsl	x0, x0, #3
 168:	add	x19, x1, x0
 16c:	ldr	x0, [sp, #40]
 170:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 174:	mov	x2, x0
 178:	mov	x1, x19
 17c:	mov	x0, x20
 180:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 184:	ldr	x0, [sp, #32]
 188:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 18c:	mov	x1, x0
 190:	ldr	x0, [sp, #72]
 194:	lsl	x0, x0, #3
 198:	add	x19, x1, x0
 19c:	ldr	x0, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1a4:	mov	x20, x0
 1a8:	ldr	x0, [sp, #40]
 1ac:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1b0:	mov	x1, x0
 1b4:	ldr	x0, [sp, #72]
 1b8:	lsl	x0, x0, #3
 1bc:	add	x0, x1, x0
 1c0:	mov	x3, #0x0                   	// #0
 1c4:	mov	x2, x0
 1c8:	mov	x1, x20
 1cc:	mov	x0, x19
 1d0:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1d4:	ldr	x0, [sp, #40]
 1d8:	ldr	x1, [sp, #56]
 1dc:	bl	0 <_ZN4llvm15SmallVectorImplINS_15LayoutAlignElemEEaSERKS2_>
 1e0:	ldr	x0, [sp, #40]
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	2c <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x2c>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	b	1e4 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x1e4>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  34:	str	x0, [sp, #56]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  40:	str	x0, [sp, #72]
  44:	ldr	x1, [sp, #72]
  48:	ldr	x0, [sp, #56]
  4c:	cmp	x1, x0
  50:	b.cc	d8 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0xd8>  // b.lo, b.ul, b.last
  54:	ldr	x0, [sp, #56]
  58:	cmp	x0, #0x0
  5c:	b.eq	a4 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0xa4>  // b.none
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  68:	mov	x20, x0
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #4
  80:	add	x19, x1, x0
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  8c:	mov	x2, x0
  90:	mov	x1, x19
  94:	mov	x0, x20
  98:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  9c:	str	x0, [sp, #64]
  a0:	b	b0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0xb0>
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  ac:	str	x0, [sp, #64]
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  b8:	mov	x1, x0
  bc:	ldr	x0, [sp, #64]
  c0:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [sp, #56]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  d0:	ldr	x0, [sp, #40]
  d4:	b	1e4 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x1e4>
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
  e0:	mov	x1, x0
  e4:	ldr	x0, [sp, #56]
  e8:	cmp	x0, x1
  ec:	cset	w0, hi  // hi = pmore
  f0:	and	w0, w0, #0xff
  f4:	cmp	w0, #0x0
  f8:	b.eq	13c <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x13c>  // b.none
  fc:	ldr	x0, [sp, #40]
 100:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 104:	mov	x19, x0
 108:	ldr	x0, [sp, #40]
 10c:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 110:	mov	x1, x0
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 11c:	ldr	x0, [sp, #40]
 120:	mov	x1, #0x0                   	// #0
 124:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 128:	str	xzr, [sp, #72]
 12c:	ldr	x0, [sp, #40]
 130:	ldr	x1, [sp, #56]
 134:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 138:	b	184 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x184>
 13c:	ldr	x0, [sp, #72]
 140:	cmp	x0, #0x0
 144:	b.eq	184 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_+0x184>  // b.none
 148:	ldr	x0, [sp, #32]
 14c:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 150:	mov	x20, x0
 154:	ldr	x0, [sp, #32]
 158:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 15c:	mov	x1, x0
 160:	ldr	x0, [sp, #72]
 164:	lsl	x0, x0, #4
 168:	add	x19, x1, x0
 16c:	ldr	x0, [sp, #40]
 170:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 174:	mov	x2, x0
 178:	mov	x1, x19
 17c:	mov	x0, x20
 180:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 184:	ldr	x0, [sp, #32]
 188:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 18c:	mov	x1, x0
 190:	ldr	x0, [sp, #72]
 194:	lsl	x0, x0, #4
 198:	add	x19, x1, x0
 19c:	ldr	x0, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1a4:	mov	x20, x0
 1a8:	ldr	x0, [sp, #40]
 1ac:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1b0:	mov	x1, x0
 1b4:	ldr	x0, [sp, #72]
 1b8:	lsl	x0, x0, #4
 1bc:	add	x0, x1, x0
 1c0:	mov	x3, #0x0                   	// #0
 1c4:	mov	x2, x0
 1c8:	mov	x1, x20
 1cc:	mov	x0, x19
 1d0:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1d4:	ldr	x0, [sp, #40]
 1d8:	ldr	x1, [sp, #56]
 1dc:	bl	0 <_ZN4llvm15SmallVectorImplINS_16PointerAlignElemEEaSERKS2_>
 1e0:	ldr	x0, [sp, #40]
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #4]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt4moveIRN4llvm9CodeModel5ModelEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm9CodeModel5ModelEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC2IJS3_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC1IJS3_EEENS0_10in_place_tEDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	strb	w1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_9CodeModel5ModelELb1EEC1IJS3_EEENS0_10in_place_tEDpOT_>
  1c:	ldr	w1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	w1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	mov	w1, #0x1                   	// #1
  30:	strb	w1, [x0, #4]
  34:	nop
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #5
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS6_:

0000000000000000 <_ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS6_>
  14:	bl	0 <_ZN4llvm9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS6_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS6_:

0000000000000000 <_ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS6_>
  14:	bl	0 <_ZN4llvm7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS6_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm5Reloc5ModelEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm5Reloc5ModelEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	40 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_+0x40>  // b.none
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  30:	ldr	w1, [x0]
  34:	ldr	x0, [sp, #40]
  38:	str	w1, [x0]
  3c:	b	70 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_+0x70>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  48:	ldr	w19, [x0]
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  54:	mov	x1, x0
  58:	mov	x0, #0x4                   	// #4
  5c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EEaSEOS3_>
  60:	str	w19, [x0]
  64:	ldr	x0, [sp, #40]
  68:	mov	w1, #0x1                   	// #1
  6c:	strb	w1, [x0, #4]
  70:	ldr	x0, [sp, #40]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_:

0000000000000000 <_ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_>
  18:	add	x0, x0, #0x11
  1c:	str	x0, [sp, #40]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm14StringMapEntryIbE7DestroyINS_15MallocAllocatorEEEvRT_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorIbEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorIbEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldrb	w2, [sp, #31]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm17StringMapIteratorIbEC1EPPNS_18StringMapEntryBaseEb>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNK4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEeqERKS2_:

0000000000000000 <_ZNK4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEeqERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	cmp	x0, #0x0
  20:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x3c>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x19, [x0]
  30:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv>
  34:	cmp	x19, x0
  38:	b.ne	44 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	cmp	w0, #0x0
  4c:	b.eq	68 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x68>  // b.none
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0]
  58:	add	x1, x0, #0x8
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0]
  64:	b	10 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEE23AdvancePastEmptyBucketsEv+0x10>
  68:	nop
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIbE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIbE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x4                   	// #4
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIjLb1EE18uninitialized_copyIKjjEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE18uninitialized_copyIKjjEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIjLb1EE18uninitialized_copyIKjjEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt4copyIPKjPjET0_T_S4_S3_:

0000000000000000 <_ZSt4copyIPKjPjET0_T_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKjPjET0_T_S4_S3_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKjPjET0_T_S4_S3_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKjPjET0_T_S4_S3_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt12__niter_baseIPKhET_S2_:

0000000000000000 <_ZSt12__niter_baseIPKhET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt4copyIPKhPhET0_T_S4_S3_:

0000000000000000 <_ZSt4copyIPKhPhET0_T_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKhPhET0_T_S4_S3_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKhPhET0_T_S4_S3_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKhPhET0_T_S4_S3_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x1                   	// #1
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIhLb1EE18uninitialized_copyIKhhEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE18uninitialized_copyIKhhEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIhLb1EE18uninitialized_copyIKhhEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKN4llvm15LayoutAlignElemEPS1_ET0_T_S6_S5_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS5_E4typeES7_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS5_E4typeES7_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseINS_15LayoutAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS5_E4typeES7_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKN4llvm16PointerAlignElemEPS1_ET0_T_S6_S5_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x10                  	// #16
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS5_E4typeES7_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS5_E4typeES7_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseINS_16PointerAlignElemELb1EE18uninitialized_copyIKS1_S1_EEvPT_S6_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS5_E4typeES7_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9CodeModel5ModelEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9CodeModel5ModelEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5begincl7forwardIT_Efp_EEEOS7_:

0000000000000000 <_ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5begincl7forwardIT_Efp_EEEOS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5begincl7forwardIT_Efp_EEEOS7_>
  14:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl5begincl7forwardIT_Efp_EEEOS7_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endcl7forwardIT_Efp_EEEOS7_:

0000000000000000 <_ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endcl7forwardIT_Efp_EEEOS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endcl7forwardIT_Efp_EEEOS7_>
  14:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNS_14iterator_rangeINS_14TargetRegistry8iteratorEEEEEDTcl3endcl7forwardIT_Efp_EEEOS7_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_5Reloc5ModelELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt9addressofIN4llvm5Reloc5ModelEEPT_RS3_:

0000000000000000 <_ZSt9addressofIN4llvm5Reloc5ModelEEPT_RS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt9addressofIN4llvm5Reloc5ModelEEPT_RS3_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #31]
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb+0x3c>  // b.none
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIbEENS_14StringMapEntryIbEEEC1EPPNS_18StringMapEntryBaseEb>
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIjvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIjvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIjvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIjvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt12__miter_baseIPKjET_S2_:

0000000000000000 <_ZSt12__miter_baseIPKjET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKjPjET1_T0_S4_S3_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIhvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__miter_baseIPKhET_S2_:

0000000000000000 <_ZSt12__miter_baseIPKhET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIhvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIhvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIhvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm15LayoutAlignElemEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm15LayoutAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15LayoutAlignElemEvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm16PointerAlignElemEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm16PointerAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_16PointerAlignElemEvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x20
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZSt5beginIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_5beginEERT_:

0000000000000000 <_ZSt5beginIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_5beginEERT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt5beginIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_5beginEERT_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3endIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_3endEERT_:

0000000000000000 <_ZSt3endIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_3endEERT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3endIN4llvm14iterator_rangeINS0_14TargetRegistry8iteratorEEEEDTcldtfp_3endEERT_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN4llvm14TargetRegistry8iteratorEENSt15iterator_traitsIT_E17iterator_categoryERKS4_:

0000000000000000 <_ZSt19__iterator_categoryIN4llvm14TargetRegistry8iteratorEENSt15iterator_traitsIT_E17iterator_categoryERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm5Reloc5ModelEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm5Reloc5ModelEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPKjET_S2_:

0000000000000000 <_ZSt12__niter_baseIPKjET_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPjET_S1_:

0000000000000000 <_ZSt12__niter_baseIPjET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKjPjET1_T0_S4_S3_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKjPjET1_T0_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb0EPKjPjET1_T0_S4_S3_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPjET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPjET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__niter_baseIPhET_S1_:

0000000000000000 <_ZSt12__niter_baseIPhET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPhET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPhET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm15LayoutAlignElemEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm15LayoutAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm15LayoutAlignElemEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm15LayoutAlignElemEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm15LayoutAlignElemEPS1_ET1_T0_S6_S5_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPN4llvm15LayoutAlignElemEET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPN4llvm15LayoutAlignElemEET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm16PointerAlignElemEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm16PointerAlignElemEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm16PointerAlignElemEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm16PointerAlignElemEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm16PointerAlignElemEPS1_ET1_T0_S6_S5_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPN4llvm16PointerAlignElemEET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPN4llvm16PointerAlignElemEET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIjEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIjEEPT_PKS3_S6_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #2
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIjEEPT_PKS3_S6_S4_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #2
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #2
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	str	x0, [sp, #56]
  24:	ldr	x0, [sp, #56]
  28:	cmp	x0, #0x0
  2c:	b.eq	44 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x44>  // b.none
  30:	ldr	x0, [sp, #56]
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memmove>
  44:	ldr	x0, [sp, #56]
  48:	ldr	x1, [sp, #24]
  4c:	add	x0, x1, x0
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm15LayoutAlignElemEEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm15LayoutAlignElemEEEPT_PKS5_S8_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #3
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm15LayoutAlignElemEEEPT_PKS5_S8_S6_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #3
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #3
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm16PointerAlignElemEEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm16PointerAlignElemEEEPT_PKS5_S8_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #4
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm16PointerAlignElemEEEPT_PKS5_S8_S6_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #4
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #4
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret
