{"Source Block": ["hdl/projects/ad6676evb/vc707/system_top.v@211:252@HdlStmProcess", "  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_b, adc_enable_a})\n      2'b11: begin\n        adc_dwr <= 1'b1;\n        adc_ddata[63:48] <= adc_data_b[31:16];\n        adc_ddata[47:32] <= adc_data_a[31:16];\n        adc_ddata[31:16] <= adc_data_b[15: 0];\n        adc_ddata[15: 0] <= adc_data_a[15: 0];\n      end\n      2'b10: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata[63:48] <= adc_data_b[31:16];\n        adc_ddata[47:32] <= adc_data_b[15: 0];\n        adc_ddata[31:16] <= adc_ddata[63:48];\n        adc_ddata[15: 0] <= adc_ddata[47:32];\n      end\n      2'b01: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata[63:48] <= adc_data_a[31:16];\n        adc_ddata[47:32] <= adc_data_a[15: 0];\n        adc_ddata[31:16] <= adc_ddata[63:48];\n        adc_ddata[15: 0] <= adc_ddata[47:32];\n      end\n      default: begin\n        adc_dwr <= 1'b0;\n        adc_ddata[63:48] <= 16'd0;\n        adc_ddata[47:32] <= 16'd0;\n        adc_ddata[31:16] <= 16'd0;\n        adc_ddata[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], "Clone Blocks": [["hdl/projects/ad6676evb/zc706/system_top.v@190:231", "  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_b, adc_enable_a})\n      2'b11: begin\n        adc_dwr <= 1'b1;\n        adc_ddata[63:48] <= adc_data_b[31:16];\n        adc_ddata[47:32] <= adc_data_a[31:16];\n        adc_ddata[31:16] <= adc_data_b[15: 0];\n        adc_ddata[15: 0] <= adc_data_a[15: 0];\n      end\n      2'b10: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata[63:48] <= adc_data_b[31:16];\n        adc_ddata[47:32] <= adc_data_b[15: 0];\n        adc_ddata[31:16] <= adc_ddata[63:48];\n        adc_ddata[15: 0] <= adc_ddata[47:32];\n      end\n      2'b01: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata[63:48] <= adc_data_a[31:16];\n        adc_ddata[47:32] <= adc_data_a[15: 0];\n        adc_ddata[31:16] <= adc_ddata[63:48];\n        adc_ddata[15: 0] <= adc_ddata[47:32];\n      end\n      default: begin\n        adc_dwr <= 1'b0;\n        adc_ddata[63:48] <= 16'd0;\n        adc_ddata[47:32] <= 16'd0;\n        adc_ddata[31:16] <= 16'd0;\n        adc_ddata[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n    .CEB (1'd0),\n"], ["hdl/projects/daq1/zc706/system_top.v@237:278", "        dac_ddata_0 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_b, adc_enable_a})\n      2'b11: begin\n        adc_dwr <= 1'b1;\n        adc_ddata[63:48] <= adc_data_b[31:16];\n        adc_ddata[47:32] <= adc_data_a[31:16];\n        adc_ddata[31:16] <= adc_data_b[15: 0];\n        adc_ddata[15: 0] <= adc_data_a[15: 0];\n      end\n      2'b10: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata[63:48] <= adc_data_b[31:16];\n        adc_ddata[47:32] <= adc_data_b[15: 0];\n        adc_ddata[31:16] <= adc_ddata[63:48];\n        adc_ddata[15: 0] <= adc_ddata[47:32];\n      end\n      2'b01: begin\n        adc_dwr <= ~adc_dwr;\n        adc_ddata[63:48] <= adc_data_a[31:16];\n        adc_ddata[47:32] <= adc_data_a[15: 0];\n        adc_ddata[31:16] <= adc_ddata[63:48];\n        adc_ddata[15: 0] <= adc_ddata[47:32];\n      end\n      default: begin\n        adc_dwr <= 1'b0;\n        adc_ddata[63:48] <= 16'd0;\n        adc_ddata[47:32] <= 16'd0;\n        adc_ddata[31:16] <= 16'd0;\n        adc_ddata[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  // instantiations\n\n  assign spi_csn_adc = spi_csn[2];\n  assign spi_csn_dac = spi_csn[1];\n"]], "Diff Content": {"Delete": [[216, "  always @(posedge adc_clk) begin\n"], [217, "    case ({adc_enable_b, adc_enable_a})\n"], [218, "      2'b11: begin\n"], [219, "        adc_dwr <= 1'b1;\n"], [220, "        adc_ddata[63:48] <= adc_data_b[31:16];\n"], [221, "        adc_ddata[47:32] <= adc_data_a[31:16];\n"], [222, "        adc_ddata[31:16] <= adc_data_b[15: 0];\n"], [223, "        adc_ddata[15: 0] <= adc_data_a[15: 0];\n"], [224, "      end\n"], [225, "      2'b10: begin\n"], [226, "        adc_dwr <= ~adc_dwr;\n"], [227, "        adc_ddata[63:48] <= adc_data_b[31:16];\n"], [228, "        adc_ddata[47:32] <= adc_data_b[15: 0];\n"], [229, "        adc_ddata[31:16] <= adc_ddata[63:48];\n"], [230, "        adc_ddata[15: 0] <= adc_ddata[47:32];\n"], [231, "      end\n"], [232, "      2'b01: begin\n"], [233, "        adc_dwr <= ~adc_dwr;\n"], [234, "        adc_ddata[63:48] <= adc_data_a[31:16];\n"], [235, "        adc_ddata[47:32] <= adc_data_a[15: 0];\n"], [236, "        adc_ddata[31:16] <= adc_ddata[63:48];\n"], [237, "        adc_ddata[15: 0] <= adc_ddata[47:32];\n"], [238, "      end\n"], [239, "      default: begin\n"], [240, "        adc_dwr <= 1'b0;\n"], [241, "        adc_ddata[63:48] <= 16'd0;\n"], [242, "        adc_ddata[47:32] <= 16'd0;\n"], [243, "        adc_ddata[31:16] <= 16'd0;\n"], [244, "        adc_ddata[15: 0] <= 16'd0;\n"], [245, "      end\n"], [246, "    endcase\n"], [247, "  end\n"]], "Add": []}}