#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56110e059990 .scope module, "riscv_tb" "riscv_tb" 2 3;
 .timescale -9 -11;
v0x56110e147e00_0 .var "clk", 0 0;
v0x56110e147ea0_0 .var/i "i", 31 0;
v0x56110e147f80_0 .var "rstn", 0 0;
S_0x56110e1105f0 .scope module, "my_cpu" "simple_cpu" 2 46, 3 13 0, S_0x56110e059990;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
P_0x56110e073310 .param/l "DATA_WIDTH" 0 3 14, +C4<00000000000000000000000000100000>;
v0x56110e143310_0 .net "NEXT_PC", 31 0, v0x56110e140710_0;  1 drivers
v0x56110e1433f0_0 .var "PC", 31 0;
v0x56110e143490_0 .net "PC_BRANCH", 31 0, v0x56110e131080_0;  1 drivers
v0x56110e143530_0 .net "PC_PLUS_4", 31 0, v0x56110e141f90_0;  1 drivers
v0x56110e143640_0 .net "alu_op", 1 0, L_0x56110e158650;  1 drivers
v0x56110e1437a0_0 .net "alu_src", 0 0, L_0x56110e1587d0;  1 drivers
v0x56110e143890_0 .net "branch", 0 0, L_0x56110e158390;  1 drivers
v0x56110e143980_0 .net "clk", 0 0, v0x56110e147e00_0;  1 drivers
v0x56110e143a20_0 .net "ex_PC", 31 0, v0x56110e139310_0;  1 drivers
v0x56110e143b70_0 .net "ex_PC_PLUS_4", 31 0, v0x56110e139b30_0;  1 drivers
v0x56110e143c80_0 .net "ex_alu_check", 0 0, v0x56110e0f7320_0;  1 drivers
v0x56110e143d70_0 .net "ex_alu_func", 3 0, v0x56110e130130_0;  1 drivers
v0x56110e143e80_0 .net "ex_alu_in1", 31 0, v0x56110e140f20_0;  1 drivers
v0x56110e143f90_0 .net "ex_alu_in2", 31 0, v0x56110e1417e0_0;  1 drivers
v0x56110e1440a0_0 .net "ex_alu_in2_temp", 31 0, v0x56110e13f1a0_0;  1 drivers
v0x56110e1441b0_0 .net "ex_alu_op", 1 0, v0x56110e1393d0_0;  1 drivers
v0x56110e1442c0_0 .net "ex_alu_result", 31 0, v0x56110e0f8960_0;  1 drivers
v0x56110e1444e0_0 .net "ex_alu_src", 0 0, v0x56110e1394d0_0;  1 drivers
v0x56110e1445d0_0 .net "ex_branch", 0 0, v0x56110e139570_0;  1 drivers
v0x56110e1446c0_0 .net "ex_funct3", 2 0, v0x56110e139660_0;  1 drivers
v0x56110e144780_0 .net "ex_funct7", 6 0, v0x56110e139750_0;  1 drivers
v0x56110e144890_0 .net "ex_jump", 1 0, v0x56110e1397f0_0;  1 drivers
v0x56110e1449a0_0 .net "ex_mem_read", 0 0, v0x56110e1398c0_0;  1 drivers
v0x56110e144a90_0 .net "ex_mem_to_reg", 0 0, v0x56110e139990_0;  1 drivers
v0x56110e144b80_0 .net "ex_mem_write", 0 0, v0x56110e139a60_0;  1 drivers
v0x56110e144c70_0 .net "ex_readdata1", 31 0, v0x56110e139cd0_0;  1 drivers
v0x56110e144d80_0 .net "ex_readdata2", 31 0, v0x56110e139d70_0;  1 drivers
v0x56110e144e40_0 .net "ex_readreg1", 4 0, v0x56110e139f10_0;  1 drivers
v0x56110e144f50_0 .net "ex_readreg2", 4 0, v0x56110e139fe0_0;  1 drivers
v0x56110e145060_0 .net "ex_reg_write", 0 0, v0x56110e139e40_0;  1 drivers
v0x56110e145150_0 .net "ex_sextimm", 31 0, v0x56110e13a0b0_0;  1 drivers
v0x56110e145210_0 .net "ex_taken", 0 0, v0x56110e130a60_0;  1 drivers
v0x56110e145300_0 .net "ex_writereg", 4 0, v0x56110e139c00_0;  1 drivers
v0x56110e145620_0 .net "forwarding_1", 1 0, v0x56110e1381e0_0;  1 drivers
v0x56110e145730_0 .net "forwarding_2", 1 0, v0x56110e1382e0_0;  1 drivers
v0x56110e145840_0 .net "funct3", 2 0, L_0x56110e158250;  1 drivers
v0x56110e145900_0 .net "funct7", 6 0, L_0x56110e1580d0;  1 drivers
v0x56110e1459a0_0 .net "id_PC", 31 0, v0x56110e13b840_0;  1 drivers
v0x56110e145a90_0 .net "id_PC_PLUS_4", 31 0, v0x56110e13ba00_0;  1 drivers
v0x56110e145ba0_0 .net "id_instruction", 31 0, v0x56110e13b930_0;  1 drivers
v0x56110e145cb0_0 .net "instruction", 31 0, v0x56110e13d7b0_0;  1 drivers
v0x56110e145dc0_0 .net "jump", 1 0, L_0x56110e1582f0;  1 drivers
v0x56110e145ed0_0 .net "maskmode", 1 0, L_0x56110e1593d0;  1 drivers
v0x56110e145f90_0 .net "mem_PC_BRANCH", 31 0, v0x56110e137770_0;  1 drivers
v0x56110e146080_0 .net "mem_PC_PLUS_4", 31 0, v0x56110e1376b0_0;  1 drivers
v0x56110e146140_0 .net "mem_alu_result", 31 0, v0x56110e1371e0_0;  1 drivers
v0x56110e146200_0 .net "mem_funct3", 2 0, v0x56110e1372d0_0;  1 drivers
v0x56110e1462c0_0 .net "mem_jump", 1 0, v0x56110e137390_0;  1 drivers
v0x56110e1463b0_0 .net "mem_mem_read", 0 0, v0x56110e137470_0;  1 drivers
v0x56110e1464a0_0 .net "mem_mem_to_reg", 0 0, v0x56110e137540_0;  1 drivers
v0x56110e146590_0 .net "mem_mem_write", 0 0, v0x56110e1375e0_0;  1 drivers
v0x56110e146680_0 .net "mem_read", 0 0, L_0x56110e158480;  1 drivers
v0x56110e146770_0 .net "mem_readdata2", 31 0, v0x56110e137ab0_0;  1 drivers
v0x56110e146880_0 .net "mem_reg_write", 0 0, v0x56110e137930_0;  1 drivers
v0x56110e146920_0 .net "mem_taken", 0 0, v0x56110e1379f0_0;  1 drivers
v0x56110e146a10_0 .net "mem_to_reg", 0 0, L_0x56110e158520;  1 drivers
v0x56110e146b00_0 .net "mem_write", 0 0, L_0x56110e1586f0;  1 drivers
v0x56110e146bf0_0 .net "mem_writereg", 4 0, v0x56110e137850_0;  1 drivers
v0x56110e146cb0_0 .net "opcode", 6 0, L_0x56110e158030;  1 drivers
v0x56110e146d70_0 .net "read_data", 31 0, v0x56110e135d60_0;  1 drivers
v0x56110e146e60_0 .net "readdata1", 31 0, L_0x56110e09f530;  1 drivers
v0x56110e146f70_0 .net "readdata2", 31 0, L_0x56110e159140;  1 drivers
v0x56110e147080_0 .net "readreg1", 4 0, L_0x56110e158aa0;  1 drivers
v0x56110e147190_0 .net "readreg2", 4 0, L_0x56110e158c50;  1 drivers
v0x56110e1472a0_0 .net "reg_write", 0 0, L_0x56110e158870;  1 drivers
v0x56110e147390_0 .net "rstn", 0 0, v0x56110e147f80_0;  1 drivers
v0x56110e147450_0 .net "sextimm", 31 0, v0x56110e13c4b0_0;  1 drivers
v0x56110e147560_0 .net "wb_PC_PLUS_4", 31 0, v0x56110e13e660_0;  1 drivers
v0x56110e147670_0 .net "wb_alu_result", 31 0, v0x56110e13e370_0;  1 drivers
v0x56110e147780_0 .net "wb_jump", 1 0, v0x56110e13e4c0_0;  1 drivers
v0x56110e147840_0 .net "wb_mem_to_reg", 0 0, v0x56110e13e5a0_0;  1 drivers
v0x56110e147930_0 .net "wb_read_data", 31 0, v0x56110e13e800_0;  1 drivers
v0x56110e147a20_0 .net "wb_reg_write", 0 0, v0x56110e13e8c0_0;  1 drivers
v0x56110e147ac0_0 .net "wb_writereg", 4 0, v0x56110e13e740_0;  1 drivers
v0x56110e147b80_0 .net "write_data", 31 0, v0x56110e13ffc0_0;  1 drivers
v0x56110e147c40_0 .net "write_data_", 31 0, v0x56110e13f890_0;  1 drivers
v0x56110e147d00_0 .net "writereg", 4 0, L_0x56110e158cf0;  1 drivers
L_0x56110e158030 .part v0x56110e13b930_0, 0, 7;
L_0x56110e1580d0 .part v0x56110e13b930_0, 25, 7;
L_0x56110e158250 .part v0x56110e13b930_0, 12, 3;
L_0x56110e158aa0 .part v0x56110e13b930_0, 15, 5;
L_0x56110e158c50 .part v0x56110e13b930_0, 20, 5;
L_0x56110e158cf0 .part v0x56110e13b930_0, 7, 5;
L_0x56110e1593d0 .part v0x56110e1372d0_0, 0, 2;
L_0x56110e159790 .part v0x56110e1372d0_0, 2, 1;
L_0x56110e1598d0 .part v0x56110e13e4c0_0, 1, 1;
S_0x56110e05ef30 .scope module, "m_alu" "alu" 3 316, 4 10 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /INPUT 4 "alu_func"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "check"
P_0x56110e069830 .param/l "DATA_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
v0x56110e117ce0_0 .net "alu_func", 3 0, v0x56110e130130_0;  alias, 1 drivers
v0x56110e0f7320_0 .var "check", 0 0;
v0x56110e113fa0_0 .net "in_a", 31 0, v0x56110e140f20_0;  alias, 1 drivers
v0x56110e0edfb0_0 .net "in_b", 31 0, v0x56110e1417e0_0;  alias, 1 drivers
v0x56110e0f8960_0 .var "result", 31 0;
E_0x56110e0a2260 .event edge, v0x56110e117ce0_0, v0x56110e0f8960_0;
E_0x56110e09fa10 .event edge, v0x56110e117ce0_0, v0x56110e113fa0_0, v0x56110e0edfb0_0;
S_0x56110e12fe20 .scope module, "m_alu_control" "alu_control" 3 250, 5 30 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op"
    .port_info 1 /INPUT 7 "funct7"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /OUTPUT 4 "alu_func"
v0x56110e130030_0 .net *"_s1", 0 0, L_0x56110e159200;  1 drivers
v0x56110e130130_0 .var "alu_func", 3 0;
v0x56110e1301f0_0 .net "alu_op", 1 0, v0x56110e1393d0_0;  alias, 1 drivers
v0x56110e1302c0_0 .net "funct", 3 0, L_0x56110e1592a0;  1 drivers
v0x56110e1303a0_0 .net "funct3", 2 0, v0x56110e139660_0;  alias, 1 drivers
v0x56110e1304d0_0 .net "funct7", 6 0, v0x56110e139750_0;  alias, 1 drivers
E_0x56110e09ff10 .event edge, v0x56110e1301f0_0, v0x56110e1303a0_0, v0x56110e1302c0_0;
L_0x56110e159200 .part v0x56110e139750_0, 5, 1;
L_0x56110e1592a0 .concat [ 3 1 0 0], v0x56110e139660_0, L_0x56110e159200;
S_0x56110e130630 .scope module, "m_branch_control" "branch_control" 3 242, 6 1 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "check"
    .port_info 2 /OUTPUT 1 "taken"
v0x56110e130890_0 .net "branch", 0 0, v0x56110e139570_0;  alias, 1 drivers
v0x56110e130970_0 .net "check", 0 0, v0x56110e0f7320_0;  alias, 1 drivers
v0x56110e130a60_0 .var "taken", 0 0;
E_0x56110e0a0400 .event edge, v0x56110e130890_0, v0x56110e0f7320_0;
S_0x56110e130b70 .scope module, "m_branch_target_adder" "adder" 3 227, 7 1 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /OUTPUT 32 "result"
P_0x56110e130d40 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x56110e130ea0_0 .net "in_a", 31 0, v0x56110e139310_0;  alias, 1 drivers
v0x56110e130fa0_0 .net "in_b", 31 0, v0x56110e13a0b0_0;  alias, 1 drivers
v0x56110e131080_0 .var "result", 31 0;
E_0x56110e11c4a0 .event edge, v0x56110e130ea0_0, v0x56110e130fa0_0;
S_0x56110e1311f0 .scope module, "m_control" "control" 3 139, 8 6 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 2 "jump"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "mem_read"
    .port_info 4 /OUTPUT 1 "mem_to_reg"
    .port_info 5 /OUTPUT 2 "alu_op"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_write"
v0x56110e1315a0_0 .net *"_s10", 9 0, v0x56110e1318e0_0;  1 drivers
v0x56110e1316a0_0 .net "alu_op", 1 0, L_0x56110e158650;  alias, 1 drivers
v0x56110e131780_0 .net "alu_src", 0 0, L_0x56110e1587d0;  alias, 1 drivers
v0x56110e131820_0 .net "branch", 0 0, L_0x56110e158390;  alias, 1 drivers
v0x56110e1318e0_0 .var "controls", 9 0;
v0x56110e131a10_0 .net "jump", 1 0, L_0x56110e1582f0;  alias, 1 drivers
v0x56110e131af0_0 .net "mem_read", 0 0, L_0x56110e158480;  alias, 1 drivers
v0x56110e131bb0_0 .net "mem_to_reg", 0 0, L_0x56110e158520;  alias, 1 drivers
v0x56110e131c70_0 .net "mem_write", 0 0, L_0x56110e1586f0;  alias, 1 drivers
v0x56110e131d30_0 .net "opcode", 6 0, L_0x56110e158030;  alias, 1 drivers
v0x56110e131e10_0 .net "reg_write", 0 0, L_0x56110e158870;  alias, 1 drivers
E_0x56110e131540 .event edge, v0x56110e131d30_0;
L_0x56110e1582f0 .part v0x56110e1318e0_0, 8, 2;
L_0x56110e158390 .part v0x56110e1318e0_0, 7, 1;
L_0x56110e158480 .part v0x56110e1318e0_0, 6, 1;
L_0x56110e158520 .part v0x56110e1318e0_0, 5, 1;
L_0x56110e158650 .part v0x56110e1318e0_0, 3, 2;
L_0x56110e1586f0 .part v0x56110e1318e0_0, 2, 1;
L_0x56110e1587d0 .part v0x56110e1318e0_0, 1, 1;
L_0x56110e158870 .part v0x56110e1318e0_0, 0, 1;
S_0x56110e131ff0 .scope module, "m_data_memory" "data_memory" 3 379, 9 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "mem_write"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 2 "maskmode"
    .port_info 4 /INPUT 1 "sext"
    .port_info 5 /INPUT 32 "address"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read_data"
P_0x56110e132170 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000100000>;
P_0x56110e1321b0 .param/l "MEM_ADDR_SIZE" 0 9 4, +C4<00000000000000000000000000001000>;
v0x56110e132c90_0 .net *"_s0", 2 0, L_0x56110e159510;  1 drivers
L_0x7eff5c1710f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56110e132d90_0 .net *"_s5", 0 0, L_0x7eff5c1710f0;  1 drivers
v0x56110e132e70_0 .net "address", 31 0, v0x56110e1371e0_0;  alias, 1 drivers
v0x56110e132f60_0 .net "address_internal", 7 0, L_0x56110e1596f0;  1 drivers
v0x56110e133040_0 .net "clk", 0 0, v0x56110e147e00_0;  alias, 1 drivers
v0x56110e133150_0 .net "funct3", 3 0, L_0x56110e1595b0;  1 drivers
v0x56110e133230_0 .net "maskmode", 1 0, L_0x56110e1593d0;  alias, 1 drivers
v0x56110e133310 .array "mem_array", 255 0, 31 0;
v0x56110e135be0_0 .net "mem_read", 0 0, v0x56110e137470_0;  alias, 1 drivers
v0x56110e135ca0_0 .net "mem_write", 0 0, v0x56110e1375e0_0;  alias, 1 drivers
v0x56110e135d60_0 .var "read_data", 31 0;
v0x56110e135e40_0 .net "sext", 0 0, L_0x56110e159790;  1 drivers
v0x56110e135f00_0 .net "write_data", 31 0, v0x56110e137ab0_0;  alias, 1 drivers
v0x56110e133310_0 .array/port v0x56110e133310, 0;
E_0x56110e1323b0/0 .event edge, v0x56110e135be0_0, v0x56110e133150_0, v0x56110e132f60_0, v0x56110e133310_0;
v0x56110e133310_1 .array/port v0x56110e133310, 1;
v0x56110e133310_2 .array/port v0x56110e133310, 2;
v0x56110e133310_3 .array/port v0x56110e133310, 3;
v0x56110e133310_4 .array/port v0x56110e133310, 4;
E_0x56110e1323b0/1 .event edge, v0x56110e133310_1, v0x56110e133310_2, v0x56110e133310_3, v0x56110e133310_4;
v0x56110e133310_5 .array/port v0x56110e133310, 5;
v0x56110e133310_6 .array/port v0x56110e133310, 6;
v0x56110e133310_7 .array/port v0x56110e133310, 7;
v0x56110e133310_8 .array/port v0x56110e133310, 8;
E_0x56110e1323b0/2 .event edge, v0x56110e133310_5, v0x56110e133310_6, v0x56110e133310_7, v0x56110e133310_8;
v0x56110e133310_9 .array/port v0x56110e133310, 9;
v0x56110e133310_10 .array/port v0x56110e133310, 10;
v0x56110e133310_11 .array/port v0x56110e133310, 11;
v0x56110e133310_12 .array/port v0x56110e133310, 12;
E_0x56110e1323b0/3 .event edge, v0x56110e133310_9, v0x56110e133310_10, v0x56110e133310_11, v0x56110e133310_12;
v0x56110e133310_13 .array/port v0x56110e133310, 13;
v0x56110e133310_14 .array/port v0x56110e133310, 14;
v0x56110e133310_15 .array/port v0x56110e133310, 15;
v0x56110e133310_16 .array/port v0x56110e133310, 16;
E_0x56110e1323b0/4 .event edge, v0x56110e133310_13, v0x56110e133310_14, v0x56110e133310_15, v0x56110e133310_16;
v0x56110e133310_17 .array/port v0x56110e133310, 17;
v0x56110e133310_18 .array/port v0x56110e133310, 18;
v0x56110e133310_19 .array/port v0x56110e133310, 19;
v0x56110e133310_20 .array/port v0x56110e133310, 20;
E_0x56110e1323b0/5 .event edge, v0x56110e133310_17, v0x56110e133310_18, v0x56110e133310_19, v0x56110e133310_20;
v0x56110e133310_21 .array/port v0x56110e133310, 21;
v0x56110e133310_22 .array/port v0x56110e133310, 22;
v0x56110e133310_23 .array/port v0x56110e133310, 23;
v0x56110e133310_24 .array/port v0x56110e133310, 24;
E_0x56110e1323b0/6 .event edge, v0x56110e133310_21, v0x56110e133310_22, v0x56110e133310_23, v0x56110e133310_24;
v0x56110e133310_25 .array/port v0x56110e133310, 25;
v0x56110e133310_26 .array/port v0x56110e133310, 26;
v0x56110e133310_27 .array/port v0x56110e133310, 27;
v0x56110e133310_28 .array/port v0x56110e133310, 28;
E_0x56110e1323b0/7 .event edge, v0x56110e133310_25, v0x56110e133310_26, v0x56110e133310_27, v0x56110e133310_28;
v0x56110e133310_29 .array/port v0x56110e133310, 29;
v0x56110e133310_30 .array/port v0x56110e133310, 30;
v0x56110e133310_31 .array/port v0x56110e133310, 31;
v0x56110e133310_32 .array/port v0x56110e133310, 32;
E_0x56110e1323b0/8 .event edge, v0x56110e133310_29, v0x56110e133310_30, v0x56110e133310_31, v0x56110e133310_32;
v0x56110e133310_33 .array/port v0x56110e133310, 33;
v0x56110e133310_34 .array/port v0x56110e133310, 34;
v0x56110e133310_35 .array/port v0x56110e133310, 35;
v0x56110e133310_36 .array/port v0x56110e133310, 36;
E_0x56110e1323b0/9 .event edge, v0x56110e133310_33, v0x56110e133310_34, v0x56110e133310_35, v0x56110e133310_36;
v0x56110e133310_37 .array/port v0x56110e133310, 37;
v0x56110e133310_38 .array/port v0x56110e133310, 38;
v0x56110e133310_39 .array/port v0x56110e133310, 39;
v0x56110e133310_40 .array/port v0x56110e133310, 40;
E_0x56110e1323b0/10 .event edge, v0x56110e133310_37, v0x56110e133310_38, v0x56110e133310_39, v0x56110e133310_40;
v0x56110e133310_41 .array/port v0x56110e133310, 41;
v0x56110e133310_42 .array/port v0x56110e133310, 42;
v0x56110e133310_43 .array/port v0x56110e133310, 43;
v0x56110e133310_44 .array/port v0x56110e133310, 44;
E_0x56110e1323b0/11 .event edge, v0x56110e133310_41, v0x56110e133310_42, v0x56110e133310_43, v0x56110e133310_44;
v0x56110e133310_45 .array/port v0x56110e133310, 45;
v0x56110e133310_46 .array/port v0x56110e133310, 46;
v0x56110e133310_47 .array/port v0x56110e133310, 47;
v0x56110e133310_48 .array/port v0x56110e133310, 48;
E_0x56110e1323b0/12 .event edge, v0x56110e133310_45, v0x56110e133310_46, v0x56110e133310_47, v0x56110e133310_48;
v0x56110e133310_49 .array/port v0x56110e133310, 49;
v0x56110e133310_50 .array/port v0x56110e133310, 50;
v0x56110e133310_51 .array/port v0x56110e133310, 51;
v0x56110e133310_52 .array/port v0x56110e133310, 52;
E_0x56110e1323b0/13 .event edge, v0x56110e133310_49, v0x56110e133310_50, v0x56110e133310_51, v0x56110e133310_52;
v0x56110e133310_53 .array/port v0x56110e133310, 53;
v0x56110e133310_54 .array/port v0x56110e133310, 54;
v0x56110e133310_55 .array/port v0x56110e133310, 55;
v0x56110e133310_56 .array/port v0x56110e133310, 56;
E_0x56110e1323b0/14 .event edge, v0x56110e133310_53, v0x56110e133310_54, v0x56110e133310_55, v0x56110e133310_56;
v0x56110e133310_57 .array/port v0x56110e133310, 57;
v0x56110e133310_58 .array/port v0x56110e133310, 58;
v0x56110e133310_59 .array/port v0x56110e133310, 59;
v0x56110e133310_60 .array/port v0x56110e133310, 60;
E_0x56110e1323b0/15 .event edge, v0x56110e133310_57, v0x56110e133310_58, v0x56110e133310_59, v0x56110e133310_60;
v0x56110e133310_61 .array/port v0x56110e133310, 61;
v0x56110e133310_62 .array/port v0x56110e133310, 62;
v0x56110e133310_63 .array/port v0x56110e133310, 63;
v0x56110e133310_64 .array/port v0x56110e133310, 64;
E_0x56110e1323b0/16 .event edge, v0x56110e133310_61, v0x56110e133310_62, v0x56110e133310_63, v0x56110e133310_64;
v0x56110e133310_65 .array/port v0x56110e133310, 65;
v0x56110e133310_66 .array/port v0x56110e133310, 66;
v0x56110e133310_67 .array/port v0x56110e133310, 67;
v0x56110e133310_68 .array/port v0x56110e133310, 68;
E_0x56110e1323b0/17 .event edge, v0x56110e133310_65, v0x56110e133310_66, v0x56110e133310_67, v0x56110e133310_68;
v0x56110e133310_69 .array/port v0x56110e133310, 69;
v0x56110e133310_70 .array/port v0x56110e133310, 70;
v0x56110e133310_71 .array/port v0x56110e133310, 71;
v0x56110e133310_72 .array/port v0x56110e133310, 72;
E_0x56110e1323b0/18 .event edge, v0x56110e133310_69, v0x56110e133310_70, v0x56110e133310_71, v0x56110e133310_72;
v0x56110e133310_73 .array/port v0x56110e133310, 73;
v0x56110e133310_74 .array/port v0x56110e133310, 74;
v0x56110e133310_75 .array/port v0x56110e133310, 75;
v0x56110e133310_76 .array/port v0x56110e133310, 76;
E_0x56110e1323b0/19 .event edge, v0x56110e133310_73, v0x56110e133310_74, v0x56110e133310_75, v0x56110e133310_76;
v0x56110e133310_77 .array/port v0x56110e133310, 77;
v0x56110e133310_78 .array/port v0x56110e133310, 78;
v0x56110e133310_79 .array/port v0x56110e133310, 79;
v0x56110e133310_80 .array/port v0x56110e133310, 80;
E_0x56110e1323b0/20 .event edge, v0x56110e133310_77, v0x56110e133310_78, v0x56110e133310_79, v0x56110e133310_80;
v0x56110e133310_81 .array/port v0x56110e133310, 81;
v0x56110e133310_82 .array/port v0x56110e133310, 82;
v0x56110e133310_83 .array/port v0x56110e133310, 83;
v0x56110e133310_84 .array/port v0x56110e133310, 84;
E_0x56110e1323b0/21 .event edge, v0x56110e133310_81, v0x56110e133310_82, v0x56110e133310_83, v0x56110e133310_84;
v0x56110e133310_85 .array/port v0x56110e133310, 85;
v0x56110e133310_86 .array/port v0x56110e133310, 86;
v0x56110e133310_87 .array/port v0x56110e133310, 87;
v0x56110e133310_88 .array/port v0x56110e133310, 88;
E_0x56110e1323b0/22 .event edge, v0x56110e133310_85, v0x56110e133310_86, v0x56110e133310_87, v0x56110e133310_88;
v0x56110e133310_89 .array/port v0x56110e133310, 89;
v0x56110e133310_90 .array/port v0x56110e133310, 90;
v0x56110e133310_91 .array/port v0x56110e133310, 91;
v0x56110e133310_92 .array/port v0x56110e133310, 92;
E_0x56110e1323b0/23 .event edge, v0x56110e133310_89, v0x56110e133310_90, v0x56110e133310_91, v0x56110e133310_92;
v0x56110e133310_93 .array/port v0x56110e133310, 93;
v0x56110e133310_94 .array/port v0x56110e133310, 94;
v0x56110e133310_95 .array/port v0x56110e133310, 95;
v0x56110e133310_96 .array/port v0x56110e133310, 96;
E_0x56110e1323b0/24 .event edge, v0x56110e133310_93, v0x56110e133310_94, v0x56110e133310_95, v0x56110e133310_96;
v0x56110e133310_97 .array/port v0x56110e133310, 97;
v0x56110e133310_98 .array/port v0x56110e133310, 98;
v0x56110e133310_99 .array/port v0x56110e133310, 99;
v0x56110e133310_100 .array/port v0x56110e133310, 100;
E_0x56110e1323b0/25 .event edge, v0x56110e133310_97, v0x56110e133310_98, v0x56110e133310_99, v0x56110e133310_100;
v0x56110e133310_101 .array/port v0x56110e133310, 101;
v0x56110e133310_102 .array/port v0x56110e133310, 102;
v0x56110e133310_103 .array/port v0x56110e133310, 103;
v0x56110e133310_104 .array/port v0x56110e133310, 104;
E_0x56110e1323b0/26 .event edge, v0x56110e133310_101, v0x56110e133310_102, v0x56110e133310_103, v0x56110e133310_104;
v0x56110e133310_105 .array/port v0x56110e133310, 105;
v0x56110e133310_106 .array/port v0x56110e133310, 106;
v0x56110e133310_107 .array/port v0x56110e133310, 107;
v0x56110e133310_108 .array/port v0x56110e133310, 108;
E_0x56110e1323b0/27 .event edge, v0x56110e133310_105, v0x56110e133310_106, v0x56110e133310_107, v0x56110e133310_108;
v0x56110e133310_109 .array/port v0x56110e133310, 109;
v0x56110e133310_110 .array/port v0x56110e133310, 110;
v0x56110e133310_111 .array/port v0x56110e133310, 111;
v0x56110e133310_112 .array/port v0x56110e133310, 112;
E_0x56110e1323b0/28 .event edge, v0x56110e133310_109, v0x56110e133310_110, v0x56110e133310_111, v0x56110e133310_112;
v0x56110e133310_113 .array/port v0x56110e133310, 113;
v0x56110e133310_114 .array/port v0x56110e133310, 114;
v0x56110e133310_115 .array/port v0x56110e133310, 115;
v0x56110e133310_116 .array/port v0x56110e133310, 116;
E_0x56110e1323b0/29 .event edge, v0x56110e133310_113, v0x56110e133310_114, v0x56110e133310_115, v0x56110e133310_116;
v0x56110e133310_117 .array/port v0x56110e133310, 117;
v0x56110e133310_118 .array/port v0x56110e133310, 118;
v0x56110e133310_119 .array/port v0x56110e133310, 119;
v0x56110e133310_120 .array/port v0x56110e133310, 120;
E_0x56110e1323b0/30 .event edge, v0x56110e133310_117, v0x56110e133310_118, v0x56110e133310_119, v0x56110e133310_120;
v0x56110e133310_121 .array/port v0x56110e133310, 121;
v0x56110e133310_122 .array/port v0x56110e133310, 122;
v0x56110e133310_123 .array/port v0x56110e133310, 123;
v0x56110e133310_124 .array/port v0x56110e133310, 124;
E_0x56110e1323b0/31 .event edge, v0x56110e133310_121, v0x56110e133310_122, v0x56110e133310_123, v0x56110e133310_124;
v0x56110e133310_125 .array/port v0x56110e133310, 125;
v0x56110e133310_126 .array/port v0x56110e133310, 126;
v0x56110e133310_127 .array/port v0x56110e133310, 127;
v0x56110e133310_128 .array/port v0x56110e133310, 128;
E_0x56110e1323b0/32 .event edge, v0x56110e133310_125, v0x56110e133310_126, v0x56110e133310_127, v0x56110e133310_128;
v0x56110e133310_129 .array/port v0x56110e133310, 129;
v0x56110e133310_130 .array/port v0x56110e133310, 130;
v0x56110e133310_131 .array/port v0x56110e133310, 131;
v0x56110e133310_132 .array/port v0x56110e133310, 132;
E_0x56110e1323b0/33 .event edge, v0x56110e133310_129, v0x56110e133310_130, v0x56110e133310_131, v0x56110e133310_132;
v0x56110e133310_133 .array/port v0x56110e133310, 133;
v0x56110e133310_134 .array/port v0x56110e133310, 134;
v0x56110e133310_135 .array/port v0x56110e133310, 135;
v0x56110e133310_136 .array/port v0x56110e133310, 136;
E_0x56110e1323b0/34 .event edge, v0x56110e133310_133, v0x56110e133310_134, v0x56110e133310_135, v0x56110e133310_136;
v0x56110e133310_137 .array/port v0x56110e133310, 137;
v0x56110e133310_138 .array/port v0x56110e133310, 138;
v0x56110e133310_139 .array/port v0x56110e133310, 139;
v0x56110e133310_140 .array/port v0x56110e133310, 140;
E_0x56110e1323b0/35 .event edge, v0x56110e133310_137, v0x56110e133310_138, v0x56110e133310_139, v0x56110e133310_140;
v0x56110e133310_141 .array/port v0x56110e133310, 141;
v0x56110e133310_142 .array/port v0x56110e133310, 142;
v0x56110e133310_143 .array/port v0x56110e133310, 143;
v0x56110e133310_144 .array/port v0x56110e133310, 144;
E_0x56110e1323b0/36 .event edge, v0x56110e133310_141, v0x56110e133310_142, v0x56110e133310_143, v0x56110e133310_144;
v0x56110e133310_145 .array/port v0x56110e133310, 145;
v0x56110e133310_146 .array/port v0x56110e133310, 146;
v0x56110e133310_147 .array/port v0x56110e133310, 147;
v0x56110e133310_148 .array/port v0x56110e133310, 148;
E_0x56110e1323b0/37 .event edge, v0x56110e133310_145, v0x56110e133310_146, v0x56110e133310_147, v0x56110e133310_148;
v0x56110e133310_149 .array/port v0x56110e133310, 149;
v0x56110e133310_150 .array/port v0x56110e133310, 150;
v0x56110e133310_151 .array/port v0x56110e133310, 151;
v0x56110e133310_152 .array/port v0x56110e133310, 152;
E_0x56110e1323b0/38 .event edge, v0x56110e133310_149, v0x56110e133310_150, v0x56110e133310_151, v0x56110e133310_152;
v0x56110e133310_153 .array/port v0x56110e133310, 153;
v0x56110e133310_154 .array/port v0x56110e133310, 154;
v0x56110e133310_155 .array/port v0x56110e133310, 155;
v0x56110e133310_156 .array/port v0x56110e133310, 156;
E_0x56110e1323b0/39 .event edge, v0x56110e133310_153, v0x56110e133310_154, v0x56110e133310_155, v0x56110e133310_156;
v0x56110e133310_157 .array/port v0x56110e133310, 157;
v0x56110e133310_158 .array/port v0x56110e133310, 158;
v0x56110e133310_159 .array/port v0x56110e133310, 159;
v0x56110e133310_160 .array/port v0x56110e133310, 160;
E_0x56110e1323b0/40 .event edge, v0x56110e133310_157, v0x56110e133310_158, v0x56110e133310_159, v0x56110e133310_160;
v0x56110e133310_161 .array/port v0x56110e133310, 161;
v0x56110e133310_162 .array/port v0x56110e133310, 162;
v0x56110e133310_163 .array/port v0x56110e133310, 163;
v0x56110e133310_164 .array/port v0x56110e133310, 164;
E_0x56110e1323b0/41 .event edge, v0x56110e133310_161, v0x56110e133310_162, v0x56110e133310_163, v0x56110e133310_164;
v0x56110e133310_165 .array/port v0x56110e133310, 165;
v0x56110e133310_166 .array/port v0x56110e133310, 166;
v0x56110e133310_167 .array/port v0x56110e133310, 167;
v0x56110e133310_168 .array/port v0x56110e133310, 168;
E_0x56110e1323b0/42 .event edge, v0x56110e133310_165, v0x56110e133310_166, v0x56110e133310_167, v0x56110e133310_168;
v0x56110e133310_169 .array/port v0x56110e133310, 169;
v0x56110e133310_170 .array/port v0x56110e133310, 170;
v0x56110e133310_171 .array/port v0x56110e133310, 171;
v0x56110e133310_172 .array/port v0x56110e133310, 172;
E_0x56110e1323b0/43 .event edge, v0x56110e133310_169, v0x56110e133310_170, v0x56110e133310_171, v0x56110e133310_172;
v0x56110e133310_173 .array/port v0x56110e133310, 173;
v0x56110e133310_174 .array/port v0x56110e133310, 174;
v0x56110e133310_175 .array/port v0x56110e133310, 175;
v0x56110e133310_176 .array/port v0x56110e133310, 176;
E_0x56110e1323b0/44 .event edge, v0x56110e133310_173, v0x56110e133310_174, v0x56110e133310_175, v0x56110e133310_176;
v0x56110e133310_177 .array/port v0x56110e133310, 177;
v0x56110e133310_178 .array/port v0x56110e133310, 178;
v0x56110e133310_179 .array/port v0x56110e133310, 179;
v0x56110e133310_180 .array/port v0x56110e133310, 180;
E_0x56110e1323b0/45 .event edge, v0x56110e133310_177, v0x56110e133310_178, v0x56110e133310_179, v0x56110e133310_180;
v0x56110e133310_181 .array/port v0x56110e133310, 181;
v0x56110e133310_182 .array/port v0x56110e133310, 182;
v0x56110e133310_183 .array/port v0x56110e133310, 183;
v0x56110e133310_184 .array/port v0x56110e133310, 184;
E_0x56110e1323b0/46 .event edge, v0x56110e133310_181, v0x56110e133310_182, v0x56110e133310_183, v0x56110e133310_184;
v0x56110e133310_185 .array/port v0x56110e133310, 185;
v0x56110e133310_186 .array/port v0x56110e133310, 186;
v0x56110e133310_187 .array/port v0x56110e133310, 187;
v0x56110e133310_188 .array/port v0x56110e133310, 188;
E_0x56110e1323b0/47 .event edge, v0x56110e133310_185, v0x56110e133310_186, v0x56110e133310_187, v0x56110e133310_188;
v0x56110e133310_189 .array/port v0x56110e133310, 189;
v0x56110e133310_190 .array/port v0x56110e133310, 190;
v0x56110e133310_191 .array/port v0x56110e133310, 191;
v0x56110e133310_192 .array/port v0x56110e133310, 192;
E_0x56110e1323b0/48 .event edge, v0x56110e133310_189, v0x56110e133310_190, v0x56110e133310_191, v0x56110e133310_192;
v0x56110e133310_193 .array/port v0x56110e133310, 193;
v0x56110e133310_194 .array/port v0x56110e133310, 194;
v0x56110e133310_195 .array/port v0x56110e133310, 195;
v0x56110e133310_196 .array/port v0x56110e133310, 196;
E_0x56110e1323b0/49 .event edge, v0x56110e133310_193, v0x56110e133310_194, v0x56110e133310_195, v0x56110e133310_196;
v0x56110e133310_197 .array/port v0x56110e133310, 197;
v0x56110e133310_198 .array/port v0x56110e133310, 198;
v0x56110e133310_199 .array/port v0x56110e133310, 199;
v0x56110e133310_200 .array/port v0x56110e133310, 200;
E_0x56110e1323b0/50 .event edge, v0x56110e133310_197, v0x56110e133310_198, v0x56110e133310_199, v0x56110e133310_200;
v0x56110e133310_201 .array/port v0x56110e133310, 201;
v0x56110e133310_202 .array/port v0x56110e133310, 202;
v0x56110e133310_203 .array/port v0x56110e133310, 203;
v0x56110e133310_204 .array/port v0x56110e133310, 204;
E_0x56110e1323b0/51 .event edge, v0x56110e133310_201, v0x56110e133310_202, v0x56110e133310_203, v0x56110e133310_204;
v0x56110e133310_205 .array/port v0x56110e133310, 205;
v0x56110e133310_206 .array/port v0x56110e133310, 206;
v0x56110e133310_207 .array/port v0x56110e133310, 207;
v0x56110e133310_208 .array/port v0x56110e133310, 208;
E_0x56110e1323b0/52 .event edge, v0x56110e133310_205, v0x56110e133310_206, v0x56110e133310_207, v0x56110e133310_208;
v0x56110e133310_209 .array/port v0x56110e133310, 209;
v0x56110e133310_210 .array/port v0x56110e133310, 210;
v0x56110e133310_211 .array/port v0x56110e133310, 211;
v0x56110e133310_212 .array/port v0x56110e133310, 212;
E_0x56110e1323b0/53 .event edge, v0x56110e133310_209, v0x56110e133310_210, v0x56110e133310_211, v0x56110e133310_212;
v0x56110e133310_213 .array/port v0x56110e133310, 213;
v0x56110e133310_214 .array/port v0x56110e133310, 214;
v0x56110e133310_215 .array/port v0x56110e133310, 215;
v0x56110e133310_216 .array/port v0x56110e133310, 216;
E_0x56110e1323b0/54 .event edge, v0x56110e133310_213, v0x56110e133310_214, v0x56110e133310_215, v0x56110e133310_216;
v0x56110e133310_217 .array/port v0x56110e133310, 217;
v0x56110e133310_218 .array/port v0x56110e133310, 218;
v0x56110e133310_219 .array/port v0x56110e133310, 219;
v0x56110e133310_220 .array/port v0x56110e133310, 220;
E_0x56110e1323b0/55 .event edge, v0x56110e133310_217, v0x56110e133310_218, v0x56110e133310_219, v0x56110e133310_220;
v0x56110e133310_221 .array/port v0x56110e133310, 221;
v0x56110e133310_222 .array/port v0x56110e133310, 222;
v0x56110e133310_223 .array/port v0x56110e133310, 223;
v0x56110e133310_224 .array/port v0x56110e133310, 224;
E_0x56110e1323b0/56 .event edge, v0x56110e133310_221, v0x56110e133310_222, v0x56110e133310_223, v0x56110e133310_224;
v0x56110e133310_225 .array/port v0x56110e133310, 225;
v0x56110e133310_226 .array/port v0x56110e133310, 226;
v0x56110e133310_227 .array/port v0x56110e133310, 227;
v0x56110e133310_228 .array/port v0x56110e133310, 228;
E_0x56110e1323b0/57 .event edge, v0x56110e133310_225, v0x56110e133310_226, v0x56110e133310_227, v0x56110e133310_228;
v0x56110e133310_229 .array/port v0x56110e133310, 229;
v0x56110e133310_230 .array/port v0x56110e133310, 230;
v0x56110e133310_231 .array/port v0x56110e133310, 231;
v0x56110e133310_232 .array/port v0x56110e133310, 232;
E_0x56110e1323b0/58 .event edge, v0x56110e133310_229, v0x56110e133310_230, v0x56110e133310_231, v0x56110e133310_232;
v0x56110e133310_233 .array/port v0x56110e133310, 233;
v0x56110e133310_234 .array/port v0x56110e133310, 234;
v0x56110e133310_235 .array/port v0x56110e133310, 235;
v0x56110e133310_236 .array/port v0x56110e133310, 236;
E_0x56110e1323b0/59 .event edge, v0x56110e133310_233, v0x56110e133310_234, v0x56110e133310_235, v0x56110e133310_236;
v0x56110e133310_237 .array/port v0x56110e133310, 237;
v0x56110e133310_238 .array/port v0x56110e133310, 238;
v0x56110e133310_239 .array/port v0x56110e133310, 239;
v0x56110e133310_240 .array/port v0x56110e133310, 240;
E_0x56110e1323b0/60 .event edge, v0x56110e133310_237, v0x56110e133310_238, v0x56110e133310_239, v0x56110e133310_240;
v0x56110e133310_241 .array/port v0x56110e133310, 241;
v0x56110e133310_242 .array/port v0x56110e133310, 242;
v0x56110e133310_243 .array/port v0x56110e133310, 243;
v0x56110e133310_244 .array/port v0x56110e133310, 244;
E_0x56110e1323b0/61 .event edge, v0x56110e133310_241, v0x56110e133310_242, v0x56110e133310_243, v0x56110e133310_244;
v0x56110e133310_245 .array/port v0x56110e133310, 245;
v0x56110e133310_246 .array/port v0x56110e133310, 246;
v0x56110e133310_247 .array/port v0x56110e133310, 247;
v0x56110e133310_248 .array/port v0x56110e133310, 248;
E_0x56110e1323b0/62 .event edge, v0x56110e133310_245, v0x56110e133310_246, v0x56110e133310_247, v0x56110e133310_248;
v0x56110e133310_249 .array/port v0x56110e133310, 249;
v0x56110e133310_250 .array/port v0x56110e133310, 250;
v0x56110e133310_251 .array/port v0x56110e133310, 251;
v0x56110e133310_252 .array/port v0x56110e133310, 252;
E_0x56110e1323b0/63 .event edge, v0x56110e133310_249, v0x56110e133310_250, v0x56110e133310_251, v0x56110e133310_252;
v0x56110e133310_253 .array/port v0x56110e133310, 253;
v0x56110e133310_254 .array/port v0x56110e133310, 254;
v0x56110e133310_255 .array/port v0x56110e133310, 255;
E_0x56110e1323b0/64 .event edge, v0x56110e133310_253, v0x56110e133310_254, v0x56110e133310_255;
E_0x56110e1323b0 .event/or E_0x56110e1323b0/0, E_0x56110e1323b0/1, E_0x56110e1323b0/2, E_0x56110e1323b0/3, E_0x56110e1323b0/4, E_0x56110e1323b0/5, E_0x56110e1323b0/6, E_0x56110e1323b0/7, E_0x56110e1323b0/8, E_0x56110e1323b0/9, E_0x56110e1323b0/10, E_0x56110e1323b0/11, E_0x56110e1323b0/12, E_0x56110e1323b0/13, E_0x56110e1323b0/14, E_0x56110e1323b0/15, E_0x56110e1323b0/16, E_0x56110e1323b0/17, E_0x56110e1323b0/18, E_0x56110e1323b0/19, E_0x56110e1323b0/20, E_0x56110e1323b0/21, E_0x56110e1323b0/22, E_0x56110e1323b0/23, E_0x56110e1323b0/24, E_0x56110e1323b0/25, E_0x56110e1323b0/26, E_0x56110e1323b0/27, E_0x56110e1323b0/28, E_0x56110e1323b0/29, E_0x56110e1323b0/30, E_0x56110e1323b0/31, E_0x56110e1323b0/32, E_0x56110e1323b0/33, E_0x56110e1323b0/34, E_0x56110e1323b0/35, E_0x56110e1323b0/36, E_0x56110e1323b0/37, E_0x56110e1323b0/38, E_0x56110e1323b0/39, E_0x56110e1323b0/40, E_0x56110e1323b0/41, E_0x56110e1323b0/42, E_0x56110e1323b0/43, E_0x56110e1323b0/44, E_0x56110e1323b0/45, E_0x56110e1323b0/46, E_0x56110e1323b0/47, E_0x56110e1323b0/48, E_0x56110e1323b0/49, E_0x56110e1323b0/50, E_0x56110e1323b0/51, E_0x56110e1323b0/52, E_0x56110e1323b0/53, E_0x56110e1323b0/54, E_0x56110e1323b0/55, E_0x56110e1323b0/56, E_0x56110e1323b0/57, E_0x56110e1323b0/58, E_0x56110e1323b0/59, E_0x56110e1323b0/60, E_0x56110e1323b0/61, E_0x56110e1323b0/62, E_0x56110e1323b0/63, E_0x56110e1323b0/64;
E_0x56110e132c30 .event negedge, v0x56110e133040_0;
L_0x56110e159510 .concat [ 2 1 0 0], L_0x56110e1593d0, L_0x56110e159790;
L_0x56110e1595b0 .concat [ 3 1 0 0], L_0x56110e159510, L_0x7eff5c1710f0;
L_0x56110e1596f0 .part v0x56110e1371e0_0, 2, 8;
S_0x56110e1360e0 .scope module, "m_exmem_reg" "exmem_reg" 3 327, 10 4 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "ex_pc_plus_4"
    .port_info 2 /INPUT 32 "ex_pc_target"
    .port_info 3 /INPUT 1 "ex_taken"
    .port_info 4 /INPUT 1 "ex_memread"
    .port_info 5 /INPUT 1 "ex_memwrite"
    .port_info 6 /INPUT 2 "ex_jump"
    .port_info 7 /INPUT 1 "ex_memtoreg"
    .port_info 8 /INPUT 1 "ex_regwrite"
    .port_info 9 /INPUT 32 "ex_alu_result"
    .port_info 10 /INPUT 32 "ex_writedata"
    .port_info 11 /INPUT 3 "ex_funct3"
    .port_info 12 /INPUT 5 "ex_rd"
    .port_info 13 /OUTPUT 32 "mem_pc_plus_4"
    .port_info 14 /OUTPUT 32 "mem_pc_target"
    .port_info 15 /OUTPUT 1 "mem_taken"
    .port_info 16 /OUTPUT 1 "mem_memread"
    .port_info 17 /OUTPUT 1 "mem_memwrite"
    .port_info 18 /OUTPUT 2 "mem_jump"
    .port_info 19 /OUTPUT 1 "mem_memtoreg"
    .port_info 20 /OUTPUT 1 "mem_regwrite"
    .port_info 21 /OUTPUT 32 "mem_alu_result"
    .port_info 22 /OUTPUT 32 "mem_writedata"
    .port_info 23 /OUTPUT 3 "mem_funct3"
    .port_info 24 /OUTPUT 5 "mem_rd"
P_0x56110e136260 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
v0x56110e136740_0 .net "clk", 0 0, v0x56110e147e00_0;  alias, 1 drivers
v0x56110e136830_0 .net "ex_alu_result", 31 0, v0x56110e0f8960_0;  alias, 1 drivers
v0x56110e136900_0 .net "ex_funct3", 2 0, v0x56110e139660_0;  alias, 1 drivers
v0x56110e136a00_0 .net "ex_jump", 1 0, v0x56110e1397f0_0;  alias, 1 drivers
v0x56110e136aa0_0 .net "ex_memread", 0 0, v0x56110e1398c0_0;  alias, 1 drivers
v0x56110e136bb0_0 .net "ex_memtoreg", 0 0, v0x56110e139990_0;  alias, 1 drivers
v0x56110e136c70_0 .net "ex_memwrite", 0 0, v0x56110e139a60_0;  alias, 1 drivers
v0x56110e136d30_0 .net "ex_pc_plus_4", 31 0, v0x56110e139b30_0;  alias, 1 drivers
v0x56110e136e10_0 .net "ex_pc_target", 31 0, v0x56110e131080_0;  alias, 1 drivers
v0x56110e136ed0_0 .net "ex_rd", 4 0, v0x56110e139c00_0;  alias, 1 drivers
v0x56110e136f90_0 .net "ex_regwrite", 0 0, v0x56110e139e40_0;  alias, 1 drivers
v0x56110e137050_0 .net "ex_taken", 0 0, v0x56110e130a60_0;  alias, 1 drivers
v0x56110e137120_0 .net "ex_writedata", 31 0, v0x56110e139d70_0;  alias, 1 drivers
v0x56110e1371e0_0 .var "mem_alu_result", 31 0;
v0x56110e1372d0_0 .var "mem_funct3", 2 0;
v0x56110e137390_0 .var "mem_jump", 1 0;
v0x56110e137470_0 .var "mem_memread", 0 0;
v0x56110e137540_0 .var "mem_memtoreg", 0 0;
v0x56110e1375e0_0 .var "mem_memwrite", 0 0;
v0x56110e1376b0_0 .var "mem_pc_plus_4", 31 0;
v0x56110e137770_0 .var "mem_pc_target", 31 0;
v0x56110e137850_0 .var "mem_rd", 4 0;
v0x56110e137930_0 .var "mem_regwrite", 0 0;
v0x56110e1379f0_0 .var "mem_taken", 0 0;
v0x56110e137ab0_0 .var "mem_writedata", 31 0;
E_0x56110e1366c0 .event posedge, v0x56110e133040_0;
S_0x56110e137f70 .scope module, "m_forwarding" "forwarding" 3 281, 11 8 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_ex"
    .port_info 1 /INPUT 5 "rs2_ex"
    .port_info 2 /INPUT 5 "rd_mem"
    .port_info 3 /INPUT 5 "rd_wb"
    .port_info 4 /INPUT 1 "mem_reg_write"
    .port_info 5 /INPUT 1 "wb_reg_write"
    .port_info 6 /OUTPUT 2 "forwarding_1"
    .port_info 7 /OUTPUT 2 "forwarding_2"
v0x56110e1381e0_0 .var "forwarding_1", 1 0;
v0x56110e1382e0_0 .var "forwarding_2", 1 0;
v0x56110e1383c0_0 .net "mem_reg_write", 0 0, v0x56110e137930_0;  alias, 1 drivers
v0x56110e1384c0_0 .net "rd_mem", 4 0, v0x56110e137850_0;  alias, 1 drivers
v0x56110e138590_0 .net "rd_wb", 4 0, v0x56110e13e740_0;  alias, 1 drivers
v0x56110e138680_0 .net "rs1_ex", 4 0, v0x56110e139f10_0;  alias, 1 drivers
v0x56110e138760_0 .net "rs2_ex", 4 0, v0x56110e139fe0_0;  alias, 1 drivers
v0x56110e138840_0 .net "wb_reg_write", 0 0, v0x56110e13e8c0_0;  alias, 1 drivers
E_0x56110e138140/0 .event edge, v0x56110e138680_0, v0x56110e137850_0, v0x56110e137930_0, v0x56110e138590_0;
E_0x56110e138140/1 .event edge, v0x56110e138840_0, v0x56110e138760_0;
E_0x56110e138140 .event/or E_0x56110e138140/0, E_0x56110e138140/1;
S_0x56110e138a50 .scope module, "m_hazard" "hazard" 3 93, 12 8 0, S_0x56110e1105f0;
 .timescale 0 0;
S_0x56110e138bd0 .scope module, "m_idex_reg" "idex_reg" 3 180, 13 5 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "id_PC"
    .port_info 2 /INPUT 32 "id_pc_plus_4"
    .port_info 3 /INPUT 2 "id_jump"
    .port_info 4 /INPUT 1 "id_branch"
    .port_info 5 /INPUT 2 "id_aluop"
    .port_info 6 /INPUT 1 "id_alusrc"
    .port_info 7 /INPUT 1 "id_memread"
    .port_info 8 /INPUT 1 "id_memwrite"
    .port_info 9 /INPUT 1 "id_memtoreg"
    .port_info 10 /INPUT 1 "id_regwrite"
    .port_info 11 /INPUT 32 "id_sextimm"
    .port_info 12 /INPUT 7 "id_funct7"
    .port_info 13 /INPUT 3 "id_funct3"
    .port_info 14 /INPUT 32 "id_readdata1"
    .port_info 15 /INPUT 32 "id_readdata2"
    .port_info 16 /INPUT 5 "id_rs1"
    .port_info 17 /INPUT 5 "id_rs2"
    .port_info 18 /INPUT 5 "id_rd"
    .port_info 19 /OUTPUT 32 "ex_PC"
    .port_info 20 /OUTPUT 32 "ex_pc_plus_4"
    .port_info 21 /OUTPUT 1 "ex_branch"
    .port_info 22 /OUTPUT 2 "ex_aluop"
    .port_info 23 /OUTPUT 1 "ex_alusrc"
    .port_info 24 /OUTPUT 2 "ex_jump"
    .port_info 25 /OUTPUT 1 "ex_memread"
    .port_info 26 /OUTPUT 1 "ex_memwrite"
    .port_info 27 /OUTPUT 1 "ex_memtoreg"
    .port_info 28 /OUTPUT 1 "ex_regwrite"
    .port_info 29 /OUTPUT 32 "ex_sextimm"
    .port_info 30 /OUTPUT 7 "ex_funct7"
    .port_info 31 /OUTPUT 3 "ex_funct3"
    .port_info 32 /OUTPUT 32 "ex_readdata1"
    .port_info 33 /OUTPUT 32 "ex_readdata2"
    .port_info 34 /OUTPUT 5 "ex_rs1"
    .port_info 35 /OUTPUT 5 "ex_rs2"
    .port_info 36 /OUTPUT 5 "ex_rd"
P_0x56110e138d50 .param/l "DATA_WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x56110e139200_0 .net "clk", 0 0, v0x56110e147e00_0;  alias, 1 drivers
v0x56110e139310_0 .var "ex_PC", 31 0;
v0x56110e1393d0_0 .var "ex_aluop", 1 0;
v0x56110e1394d0_0 .var "ex_alusrc", 0 0;
v0x56110e139570_0 .var "ex_branch", 0 0;
v0x56110e139660_0 .var "ex_funct3", 2 0;
v0x56110e139750_0 .var "ex_funct7", 6 0;
v0x56110e1397f0_0 .var "ex_jump", 1 0;
v0x56110e1398c0_0 .var "ex_memread", 0 0;
v0x56110e139990_0 .var "ex_memtoreg", 0 0;
v0x56110e139a60_0 .var "ex_memwrite", 0 0;
v0x56110e139b30_0 .var "ex_pc_plus_4", 31 0;
v0x56110e139c00_0 .var "ex_rd", 4 0;
v0x56110e139cd0_0 .var "ex_readdata1", 31 0;
v0x56110e139d70_0 .var "ex_readdata2", 31 0;
v0x56110e139e40_0 .var "ex_regwrite", 0 0;
v0x56110e139f10_0 .var "ex_rs1", 4 0;
v0x56110e139fe0_0 .var "ex_rs2", 4 0;
v0x56110e13a0b0_0 .var "ex_sextimm", 31 0;
v0x56110e13a180_0 .net "id_PC", 31 0, v0x56110e13b840_0;  alias, 1 drivers
v0x56110e13a220_0 .net "id_aluop", 1 0, L_0x56110e158650;  alias, 1 drivers
v0x56110e13a2f0_0 .net "id_alusrc", 0 0, L_0x56110e1587d0;  alias, 1 drivers
v0x56110e13a3c0_0 .net "id_branch", 0 0, L_0x56110e158390;  alias, 1 drivers
v0x56110e13a490_0 .net "id_funct3", 2 0, L_0x56110e158250;  alias, 1 drivers
v0x56110e13a530_0 .net "id_funct7", 6 0, L_0x56110e1580d0;  alias, 1 drivers
v0x56110e13a5f0_0 .net "id_jump", 1 0, L_0x56110e1582f0;  alias, 1 drivers
v0x56110e13a6e0_0 .net "id_memread", 0 0, L_0x56110e158480;  alias, 1 drivers
v0x56110e13a7b0_0 .net "id_memtoreg", 0 0, L_0x56110e158520;  alias, 1 drivers
v0x56110e13a880_0 .net "id_memwrite", 0 0, L_0x56110e1586f0;  alias, 1 drivers
v0x56110e13a950_0 .net "id_pc_plus_4", 31 0, v0x56110e13ba00_0;  alias, 1 drivers
v0x56110e13a9f0_0 .net "id_rd", 4 0, L_0x56110e158cf0;  alias, 1 drivers
v0x56110e13aa90_0 .net "id_readdata1", 31 0, L_0x56110e09f530;  alias, 1 drivers
v0x56110e13ab70_0 .net "id_readdata2", 31 0, L_0x56110e159140;  alias, 1 drivers
v0x56110e13ac50_0 .net "id_regwrite", 0 0, L_0x56110e158870;  alias, 1 drivers
v0x56110e13ad20_0 .net "id_rs1", 4 0, L_0x56110e158aa0;  alias, 1 drivers
v0x56110e13ade0_0 .net "id_rs2", 4 0, L_0x56110e158c50;  alias, 1 drivers
v0x56110e13aec0_0 .net "id_sextimm", 31 0, v0x56110e13c4b0_0;  alias, 1 drivers
S_0x56110e13b440 .scope module, "m_ifid_reg" "ifid_reg" 3 75, 14 5 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "if_PC"
    .port_info 2 /INPUT 32 "if_pc_plus_4"
    .port_info 3 /INPUT 32 "if_instruction"
    .port_info 4 /OUTPUT 32 "id_PC"
    .port_info 5 /OUTPUT 32 "id_pc_plus_4"
    .port_info 6 /OUTPUT 32 "id_instruction"
P_0x56110e13b5c0 .param/l "DATA_WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v0x56110e13b780_0 .net "clk", 0 0, v0x56110e147e00_0;  alias, 1 drivers
v0x56110e13b840_0 .var "id_PC", 31 0;
v0x56110e13b930_0 .var "id_instruction", 31 0;
v0x56110e13ba00_0 .var "id_pc_plus_4", 31 0;
v0x56110e13baf0_0 .net "if_PC", 31 0, v0x56110e1433f0_0;  1 drivers
v0x56110e13bc00_0 .net "if_instruction", 31 0, v0x56110e13d7b0_0;  alias, 1 drivers
v0x56110e13bce0_0 .net "if_pc_plus_4", 31 0, v0x56110e141f90_0;  alias, 1 drivers
S_0x56110e13bee0 .scope module, "m_immediate_generator" "immediate_generator" 3 153, 15 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "sextimm"
P_0x56110e13c0b0 .param/l "DATA_WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x56110e13c1f0_0 .net "funct3", 2 0, L_0x56110e158a00;  1 drivers
v0x56110e13c2f0_0 .net "instruction", 31 0, v0x56110e13b930_0;  alias, 1 drivers
v0x56110e13c3e0_0 .net "opcode", 6 0, L_0x56110e158960;  1 drivers
v0x56110e13c4b0_0 .var "sextimm", 31 0;
E_0x56110e13c170 .event edge, v0x56110e13c3e0_0, v0x56110e13b930_0, v0x56110e13c1f0_0;
L_0x56110e158960 .part v0x56110e13b930_0, 0, 7;
L_0x56110e158a00 .part v0x56110e13b930_0, 12, 3;
S_0x56110e13c5e0 .scope module, "m_instruction_memory" "instruction_memory" 3 68, 16 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instruction"
P_0x56110e138df0 .param/l "DATA_WIDTH" 0 16 4, +C4<00000000000000000000000000100000>;
P_0x56110e138e30 .param/l "NUM_INSTS" 1 16 10, +C4<00000000000000000000000001000000>;
v0x56110e13cbf0_0 .net "address", 31 0, v0x56110e1433f0_0;  alias, 1 drivers
v0x56110e13cd00 .array "inst_memory", 63 0, 31 0;
v0x56110e13d7b0_0 .var "instruction", 31 0;
v0x56110e13cd00_0 .array/port v0x56110e13cd00, 0;
v0x56110e13cd00_1 .array/port v0x56110e13cd00, 1;
v0x56110e13cd00_2 .array/port v0x56110e13cd00, 2;
E_0x56110e13c980/0 .event edge, v0x56110e13baf0_0, v0x56110e13cd00_0, v0x56110e13cd00_1, v0x56110e13cd00_2;
v0x56110e13cd00_3 .array/port v0x56110e13cd00, 3;
v0x56110e13cd00_4 .array/port v0x56110e13cd00, 4;
v0x56110e13cd00_5 .array/port v0x56110e13cd00, 5;
v0x56110e13cd00_6 .array/port v0x56110e13cd00, 6;
E_0x56110e13c980/1 .event edge, v0x56110e13cd00_3, v0x56110e13cd00_4, v0x56110e13cd00_5, v0x56110e13cd00_6;
v0x56110e13cd00_7 .array/port v0x56110e13cd00, 7;
v0x56110e13cd00_8 .array/port v0x56110e13cd00, 8;
v0x56110e13cd00_9 .array/port v0x56110e13cd00, 9;
v0x56110e13cd00_10 .array/port v0x56110e13cd00, 10;
E_0x56110e13c980/2 .event edge, v0x56110e13cd00_7, v0x56110e13cd00_8, v0x56110e13cd00_9, v0x56110e13cd00_10;
v0x56110e13cd00_11 .array/port v0x56110e13cd00, 11;
v0x56110e13cd00_12 .array/port v0x56110e13cd00, 12;
v0x56110e13cd00_13 .array/port v0x56110e13cd00, 13;
v0x56110e13cd00_14 .array/port v0x56110e13cd00, 14;
E_0x56110e13c980/3 .event edge, v0x56110e13cd00_11, v0x56110e13cd00_12, v0x56110e13cd00_13, v0x56110e13cd00_14;
v0x56110e13cd00_15 .array/port v0x56110e13cd00, 15;
v0x56110e13cd00_16 .array/port v0x56110e13cd00, 16;
v0x56110e13cd00_17 .array/port v0x56110e13cd00, 17;
v0x56110e13cd00_18 .array/port v0x56110e13cd00, 18;
E_0x56110e13c980/4 .event edge, v0x56110e13cd00_15, v0x56110e13cd00_16, v0x56110e13cd00_17, v0x56110e13cd00_18;
v0x56110e13cd00_19 .array/port v0x56110e13cd00, 19;
v0x56110e13cd00_20 .array/port v0x56110e13cd00, 20;
v0x56110e13cd00_21 .array/port v0x56110e13cd00, 21;
v0x56110e13cd00_22 .array/port v0x56110e13cd00, 22;
E_0x56110e13c980/5 .event edge, v0x56110e13cd00_19, v0x56110e13cd00_20, v0x56110e13cd00_21, v0x56110e13cd00_22;
v0x56110e13cd00_23 .array/port v0x56110e13cd00, 23;
v0x56110e13cd00_24 .array/port v0x56110e13cd00, 24;
v0x56110e13cd00_25 .array/port v0x56110e13cd00, 25;
v0x56110e13cd00_26 .array/port v0x56110e13cd00, 26;
E_0x56110e13c980/6 .event edge, v0x56110e13cd00_23, v0x56110e13cd00_24, v0x56110e13cd00_25, v0x56110e13cd00_26;
v0x56110e13cd00_27 .array/port v0x56110e13cd00, 27;
v0x56110e13cd00_28 .array/port v0x56110e13cd00, 28;
v0x56110e13cd00_29 .array/port v0x56110e13cd00, 29;
v0x56110e13cd00_30 .array/port v0x56110e13cd00, 30;
E_0x56110e13c980/7 .event edge, v0x56110e13cd00_27, v0x56110e13cd00_28, v0x56110e13cd00_29, v0x56110e13cd00_30;
v0x56110e13cd00_31 .array/port v0x56110e13cd00, 31;
v0x56110e13cd00_32 .array/port v0x56110e13cd00, 32;
v0x56110e13cd00_33 .array/port v0x56110e13cd00, 33;
v0x56110e13cd00_34 .array/port v0x56110e13cd00, 34;
E_0x56110e13c980/8 .event edge, v0x56110e13cd00_31, v0x56110e13cd00_32, v0x56110e13cd00_33, v0x56110e13cd00_34;
v0x56110e13cd00_35 .array/port v0x56110e13cd00, 35;
v0x56110e13cd00_36 .array/port v0x56110e13cd00, 36;
v0x56110e13cd00_37 .array/port v0x56110e13cd00, 37;
v0x56110e13cd00_38 .array/port v0x56110e13cd00, 38;
E_0x56110e13c980/9 .event edge, v0x56110e13cd00_35, v0x56110e13cd00_36, v0x56110e13cd00_37, v0x56110e13cd00_38;
v0x56110e13cd00_39 .array/port v0x56110e13cd00, 39;
v0x56110e13cd00_40 .array/port v0x56110e13cd00, 40;
v0x56110e13cd00_41 .array/port v0x56110e13cd00, 41;
v0x56110e13cd00_42 .array/port v0x56110e13cd00, 42;
E_0x56110e13c980/10 .event edge, v0x56110e13cd00_39, v0x56110e13cd00_40, v0x56110e13cd00_41, v0x56110e13cd00_42;
v0x56110e13cd00_43 .array/port v0x56110e13cd00, 43;
v0x56110e13cd00_44 .array/port v0x56110e13cd00, 44;
v0x56110e13cd00_45 .array/port v0x56110e13cd00, 45;
v0x56110e13cd00_46 .array/port v0x56110e13cd00, 46;
E_0x56110e13c980/11 .event edge, v0x56110e13cd00_43, v0x56110e13cd00_44, v0x56110e13cd00_45, v0x56110e13cd00_46;
v0x56110e13cd00_47 .array/port v0x56110e13cd00, 47;
v0x56110e13cd00_48 .array/port v0x56110e13cd00, 48;
v0x56110e13cd00_49 .array/port v0x56110e13cd00, 49;
v0x56110e13cd00_50 .array/port v0x56110e13cd00, 50;
E_0x56110e13c980/12 .event edge, v0x56110e13cd00_47, v0x56110e13cd00_48, v0x56110e13cd00_49, v0x56110e13cd00_50;
v0x56110e13cd00_51 .array/port v0x56110e13cd00, 51;
v0x56110e13cd00_52 .array/port v0x56110e13cd00, 52;
v0x56110e13cd00_53 .array/port v0x56110e13cd00, 53;
v0x56110e13cd00_54 .array/port v0x56110e13cd00, 54;
E_0x56110e13c980/13 .event edge, v0x56110e13cd00_51, v0x56110e13cd00_52, v0x56110e13cd00_53, v0x56110e13cd00_54;
v0x56110e13cd00_55 .array/port v0x56110e13cd00, 55;
v0x56110e13cd00_56 .array/port v0x56110e13cd00, 56;
v0x56110e13cd00_57 .array/port v0x56110e13cd00, 57;
v0x56110e13cd00_58 .array/port v0x56110e13cd00, 58;
E_0x56110e13c980/14 .event edge, v0x56110e13cd00_55, v0x56110e13cd00_56, v0x56110e13cd00_57, v0x56110e13cd00_58;
v0x56110e13cd00_59 .array/port v0x56110e13cd00, 59;
v0x56110e13cd00_60 .array/port v0x56110e13cd00, 60;
v0x56110e13cd00_61 .array/port v0x56110e13cd00, 61;
v0x56110e13cd00_62 .array/port v0x56110e13cd00, 62;
E_0x56110e13c980/15 .event edge, v0x56110e13cd00_59, v0x56110e13cd00_60, v0x56110e13cd00_61, v0x56110e13cd00_62;
v0x56110e13cd00_63 .array/port v0x56110e13cd00, 63;
E_0x56110e13c980/16 .event edge, v0x56110e13cd00_63;
E_0x56110e13c980 .event/or E_0x56110e13c980/0, E_0x56110e13c980/1, E_0x56110e13c980/2, E_0x56110e13c980/3, E_0x56110e13c980/4, E_0x56110e13c980/5, E_0x56110e13c980/6, E_0x56110e13c980/7, E_0x56110e13c980/8, E_0x56110e13c980/9, E_0x56110e13c980/10, E_0x56110e13c980/11, E_0x56110e13c980/12, E_0x56110e13c980/13, E_0x56110e13c980/14, E_0x56110e13c980/15, E_0x56110e13c980/16;
S_0x56110e13d8f0 .scope module, "m_memwb_reg" "memwb_reg" 3 395, 17 5 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_pc_plus_4"
    .port_info 2 /INPUT 2 "mem_jump"
    .port_info 3 /INPUT 1 "mem_memtoreg"
    .port_info 4 /INPUT 1 "mem_regwrite"
    .port_info 5 /INPUT 32 "mem_readdata"
    .port_info 6 /INPUT 32 "mem_alu_result"
    .port_info 7 /INPUT 5 "mem_rd"
    .port_info 8 /OUTPUT 32 "wb_pc_plus_4"
    .port_info 9 /OUTPUT 2 "wb_jump"
    .port_info 10 /OUTPUT 1 "wb_memtoreg"
    .port_info 11 /OUTPUT 1 "wb_regwrite"
    .port_info 12 /OUTPUT 32 "wb_readdata"
    .port_info 13 /OUTPUT 32 "wb_alu_result"
    .port_info 14 /OUTPUT 5 "wb_rd"
P_0x56110e13dac0 .param/l "DATA_WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v0x56110e13dd00_0 .net "clk", 0 0, v0x56110e147e00_0;  alias, 1 drivers
v0x56110e13dda0_0 .net "mem_alu_result", 31 0, v0x56110e1371e0_0;  alias, 1 drivers
v0x56110e13de60_0 .net "mem_jump", 1 0, v0x56110e137390_0;  alias, 1 drivers
v0x56110e13df30_0 .net "mem_memtoreg", 0 0, v0x56110e137540_0;  alias, 1 drivers
v0x56110e13e000_0 .net "mem_pc_plus_4", 31 0, v0x56110e1376b0_0;  alias, 1 drivers
v0x56110e13e0f0_0 .net "mem_rd", 4 0, v0x56110e137850_0;  alias, 1 drivers
v0x56110e13e1e0_0 .net "mem_readdata", 31 0, v0x56110e135d60_0;  alias, 1 drivers
v0x56110e13e280_0 .net "mem_regwrite", 0 0, v0x56110e137930_0;  alias, 1 drivers
v0x56110e13e370_0 .var "wb_alu_result", 31 0;
v0x56110e13e4c0_0 .var "wb_jump", 1 0;
v0x56110e13e5a0_0 .var "wb_memtoreg", 0 0;
v0x56110e13e660_0 .var "wb_pc_plus_4", 31 0;
v0x56110e13e740_0 .var "wb_rd", 4 0;
v0x56110e13e800_0 .var "wb_readdata", 31 0;
v0x56110e13e8c0_0 .var "wb_regwrite", 0 0;
S_0x56110e13ebd0 .scope module, "m_mux_2x1" "mux_2x1" 3 258, 18 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
P_0x56110e13ed50 .param/l "DATA_WIDTH" 0 18 4, +C4<00000000000000000000000000100000>;
v0x56110e13ef60_0 .net "in1", 31 0, v0x56110e139d70_0;  alias, 1 drivers
v0x56110e13f090_0 .net "in2", 31 0, v0x56110e13a0b0_0;  alias, 1 drivers
v0x56110e13f1a0_0 .var "out", 31 0;
v0x56110e13f260_0 .net "select", 0 0, v0x56110e1394d0_0;  alias, 1 drivers
E_0x56110e13eee0 .event edge, v0x56110e1394d0_0, v0x56110e137120_0, v0x56110e130fa0_0;
S_0x56110e13f390 .scope module, "m_mux_2x1_2" "mux_2x1" 3 421, 18 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
P_0x56110e13f560 .param/l "DATA_WIDTH" 0 18 4, +C4<00000000000000000000000000100000>;
v0x56110e13f6b0_0 .net "in1", 31 0, v0x56110e13e370_0;  alias, 1 drivers
v0x56110e13f7c0_0 .net "in2", 31 0, v0x56110e13e800_0;  alias, 1 drivers
v0x56110e13f890_0 .var "out", 31 0;
v0x56110e13f960_0 .net "select", 0 0, v0x56110e13e5a0_0;  alias, 1 drivers
E_0x56110e13f630 .event edge, v0x56110e13e5a0_0, v0x56110e13e370_0, v0x56110e13e800_0;
S_0x56110e13fac0 .scope module, "m_mux_2x1_3" "mux_2x1" 3 429, 18 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
P_0x56110e13fc90 .param/l "DATA_WIDTH" 0 18 4, +C4<00000000000000000000000000100000>;
v0x56110e13fde0_0 .net "in1", 31 0, v0x56110e13f890_0;  alias, 1 drivers
v0x56110e13fef0_0 .net "in2", 31 0, v0x56110e13e660_0;  alias, 1 drivers
v0x56110e13ffc0_0 .var "out", 31 0;
v0x56110e140090_0 .net "select", 0 0, L_0x56110e1598d0;  1 drivers
E_0x56110e13fd60 .event edge, v0x56110e140090_0, v0x56110e13f890_0, v0x56110e13e660_0;
S_0x56110e140200 .scope module, "m_mux_2x1_branch" "mux_2x1" 3 363, 18 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
P_0x56110e1403d0 .param/l "DATA_WIDTH" 0 18 4, +C4<00000000000000000000000000100000>;
v0x56110e140520_0 .net "in1", 31 0, v0x56110e1376b0_0;  alias, 1 drivers
v0x56110e140650_0 .net "in2", 31 0, v0x56110e137770_0;  alias, 1 drivers
v0x56110e140710_0 .var "out", 31 0;
v0x56110e1407e0_0 .net "select", 0 0, v0x56110e1379f0_0;  alias, 1 drivers
E_0x56110e1404a0 .event edge, v0x56110e1379f0_0, v0x56110e1376b0_0, v0x56110e137770_0;
S_0x56110e140940 .scope module, "m_mux_3x1" "mux_3x1" 3 295, 19 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
P_0x56110e140b10 .param/l "DATA_WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x56110e140c70_0 .net "in1", 31 0, v0x56110e139cd0_0;  alias, 1 drivers
v0x56110e140d80_0 .net "in2", 31 0, v0x56110e13ffc0_0;  alias, 1 drivers
v0x56110e140e50_0 .net "in3", 31 0, v0x56110e1371e0_0;  alias, 1 drivers
v0x56110e140f20_0 .var "out", 31 0;
v0x56110e140ff0_0 .net "select", 1 0, v0x56110e1381e0_0;  alias, 1 drivers
E_0x56110e140be0 .event edge, v0x56110e1381e0_0, v0x56110e139cd0_0, v0x56110e13ffc0_0, v0x56110e132e70_0;
S_0x56110e141190 .scope module, "m_mux_3x1_2" "mux_3x1" 3 304, 19 3 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
P_0x56110e141360 .param/l "DATA_WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x56110e141540_0 .net "in1", 31 0, v0x56110e13f1a0_0;  alias, 1 drivers
v0x56110e141650_0 .net "in2", 31 0, v0x56110e13ffc0_0;  alias, 1 drivers
v0x56110e141740_0 .net "in3", 31 0, v0x56110e1371e0_0;  alias, 1 drivers
v0x56110e1417e0_0 .var "out", 31 0;
v0x56110e1418d0_0 .net "select", 1 0, v0x56110e1382e0_0;  alias, 1 drivers
E_0x56110e1414b0 .event edge, v0x56110e1382e0_0, v0x56110e13f1a0_0, v0x56110e13ffc0_0, v0x56110e132e70_0;
S_0x56110e141a20 .scope module, "m_pc_plus_4_adder" "adder" 3 50, 7 1 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /OUTPUT 32 "result"
P_0x56110e141bf0 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x56110e141d80_0 .net "in_a", 31 0, v0x56110e1433f0_0;  alias, 1 drivers
L_0x7eff5c171018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56110e141eb0_0 .net "in_b", 31 0, L_0x7eff5c171018;  1 drivers
v0x56110e141f90_0 .var "result", 31 0;
E_0x56110e141d00 .event edge, v0x56110e13baf0_0, v0x56110e141eb0_0;
S_0x56110e1420c0 .scope module, "m_register_file" "register_file" 3 167, 20 4 0, S_0x56110e1105f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readreg1"
    .port_info 2 /INPUT 5 "readreg2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "wen"
    .port_info 6 /OUTPUT 32 "readdata1"
    .port_info 7 /OUTPUT 32 "readdata2"
P_0x56110e13edf0 .param/l "ADDR_WIDTH" 0 20 6, +C4<00000000000000000000000000000101>;
P_0x56110e13ee30 .param/l "DATA_WIDTH" 0 20 5, +C4<00000000000000000000000000100000>;
L_0x56110e09f530 .functor BUFZ 32, L_0x56110e158dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56110e159140 .functor BUFZ 32, L_0x56110e158fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56110e142540_0 .net *"_s0", 31 0, L_0x56110e158dd0;  1 drivers
v0x56110e142620_0 .net *"_s10", 6 0, L_0x56110e159050;  1 drivers
L_0x7eff5c1710a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56110e142700_0 .net *"_s13", 1 0, L_0x7eff5c1710a8;  1 drivers
v0x56110e1427f0_0 .net *"_s2", 6 0, L_0x56110e158e70;  1 drivers
L_0x7eff5c171060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56110e1428d0_0 .net *"_s5", 1 0, L_0x7eff5c171060;  1 drivers
v0x56110e142a00_0 .net *"_s8", 31 0, L_0x56110e158fb0;  1 drivers
v0x56110e142ae0_0 .net "clk", 0 0, v0x56110e147e00_0;  alias, 1 drivers
v0x56110e142b80_0 .net "readdata1", 31 0, L_0x56110e09f530;  alias, 1 drivers
v0x56110e142c40_0 .net "readdata2", 31 0, L_0x56110e159140;  alias, 1 drivers
v0x56110e142d10_0 .net "readreg1", 4 0, L_0x56110e158aa0;  alias, 1 drivers
v0x56110e142de0_0 .net "readreg2", 4 0, L_0x56110e158c50;  alias, 1 drivers
v0x56110e142eb0 .array "reg_array", 31 0, 31 0;
v0x56110e142f50_0 .net "wen", 0 0, v0x56110e13e8c0_0;  alias, 1 drivers
v0x56110e142ff0_0 .net "writedata", 31 0, v0x56110e13ffc0_0;  alias, 1 drivers
v0x56110e1430b0_0 .net "writereg", 4 0, v0x56110e13e740_0;  alias, 1 drivers
L_0x56110e158dd0 .array/port v0x56110e142eb0, L_0x56110e158e70;
L_0x56110e158e70 .concat [ 5 2 0 0], L_0x56110e158aa0, L_0x7eff5c171060;
L_0x56110e158fb0 .array/port v0x56110e142eb0, L_0x56110e159050;
L_0x56110e159050 .concat [ 5 2 0 0], L_0x56110e158c50, L_0x7eff5c1710a8;
    .scope S_0x56110e141a20;
T_0 ;
    %wait E_0x56110e141d00;
    %load/vec4 v0x56110e141d80_0;
    %load/vec4 v0x56110e141eb0_0;
    %add;
    %store/vec4 v0x56110e141f90_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56110e13c5e0;
T_1 ;
    %vpi_call 16 13 "$readmemb", "data/inst.mem", v0x56110e13cd00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56110e13c5e0;
T_2 ;
    %wait E_0x56110e13c980;
    %load/vec4 v0x56110e13cbf0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x56110e13cd00, 4;
    %store/vec4 v0x56110e13d7b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56110e13b440;
T_3 ;
    %wait E_0x56110e1366c0;
    %load/vec4 v0x56110e13baf0_0;
    %assign/vec4 v0x56110e13b840_0, 0;
    %load/vec4 v0x56110e13bce0_0;
    %assign/vec4 v0x56110e13ba00_0, 0;
    %load/vec4 v0x56110e13bc00_0;
    %assign/vec4 v0x56110e13b930_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56110e1311f0;
T_4 ;
    %wait E_0x56110e131540;
    %load/vec4 v0x56110e131d30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 27, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 99, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 38, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 136, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 513, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 769, 0, 10;
    %store/vec4 v0x56110e1318e0_0, 0, 10;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56110e13bee0;
T_5 ;
    %wait E_0x56110e13c170;
    %load/vec4 v0x56110e13c3e0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x56110e13c1f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x56110e13c1f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/s 32;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/s 32;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x56110e13c2f0_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x56110e13c4b0_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56110e1420c0;
T_6 ;
    %vpi_call 20 19 "$readmemh", "data/register.mem", v0x56110e142eb0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x56110e1420c0;
T_7 ;
    %wait E_0x56110e132c30;
    %load/vec4 v0x56110e142f50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x56110e142ff0_0;
    %load/vec4 v0x56110e1430b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56110e142eb0, 0, 4;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56110e142eb0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56110e138bd0;
T_8 ;
    %wait E_0x56110e1366c0;
    %load/vec4 v0x56110e13a180_0;
    %assign/vec4 v0x56110e139310_0, 0;
    %load/vec4 v0x56110e13a950_0;
    %assign/vec4 v0x56110e139b30_0, 0;
    %load/vec4 v0x56110e13a5f0_0;
    %assign/vec4 v0x56110e1397f0_0, 0;
    %load/vec4 v0x56110e13a3c0_0;
    %assign/vec4 v0x56110e139570_0, 0;
    %load/vec4 v0x56110e13a220_0;
    %assign/vec4 v0x56110e1393d0_0, 0;
    %load/vec4 v0x56110e13a2f0_0;
    %assign/vec4 v0x56110e1394d0_0, 0;
    %load/vec4 v0x56110e13a6e0_0;
    %assign/vec4 v0x56110e1398c0_0, 0;
    %load/vec4 v0x56110e13a880_0;
    %assign/vec4 v0x56110e139a60_0, 0;
    %load/vec4 v0x56110e13a7b0_0;
    %assign/vec4 v0x56110e139990_0, 0;
    %load/vec4 v0x56110e13ac50_0;
    %assign/vec4 v0x56110e139e40_0, 0;
    %load/vec4 v0x56110e13aec0_0;
    %assign/vec4 v0x56110e13a0b0_0, 0;
    %load/vec4 v0x56110e13a530_0;
    %assign/vec4 v0x56110e139750_0, 0;
    %load/vec4 v0x56110e13a490_0;
    %assign/vec4 v0x56110e139660_0, 0;
    %load/vec4 v0x56110e13aa90_0;
    %assign/vec4 v0x56110e139cd0_0, 0;
    %load/vec4 v0x56110e13ab70_0;
    %assign/vec4 v0x56110e139d70_0, 0;
    %load/vec4 v0x56110e13ad20_0;
    %assign/vec4 v0x56110e139f10_0, 0;
    %load/vec4 v0x56110e13ade0_0;
    %assign/vec4 v0x56110e139fe0_0, 0;
    %load/vec4 v0x56110e13a9f0_0;
    %assign/vec4 v0x56110e139c00_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56110e130b70;
T_9 ;
    %wait E_0x56110e11c4a0;
    %load/vec4 v0x56110e130ea0_0;
    %load/vec4 v0x56110e130fa0_0;
    %add;
    %store/vec4 v0x56110e131080_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56110e130630;
T_10 ;
    %wait E_0x56110e0a0400;
    %load/vec4 v0x56110e130890_0;
    %load/vec4 v0x56110e130970_0;
    %and;
    %store/vec4 v0x56110e130a60_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56110e12fe20;
T_11 ;
    %wait E_0x56110e09ff10;
    %load/vec4 v0x56110e1301f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x56110e1303a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.13;
T_11.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.13;
T_11.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.13;
T_11.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x56110e1302c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.20 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.21 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.25;
T_11.25 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x56110e1302c0_0;
    %dup/vec4;
    %pushi/vec4 8, 8, 4;
    %cmp/x;
    %jmp/1 T_11.26, 4;
    %dup/vec4;
    %pushi/vec4 12, 8, 4;
    %cmp/x;
    %jmp/1 T_11.27, 4;
    %dup/vec4;
    %pushi/vec4 14, 8, 4;
    %cmp/x;
    %jmp/1 T_11.28, 4;
    %dup/vec4;
    %pushi/vec4 15, 8, 4;
    %cmp/x;
    %jmp/1 T_11.29, 4;
    %dup/vec4;
    %pushi/vec4 9, 8, 4;
    %cmp/x;
    %jmp/1 T_11.30, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_11.31, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_11.32, 4;
    %dup/vec4;
    %pushi/vec4 10, 8, 4;
    %cmp/x;
    %jmp/1 T_11.33, 4;
    %dup/vec4;
    %pushi/vec4 11, 8, 4;
    %cmp/x;
    %jmp/1 T_11.34, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.28 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.30 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.33 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.34 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56110e130130_0, 0, 4;
    %jmp T_11.36;
T_11.36 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56110e13ebd0;
T_12 ;
    %wait E_0x56110e13eee0;
    %load/vec4 v0x56110e13f260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e13f1a0_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x56110e13ef60_0;
    %store/vec4 v0x56110e13f1a0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x56110e13f090_0;
    %store/vec4 v0x56110e13f1a0_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56110e137f70;
T_13 ;
    %wait E_0x56110e138140;
    %load/vec4 v0x56110e138680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56110e138680_0;
    %load/vec4 v0x56110e1384c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56110e1383c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56110e1381e0_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56110e138680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56110e138680_0;
    %load/vec4 v0x56110e138590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56110e138840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56110e1381e0_0, 0, 2;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56110e1381e0_0, 0, 2;
T_13.3 ;
T_13.1 ;
    %load/vec4 v0x56110e138760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56110e138760_0;
    %load/vec4 v0x56110e1384c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56110e1383c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56110e1382e0_0, 0, 2;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x56110e138760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56110e138760_0;
    %load/vec4 v0x56110e138590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56110e138840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56110e1382e0_0, 0, 2;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56110e1382e0_0, 0, 2;
T_13.7 ;
T_13.5 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56110e140940;
T_14 ;
    %wait E_0x56110e140be0;
    %load/vec4 v0x56110e140ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x56110e140f20_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x56110e140c70_0;
    %store/vec4 v0x56110e140f20_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x56110e140d80_0;
    %store/vec4 v0x56110e140f20_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x56110e140e50_0;
    %store/vec4 v0x56110e140f20_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56110e141190;
T_15 ;
    %wait E_0x56110e1414b0;
    %load/vec4 v0x56110e1418d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x56110e1417e0_0, 0, 32;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x56110e141540_0;
    %store/vec4 v0x56110e1417e0_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x56110e141650_0;
    %store/vec4 v0x56110e1417e0_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x56110e141740_0;
    %store/vec4 v0x56110e1417e0_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56110e05ef30;
T_16 ;
    %wait E_0x56110e09fa10;
    %load/vec4 v0x56110e117ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.0 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %add;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.1 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %sub;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.2 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %xor;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.3 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %or;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.4 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %and;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.5 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.6 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.7 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.8 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.16, 8;
T_16.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.16, 8;
 ; End of false expr.
    %blend;
T_16.16;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.9 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.18, 8;
T_16.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.18, 8;
 ; End of false expr.
    %blend;
T_16.18;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.10 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_16.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_16.20, 8;
T_16.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_16.20, 8;
 ; End of false expr.
    %blend;
T_16.20;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.11 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.12 ;
    %load/vec4 v0x56110e113fa0_0;
    %load/vec4 v0x56110e0edfb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_16.24, 8;
T_16.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_16.24, 8;
 ; End of false expr.
    %blend;
T_16.24;
    %store/vec4 v0x56110e0f8960_0, 0, 32;
    %jmp T_16.14;
T_16.14 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56110e05ef30;
T_17 ;
    %wait E_0x56110e0a2260;
    %load/vec4 v0x56110e117ce0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56110e0f7320_0, 0, 1;
    %jmp T_17.7;
T_17.0 ;
    %load/vec4 v0x56110e0f8960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x56110e0f7320_0, 0, 1;
    %jmp T_17.7;
T_17.1 ;
    %load/vec4 v0x56110e0f8960_0;
    %pad/u 1;
    %store/vec4 v0x56110e0f7320_0, 0, 1;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x56110e0f8960_0;
    %pad/u 1;
    %store/vec4 v0x56110e0f7320_0, 0, 1;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x56110e0f8960_0;
    %pad/u 1;
    %store/vec4 v0x56110e0f7320_0, 0, 1;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x56110e0f8960_0;
    %pad/u 1;
    %store/vec4 v0x56110e0f7320_0, 0, 1;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x56110e0f8960_0;
    %pad/u 1;
    %store/vec4 v0x56110e0f7320_0, 0, 1;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56110e1360e0;
T_18 ;
    %wait E_0x56110e1366c0;
    %load/vec4 v0x56110e136d30_0;
    %assign/vec4 v0x56110e1376b0_0, 0;
    %load/vec4 v0x56110e136e10_0;
    %assign/vec4 v0x56110e137770_0, 0;
    %load/vec4 v0x56110e137050_0;
    %assign/vec4 v0x56110e1379f0_0, 0;
    %load/vec4 v0x56110e136a00_0;
    %assign/vec4 v0x56110e137390_0, 0;
    %load/vec4 v0x56110e136aa0_0;
    %assign/vec4 v0x56110e137470_0, 0;
    %load/vec4 v0x56110e136c70_0;
    %assign/vec4 v0x56110e1375e0_0, 0;
    %load/vec4 v0x56110e136bb0_0;
    %assign/vec4 v0x56110e137540_0, 0;
    %load/vec4 v0x56110e136f90_0;
    %assign/vec4 v0x56110e137930_0, 0;
    %load/vec4 v0x56110e136900_0;
    %assign/vec4 v0x56110e1372d0_0, 0;
    %load/vec4 v0x56110e136830_0;
    %assign/vec4 v0x56110e1371e0_0, 0;
    %load/vec4 v0x56110e137120_0;
    %assign/vec4 v0x56110e137ab0_0, 0;
    %load/vec4 v0x56110e136ed0_0;
    %assign/vec4 v0x56110e137850_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56110e140200;
T_19 ;
    %wait E_0x56110e1404a0;
    %load/vec4 v0x56110e1407e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e140710_0, 0, 32;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v0x56110e140520_0;
    %store/vec4 v0x56110e140710_0, 0, 32;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0x56110e140650_0;
    %store/vec4 v0x56110e140710_0, 0, 32;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x56110e131ff0;
T_20 ;
    %vpi_call 9 21 "$readmemh", "data/data_memory.mem", v0x56110e133310 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x56110e131ff0;
T_21 ;
    %wait E_0x56110e132c30;
    %load/vec4 v0x56110e135ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x56110e133230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0x56110e135f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56110e133310, 4, 5;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0x56110e135f00_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x56110e133310, 4, 5;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x56110e135f00_0;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x56110e133310, 4, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56110e131ff0;
T_22 ;
    %wait E_0x56110e1323b0;
    %load/vec4 v0x56110e135be0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x56110e133150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e135d60_0, 0, 32;
    %jmp T_22.8;
T_22.2 ;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56110e133310, 4;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %store/vec4 v0x56110e135d60_0, 0, 32;
    %jmp T_22.8;
T_22.3 ;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56110e133310, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x56110e135d60_0, 0, 32;
    %jmp T_22.8;
T_22.4 ;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56110e133310, 4;
    %store/vec4 v0x56110e135d60_0, 0, 32;
    %jmp T_22.8;
T_22.5 ;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56110e133310, 4;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x56110e135d60_0, 0, 32;
    %jmp T_22.8;
T_22.6 ;
    %load/vec4 v0x56110e132f60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56110e133310, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x56110e135d60_0, 0, 32;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e135d60_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x56110e13d8f0;
T_23 ;
    %wait E_0x56110e1366c0;
    %load/vec4 v0x56110e13e000_0;
    %assign/vec4 v0x56110e13e660_0, 0;
    %load/vec4 v0x56110e13de60_0;
    %assign/vec4 v0x56110e13e4c0_0, 0;
    %load/vec4 v0x56110e13df30_0;
    %assign/vec4 v0x56110e13e5a0_0, 0;
    %load/vec4 v0x56110e13e280_0;
    %assign/vec4 v0x56110e13e8c0_0, 0;
    %load/vec4 v0x56110e13dda0_0;
    %assign/vec4 v0x56110e13e370_0, 0;
    %load/vec4 v0x56110e13e1e0_0;
    %assign/vec4 v0x56110e13e800_0, 0;
    %load/vec4 v0x56110e13e0f0_0;
    %assign/vec4 v0x56110e13e740_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56110e13f390;
T_24 ;
    %wait E_0x56110e13f630;
    %load/vec4 v0x56110e13f960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e13f890_0, 0, 32;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v0x56110e13f6b0_0;
    %store/vec4 v0x56110e13f890_0, 0, 32;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v0x56110e13f7c0_0;
    %store/vec4 v0x56110e13f890_0, 0, 32;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x56110e13fac0;
T_25 ;
    %wait E_0x56110e13fd60;
    %load/vec4 v0x56110e140090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e13ffc0_0, 0, 32;
    %jmp T_25.3;
T_25.0 ;
    %load/vec4 v0x56110e13fde0_0;
    %store/vec4 v0x56110e13ffc0_0, 0, 32;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v0x56110e13fef0_0;
    %store/vec4 v0x56110e13ffc0_0, 0, 32;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x56110e1105f0;
T_26 ;
    %wait E_0x56110e1366c0;
    %load/vec4 v0x56110e147390_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56110e1433f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56110e143310_0;
    %assign/vec4 v0x56110e1433f0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56110e059990;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56110e147e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56110e147f80_0, 0, 1;
    %vpi_call 2 13 "$display", $time, " ** Start Simulation **" {0 0 0};
    %vpi_call 2 14 "$display", $time, " Instruction Memory " {0 0 0};
    %vpi_call 2 15 "$monitor", $time, " [PC] pc : %d", v0x56110e1433f0_0 {0 0 0};
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56110e147f80_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56110e147f80_0, 0, 1;
    %vpi_call 2 19 "$display", $time, " ** End Simulation **" {0 0 0};
    %vpi_call 2 24 "$display", $time, " REGISTER FILE" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e147ea0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x56110e147ea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v0x56110e147ea0_0;
    %load/vec4a v0x56110e142eb0, 4;
    %vpi_call 2 25 "$display", $time, " Reg[%d]: %d (%b)", v0x56110e147ea0_0, S<0,vec4,s32>, &A<v0x56110e142eb0, v0x56110e147ea0_0 > {1 0 0};
    %load/vec4 v0x56110e147ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56110e147ea0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %vpi_call 2 26 "$display", $time, " DATA MEMORY" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56110e147ea0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x56110e147ea0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_27.3, 5;
    %ix/getv/s 4, v0x56110e147ea0_0;
    %load/vec4a v0x56110e133310, 4;
    %vpi_call 2 27 "$display", $time, " Mem[%d]: %d (%b)", v0x56110e147ea0_0, S<0,vec4,s32>, &A<v0x56110e133310, v0x56110e147ea0_0 > {1 0 0};
    %load/vec4 v0x56110e147ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56110e147ea0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x56110e059990;
T_28 ;
    %delay 500, 0;
    %load/vec4 v0x56110e147e00_0;
    %inv;
    %store/vec4 v0x56110e147e00_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56110e059990;
T_29 ;
    %vpi_call 2 42 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56110e059990 {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "src/riscv_tb.v";
    "src/simple_cpu.v";
    "src/modules/operation/alu.v";
    "src/modules/control/alu_control.v";
    "src/modules/control/branch_control.v";
    "src/modules/operation/adder.v";
    "src/modules/control/control.v";
    "src/modules/memory/data_memory.v";
    "src/modules/memory/exmem_reg.v";
    "src/modules/control/forwarding.v";
    "src/modules/control/hazard.v";
    "src/modules/memory/idex_reg.v";
    "src/modules/memory/ifid_reg.v";
    "src/modules/operation/immediate_generator.v";
    "src/modules/memory/instruction_memory.v";
    "src/modules/memory/memwb_reg.v";
    "src/modules/utils/mux_2x1.v";
    "src/modules/utils/mux_3x1.v";
    "src/modules/memory/register_file.v";
