

================================================================
== Vitis HLS Report for 'traficLights'
================================================================
* Date:           Sun Feb 26 17:59:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Trafic_Lights
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.934 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     32|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |and_ln34_fu_74_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_98_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln51_1_fu_141_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_80_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln58_fu_159_p2    |       and|   0|  0|   2|           1|           1|
    |EW                    |        or|   0|  0|   2|           1|           1|
    |NS                    |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_122_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln65_1_fu_110_p2   |        or|   0|  0|   2|           1|           1|
    |or_ln65_fu_104_p2     |        or|   0|  0|   2|           1|           1|
    |xor_ln43_1_fu_92_p2   |       xor|   0|  0|   2|           2|           1|
    |xor_ln43_fu_86_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln51_fu_135_p2    |       xor|   0|  0|   2|           2|           1|
    |xor_ln58_1_fu_153_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln58_fu_147_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln65_fu_116_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          18|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+---------+--------------+---------+
| RTL Ports| Dir | Bits| Protocol| Source Object|  C Type |
+----------+-----+-----+---------+--------------+---------+
|R         |   in|    1|  ap_none|             R|   scalar|
|L         |   in|    1|  ap_none|             L|   scalar|
|U         |   in|    1|  ap_none|             U|   scalar|
|D         |   in|    1|  ap_none|             D|   scalar|
|NS        |  out|    1|  ap_none|            NS|  pointer|
|EW        |  out|    1|  ap_none|            EW|  pointer|
+----------+-----+-----+---------+--------------+---------+

