Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/fpga/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 14b4452acabe470991f92450c17114e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L fifo_generator_v13_2_1 -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot decode_TB_behav xil_defaultlib.decode_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.decode_GT_USRCLK_SOURCE
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.decode_common_default
Compiling module xil_defaultlib.decode_common_reset(STABLE_CLOCK...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.decode_GT(GT_SIM_GTRESET_SPEEDUP...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.decode_cpll_railing_default
Compiling module xil_defaultlib.decode_multi_gt(WRAPPER_SIM_GTRE...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.decode_sync_block
Compiling module xil_defaultlib.decode_TX_STARTUP_FSM(STABLE_CLO...
Compiling module xil_defaultlib.decode_RX_STARTUP_FSM(EQ_MODE="L...
Compiling module xil_defaultlib.decode_init_default
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_support
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.decode_GT_FRAME_GEN
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module xil_defaultlib.ten_bit_clk_wiz
Compiling module xil_defaultlib.ten_bit
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_in
Compiling module xil_defaultlib.buff
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.coe4_1
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.coe4_2
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.coe4_3
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.coe4_4
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H1_1
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H1_2
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H1_3
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H1_4
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H2_1
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H2_2
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H2_3
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H2_4
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H3_1
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H3_2
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H3_3
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.H3_4
Compiling module xil_defaultlib.error_comp
Compiling module xil_defaultlib.error_control
Compiling module xil_defaultlib.fn_1
Compiling module xil_defaultlib.fn_2
Compiling module xil_defaultlib.fn_3
Compiling module xil_defaultlib.fn_4
Compiling module xil_defaultlib.f_control
Compiling module xil_defaultlib.meg
Compiling module xil_defaultlib.find_max_default
Compiling module xil_defaultlib.invert
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.decode_out
Compiling module xil_defaultlib.all_control
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.ber_pll_clk_wiz
Compiling module xil_defaultlib.ber_pll
Compiling module xil_defaultlib.ber_fifo
Compiling module xil_defaultlib.ber_fifo_test
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.data_pri
Compiling module xil_defaultlib.ber_ila
Compiling module xil_defaultlib.ber_com
Compiling module xil_defaultlib.ila_1
Compiling module xil_defaultlib.decode_exdes
Compiling module xil_defaultlib.decode_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_TB_behav
