/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

/* This file is generated by GenLP_setting.pl v1.5.7 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/kernel.h>

const unsigned int AP_DCM_Golden_Setting_tcl_gs_dpidle_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
#if 0	/* Avoid access hang */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
#endif
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	/* TODO: move to MFG MTCMOS OFF flow to check */
#if 0	/* Avoid access hang */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
#endif
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_dpidle =
	AP_DCM_Golden_Setting_tcl_gs_dpidle_data;

#if 0
unsigned int AP_DCM_Golden_Setting_tcl_gs_dpidle_len = 162;
#else
unsigned int AP_DCM_Golden_Setting_tcl_gs_dpidle_len = 156;
#endif

const unsigned int AP_DCM_Golden_Setting_tcl_gs_suspend_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00030603, 0x00030603,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
#if 0	/* Avoid access hang */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
#endif
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	/* TODO: move to MFG MTCMOS OFF flow to check */
#if 0	/* Avoid access hang */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
#endif
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_suspend =
	AP_DCM_Golden_Setting_tcl_gs_suspend_data;

#if 0
unsigned int AP_DCM_Golden_Setting_tcl_gs_suspend_len = 162;
#else
unsigned int AP_DCM_Golden_Setting_tcl_gs_suspend_len = 156;
#endif

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_mjc_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vp_mjc =
	AP_DCM_Golden_Setting_tcl_gs_vp_mjc_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_mjc_len = 21;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_topck_name_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x10001078, 0x08000000, 0x00000000,/* MEM_DCM_CTRL */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_topck_name =
	AP_DCM_Golden_Setting_tcl_gs_topck_name_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_topck_name_len = 21;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_paging_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_paging =
	AP_DCM_Golden_Setting_tcl_gs_paging_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_paging_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_mp3_play_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_mp3_play =
	AP_DCM_Golden_Setting_tcl_gs_mp3_play_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_mp3_play_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_clkon_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x10001070, 0x40907FFB, 0x00000600,/* INFRA_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x14017018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x15021018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x17010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x1A001018, 0x0000FFF0, 0x0000FFF0 /* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_clkon =
	AP_DCM_Golden_Setting_tcl_gs_clkon_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_clkon_len = 39;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_dcm_off_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000000,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000000,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000000,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000000,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00000000,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000000,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000000,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x0FFF7FFF, 0x00060C06,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F9F9F, 0x0F000101,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000000,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0xFFFF0000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000002,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x00000600,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x00007FE0,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x00000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x0000000F,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x00000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x0000FFFF,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x0000FFFF,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000000,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000000,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000000,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0xFF000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0xFF000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0xFF000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0xFF000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x00000000,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000000,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x000F0000,/* RESREG */
	0x11220000, 0x60000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000000,/* DCM_ON */
	0x13000010, 0x00008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x1FFFFFFF,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00FFFFFF,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x14019300, 0x000000FE, 0x00000002,/* SMI_DCM */
	0x15021018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x17010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000001, 0x00000001,/* JPGENC_DCM_CTRL */
	0x1A001018, 0x0000FFF0, 0x0000FFF0 /* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_dcm_off =
	AP_DCM_Golden_Setting_tcl_gs_dcm_off_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_dcm_off_len = 168;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vr_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vr =
	AP_DCM_Golden_Setting_tcl_gs_vr_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vr_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vp =
	AP_DCM_Golden_Setting_tcl_gs_vp_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_access_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000000, 0x00000000,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000000, 0x00000000,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000000, 0x00000000,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000000, 0x00000000,/* CCI_status */
	0x0C530668, 0x00000000, 0x00000000,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000000, 0x00000000,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000000, 0x00000000,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00000000, 0x00000000,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x00000000, 0x00000000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000000, 0x00000000,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x00000000, 0x00000000,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x00000000, 0x00000000,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x00000000, 0x00000000,/* bus_pll_divider_cfg */
	0x0C530B60, 0x00000000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000000, 0x00000000,/* dbg_mode */
	0x10001070, 0x00000000, 0x00000000,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x00000000, 0x00000000,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x00000000, 0x00000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x00000000, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x00000000, 0x00000000,/* INFRA_MISC */
	0x1000D1D0, 0x00000000, 0x00000000,/* DCM_EN */
	0x1001A208, 0x00000000, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x00000000, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000000, 0x00000000,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000000, 0x00000000,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000000, 0x00000000,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0x00000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0x00000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0x00000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0x00000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x00000000, 0x00000000,/* GCE_CTL_INT0 */
	0x11000E00, 0x00000000, 0x00000000,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11007054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11008054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11009054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x1100F054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11011054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11014054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11015054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11016054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11017054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11200700, 0x00000000, 0x00000000,/* RESREG */
	0x11220000, 0x00000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000000, 0x00000000,/* DCM_ON */
	0x13000010, 0x00000000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x14017018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x14019300, 0x00000000, 0x00000000,/* SMI_DCM */
	0x15021014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x15021018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x17010014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x17010018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x170200F4, 0x00000000, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0x00000000, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000000, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x1A001018, 0x00000000, 0x00000000 /* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_access =
	AP_DCM_Golden_Setting_tcl_gs_access_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_access_len = 180;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_pdn_ao_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000000,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000000,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000000,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000000,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00000000,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000000,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000000,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x0FFF7FFF, 0x00000000,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F9F9F, 0x00000000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000000,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x11220000, 0x60000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_pdn_ao =
	AP_DCM_Golden_Setting_tcl_gs_pdn_ao_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_pdn_ao_len = 69;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_idle_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_idle =
	AP_DCM_Golden_Setting_tcl_gs_idle_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_idle_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_talk_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_talk =
	AP_DCM_Golden_Setting_tcl_gs_talk_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_talk_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_connsys_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_connsys =
	AP_DCM_Golden_Setting_tcl_gs_connsys_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_connsys_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_sodi_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_sodi =
	AP_DCM_Golden_Setting_tcl_gs_sodi_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_sodi_len = 21;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_datalink_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11005054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11007054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11008054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11009054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x1100F054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11011054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11014054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11015054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11016054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11017054, 0x00000007, 0x00000007,/* HW_CG_EN */
	0x11200700, 0x000F0000, 0x00000000,/* RESREG */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x13000010, 0x0003FF7F, 0x0000C03F,/* MFG_DCM_CON_0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_datalink =
	AP_DCM_Golden_Setting_tcl_gs_datalink_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_datalink_len = 162;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_flight_data[] = {
	/* Address, Mask, Golden Setting Value */
	0x0C530088, 0x00000001, 0x00000001,/* MP0_RGU_DCM_CONFIG */
	0x0C530288, 0x00000001, 0x00000001,/* MP1_RGU_DCM_CONFIG */
	0x0C530648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x0C530660, 0x00000100, 0x00000100,/* CCI_status */
	0x0C530668, 0x00CD1FF3, 0x00CD1FF3,/* mcusys_bus_fabric_dcm_ctrl */
	0x0C53066C, 0x00000003, 0x00000003,/* mcu_misc_dcm_ctrl */
	0x0C530740, 0x00000067, 0x00000067,/* MP_CCI_ADB400_DCM_CONFIG */
	0x0C530744, 0x00010201, 0x00010201,/* MP_SYNC_DCM_CONFIG */
	0x0C53074C, 0x0F3F8080, 0x063F8080,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x0C530758, 0x00000003, 0x00000003,/* GIC_SYNC_DCM */
	0x0C5307A0, 0x03000800, 0x03000800,/* mp0_pll_divider_cfg */
	0x0C5307A4, 0x03000800, 0x03000800,/* mp1_pll_divider_cfg */
	0x0C5307C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x0C530B60, 0xFFFF0000, 0x00000000,/* MCSIA_DCM_EN */
	0x0D0A007C, 0x00000002, 0x00000000,/* dbg_mode */
	0x10001070, 0x40907FFB, 0x40900603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x703FFFFB, 0x703F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x08000000, 0x08000000,/* MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x10001F00, 0x10000000, 0x10000000,/* INFRA_MISC */
	0x1000D1D0, 0x0003FFFF, 0x00000000,/* DCM_EN */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10212048, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_DCM_EN */
	0x102120C8, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_1_DCM_EN */
	0x10212148, 0x00000001, 0x00000001,/* CQ_DMA_G_DMA_2_DCM_EN */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1022D008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x10235008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102380F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11000E00, 0x0007FFFF, 0x0007FFFF,/* AP_DMA_MD_INT_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14017014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14019300, 0x000000FE, 0x00000000,/* SMI_DCM */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000,/* JPGENC_DCM_CTRL */
	0x1A001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_flight =
	AP_DCM_Golden_Setting_tcl_gs_flight_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_flight_len = 126;
