.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000010000000000000
000101010000000000
100000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
110000000000100000
000100000000000000
000000000000000001
110000000000000001
000000000000000000
000000000000000001
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
010000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000001
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 19 0
000000111000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000111100000000001000000000000001000000000
000000000000000000100010010000000000000000000000001000
001000000000000000000110000111001010001100111100000000
100000000000000000000000000000000000110011000000000100
010000000000000111100000000000001000001100111100000000
010000000000000000100000000000001101110011000000100000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000001
000000010000000000000110010000001001001100111100000000
000000010000000000000010000000001100110011000000000100
000000010000001000000000000111101000001100111100000000
000000010000000001000000000000000000110011000001000000
000000010000000001100000000111101000001100111100000000
000000010000000000000000000000100000110011000001000000
110000010000000001100000010000001001001100111110000000
000000010000000000000010000000001001110011000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000110000000
000000010000000000000011100000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000000000010

.logic_tile 10 14
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000010110100100000000
000000000000000000000000000000100000010110100000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111100000010110100100000000
000000010000000000000000000000100000010110100010000001
110000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000111100000101001010010000001
000000000000000000000000001111100000000000000010000111
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000111011110101000000010000001
100000000000010000000000000011110000000000000010000101
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000010011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000001110000100000100000000
000000010000000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 4 15
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000001000000010100000000000000000000000000000
100000000100000111000100000000000000000000000000000000
000000000010000101000011000000000000000000000000000000
000000000000010000100111100000000000000000000000000000
000010100000000000000000001011001011010110100100000000
000001000110000000000010111001001011000110100101000000
000000010000001011100000000101001101000000000011000101
000000010000000111000000001101101100100000000010100011
000000010000001000000000000101011100101000000000000101
000000010000001101000000000000100000101000000010000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000011000000000000000000100000000
000000000000000000000011111011000000000010000000000000
001010100000001000000000001001101001010100000000000000
100001000000000101000000000111011111001000000000000000
010000000000001000000000000000001111100000000000000000
100000000000001111000000000011001111010000000000000000
000010100001010000000011111011011011000110000000000000
000001000000001001000010000011111011000010000000000000
000000010000000000000000010011111010101000000000000000
000000010000000111000010000000100000101000000000000000
000000010000000111000110000000000000000000000000000000
000000010000000000100010000000000000000000000000000000
000000010000001011100000000101000000100000010000000000
000000010001010001100010000000001110100000010000000000
000010110000001000000111000000000000000000000100000000
000001010000000001000011101111000000000010000000000000

.ramb_tile 6 15
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000010000000000000000000000000000000000
000010010001010000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000001000000110010011100000000000000100000000
000000000000000001000010000000000000000001000000000000
001100000100000000000110000001011110000110100000000000
100001001110000000000011101011111111001111110000000000
010001001010000001100111100000001010000100000100000000
100010000001000111000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001000001111000010011101000000000010000000000000
000000010000000111100011100011111000100000000000000000
000000010000000000100000000101111011000000000010000000
000000010000000101100011011001011100000110100000000000
000000010000000000000110000101011100001111110001000000
000000010000000111000000010000000000000000100100000000
000000010000000000100011000000001110000000000000000000
000000010000000111100111010001111111000110100000000000
000000010000000000100111011001101111001111110000000000

.logic_tile 8 15
000000000110000000000110010000001000001100111100000000
000000000001000000000010000000001100110011000000010100
001000000000001001100000010111001000001100111100000000
100000000010000001000010000000000000110011000000000100
110000001010000000000000000000001000001100111100100000
110000000000000000000000000000001001110011000000000000
000000100000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000010000001000000000000000001001001100111100000000
000000010000000001000000000000001000110011000001000000
000000010000010000000110000000001001001100111100000000
000000011010100000000000000000001000110011000000000000
000000010000000001100111100000001001001100111100000010
000000010000000000000000000000001001110011000000000000
110010010000000000000000000000001001001100111100000000
000000111100000000000000000000001101110011000000000010

.logic_tile 9 15
000000000000000000000000000101111111001001010000000000
000000000000000000000000000000001110001001010010000000
001000001010001001100011100000011000110000000000000000
100000000000000111000110010000011111110000000000000000
010000000000001000000011000001111101000000000000000000
100010000000001011000000000111001110001001010000000000
000000000000000000000111100101111000101000000010100000
000000000010101101000000000101100000000000000001100001
000000010011010000000000000000011100000100000100000000
000000010000000000000000000000010000000000000000000000
000001010000001011000010100011101011000110100000000000
000000010000000001000110110111011001001111110000000000
000000010000000001100000000000000000000000000000000000
000000010000001001000011100000000000000000000000000000
000000010000001111000000000000011100000100000100000000
000000110000000011100000000000010000000000000000000000

.logic_tile 10 15
000000000000100000000010100001000000000000001000000000
000000000001000000000000000000100000000000000000001000
001000000000000001100000000101001010001100111100000000
100000000000000000000000000000010000110011000001000000
110000000000000001100010100111001000001100111110000000
010000000000000000000000000000100000110011000000000000
000000000001001000000110010111001000001100111100000001
000000000000000001000010000000100000110011000000000000
000000010000000000000000010101101000001100111100100000
000000010001010000000011010000000000110011000000000000
000000110000000000000000000000001001001100111100000000
000000010110100000000000000000001000110011000001000000
000001010000000000000110010101101000001100111100000000
000010010000000000000010000000100000110011000000000100
010000010000000000000000000101101000001100111100000000
000000010001000000000000000000100000110011000000000010

.logic_tile 11 15
100000000000001000000011101101101110010110100100000000
000000000000000111000000000011001000000110100100000000
011000000000001000000000001101011110000001000000000000
100000000000001111000000001011001001001001000000000000
000000000000000101000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000010000000000000010001000001100000010100000000000
000000010001000000000100000001010000000001010000000000
000000010000001000000011100000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000011111000000000000000000000000000000000000
010000010000000011100000000000000000000000000000000000
110000010000000000100000000000000000000000000000000000

.logic_tile 12 15
100000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
011000000000000101000111010000000000000000000000000000
100000000000000000100111100000000000000000000000000000
000000000000001101100010100001111101000011100100000000
000000000000000101000100000001011101000011110100000000
000000000000001111100000001101001101000011100100000000
000000000010000001000011101101011110000011110100000000
000000010000000000000000010000011110000011000000000000
000000010000000000000010100000011111000011000000000000
000000010000100000000110011001101010010111100000000000
000000010000000000000011001001111111000111010000000000
000000010000000001000110000001011011000011100110000000
000000010000000000000011110111001111000011110100000000
010000110000001000000010110000000001000110000000000000
110010010000100011000111100101001111001001000000000000

.logic_tile 13 15
100000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000101000011100000000000000000000000000000
100000000000000000100100000000000000000000000000000000
000000000000000000000000001001100000010110100000000000
000000000000000000000000001011100000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000001001000010000000000000000000000000000000
000000010000000000000111100101111111010100110100000000
000000010000000000000000001111101011111100110100000000
110000010000001111000000001001011101001001010100000000
110000010000001111100000001001101000001111110100000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000000101000000000000000001000000100100000000
100000000000000000100000000000001001000000000000000000
000000000000000000000000001000001010100000000000000000
000000000000000000000010011101001000010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000100000000010101001011100000001000010000000
000000000000001101000111111101101001000000000011000001
111010000000000001100000000000011110000100000100000000
100001000000000000100010100000010000000000000000000000
010000000000000000000011110001011001100000000010000001
110000000000000101000010100000101011100000000010000001
000000000000000000000010000001011011100000000010000001
000000000100000000000000000000011000100000000011100001
000000000000000000000010001101001010010111100000000000
000000000000000000000100000111101110000111010000000000
000000000000000001000000000011101001000001000010000000
000000000000000111000000001001011100000000000011000101
000000000000000001100000000000011111110000000000000000
000000000000010000000000000000001001110000000000000000
000000000000001011100111000000011010100000000000000010
000000000000000011100000001011011001010000000010000011

.logic_tile 4 16
000000000000001001010110100011011011010111100000000000
000010000000000001100010111001111010001011100000000000
111000000000001101000000001011101110001000000000000000
100000000000000101100000000001111010101000000000000000
010000001100000000000011110000000000000000000110000000
110000000000100111000110100011000000000010000000000000
000000000000001001100000010000000001100000010000000000
000000001110001111000011111011001010010000100000000000
000001001000100011100111010000001011110000000000000000
000010000011001001000010010000011110110000000000000000
000000000000011000000000000000000000000000000100000000
000000000000000001000010100111000000000010000000000000
000000000000101000000010100111001001000001000000000000
000000000000001011000011010001111100000110000000000000
000000000000000001000000000011011000001000000000000000
000000000000000000000000000011101000010100000000000000

.logic_tile 5 16
000000000000000101000000010111100000000000000100000000
000000000001000000000010000000100000000001000000000000
001000000000001001100000010000011010000100000100000000
100000000010000111000010000000010000000000000000000000
010000000000000111100010100000011000001011100000000000
100000000000000000100010111011001110000111010000000000
000000000001010111000011101101011000000110100000000000
000000000000100000100100001011011111001111110000000000
000000000000001000000010010001001010100000000000000000
000000000000000001000111101001011011000000000010000000
000000000000000000000110000011000000100000010000000000
000000000010000000000000000000001101100000010000000000
000000000000000111000000000000000001000000100100000000
000000000110000000100010000000001000000000000000000000
000000000000010000000000000000011010000100000100000000
000000000000100000000010010000000000000000000000000000

.ramt_tile 6 16
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000110000000000000000000000001000000001000000000
000000100001010000000000000000001000000000000000001000
001000001110000000000000000111011000001100111100000000
100000000000001001000000000000000000110011000000000100
110000001000000000000110000111001000001100111100000000
110000000000100000000000000000100000110011000000000001
000000100000000000000000000101001000001100111100000000
000000001110000000000000000000100000110011000000000100
000000000110000000000000000111101000001100111100000000
000010100000000000000000000000000000110011000000000100
000000000000010000000000010111101000001100111100000100
000001000000000000000010000000000000110011000000000000
000000000000010001100111010000001001001100111100000001
000000000000100000000110000000001101110011000000000000
000000100001001001100110000111101000001100111100000000
000000001000000001000000000000100000110011000000000000

.logic_tile 8 16
000000000000100000000000000000001000001100111100000000
000000000000010000000000000000001100110011000010010000
001000101010100000000000010000001000001100111100000000
100000000001000000000010000000001100110011000000000000
110000001000000000000110000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000001000001000000000110000101001000001100111100000000
000000100000010000000000000000100000110011000001000000
000000001000001001100000000000001001001100111101000000
000000000001000001000000000000001100110011000000000000
000010100000001000000000000111101000001100111100000000
000001000000100001000000000000000000110011000000000000
000000000000000000000111110000001001001100111100000000
000000000000000000000110000000001001110011000000000000
110000000101000001100000000101101000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 9 16
000000000000001001100010000101000000000000000100000000
000000000001000111000110100000100000000001000000000000
001000000001000111100000010001100000100000010000000000
100000000000100000100011100000101001100000010000000000
010000000000000000000010010001011100000000000000000000
100000100000001001000010101001001110000000100010000000
000000000000000101100010111011001111000000100010000000
000000000001000000000010001011111011000000110000000000
000000000000001001000111001011000001010000100000000000
000000000000010001100011111011001111110000110000000000
000000000010000101000010000000011010000100000100000000
000000100000100000100011110000000000000000000000000000
000010000000100011100010101101001100000110100000000000
000000000000000000100100001101011011001111110000000000
000000000000100000000110000001001101010111100000000000
000000000000000000000000000101001000001011100000000000

.logic_tile 10 16
000000000110100000000110010111001000001100111110000000
000000000000010000000011100000000000110011000000010000
001000000000000001100000000111001000001100111100000001
100001000000000000000000000000000000110011000000000000
010010100000100000000000000000001000001100111100000000
010010100000000000000000000000001101110011000000000100
000000000000000000000000000000001000001100111100000000
000010000010000000000000000000001001110011000000000001
000000000010100000000000010000001001001100111100000001
000000000000010000000010000000001100110011000000000000
000000000000001000000110010000001001001100111100000000
000000000000000001000010000000001000110011000000100000
000000000000001001100000000000001001001100111100000001
000000000000000001000000000000001101110011000000000000
010000000000000000000000000000001001001100111100100000
000000000010000000000000000000001101110011000000000000

.logic_tile 11 16
000000000000100000000010100000001010000100000100000000
000000100000000000000111110000000000000000000000000000
001000000000001000000011101011011100010111100000000000
100000001000000111000000001001111110000111010000000000
010000000000000000000000000111100000000000000100000000
100010100000001001000000000000100000000001000000000000
000000000001000000000000010000001000000100000100000000
000000000001000000000011100000010000000000000001000000
000010100000000000000000010000000001000000100100000000
000001000000000000000010000000001000000000000000000000
000000000000010111100010110000000001000000100100000000
000000001000000000100111010000001101000000000000000000
000000000000001000000111100000011010000100000100000000
000000000000000001000000000000010000000000000000000000
000000100100000000000000001111000000010000100000000000
000000000110000000000010110011101001110000110000000000

.logic_tile 12 16
000000000000010000000111110001011001000100000000000000
000010100000101111000010001011101001001100000000000000
001000100000001101000010111001011101000000000000000000
100000000000000101000110001011101001000110100000000000
010000001000000000000000001101100000101001010000000000
100000000000000111000000001111100000000000000000000000
000000000000101101100111011000000000000000000100000000
000000000001001011000111101111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000110000111111011000001000000000000
000000000000100001100000000111011010000010100000000000
000000000000111000000000001000001010101000000000000000
000000000000111011000011110001000000010100000000000000
000000000000000101000011101001011010010111100000000000
000000000000000000000110000011001111000111010000000000

.logic_tile 13 16
000000000000000001100011000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000000011000000100000100000000
100000000000001111000000000000000000000000000000000000
010001100010000111100011100000000000000000000000000000
100001001100000000100110010000000000000000000000000000
000000000000000000000000000001001010010111100000000000
000000000000000001000010110001001110000111010000000000
000000000000000000000110000000001000000100000100000000
000000000000001111000000000000010000000000000000000000
000001000001000000000111101111101110001000000000000000
000010100010000000000000001101101011010100000000000000
000000000000000101000000000011101100000100000000000000
000000000000000001100000001101111100001100000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000001111000000000000
000000000000000000100000000000001010001111000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000010101000011111100000000000000000
000000000000000000000000001001001101010000000000000000
000000000000000000000000010000000001100000010010000000
000000000000000000000011100111001010010000100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000001000000000001101000000010110100000000000
000000000000000001000000001111100000000000000000000000
000000000000000000000000010001100001100000010010000000
000000000000000101000010000111101010000000000011000101
000000000000001000000000000101111110101000000000000101
000000000000001011000000000000010000101000000010000010
000000000001011000000010010011101101000010000000000100
000000000000100011000111001001001011000000000000000000

.logic_tile 3 17
000000000001010101000010100000000001100000010000100001
000000000000000111100010110001001100010000100010000011
000000100000010001100010111011000001100000010010000000
000000000000100000000010101011001111000000000011000101
000001000000000101100010100001111101000001000000000000
000000000000000000000110100000001001000001000000000000
000000000000000101000000000001011100000001010000000000
000000000110000000000000000000000000000001010000000000
000000100000001000000111101111001101011100000010000100
000000000000000001000000001011111111111100000000000000
000000000000001001000111010111000000000110000000000000
000000001010001011000010000111001000000000000000000000
000000000000000001100000010101000000000110000000000000
000000000000000001000010001101101010000000000000000000
000010000000010000000110001101101000000010000000000000
000001000000000000000010001001011001000000000000000000

.logic_tile 4 17
000001000000100000000110000000000000000000000100000000
000000000001001001000110011001000000000010000000000000
001000000000000000000000000001011101101001110000000000
100000000000000000000000000111011011000000110000000000
010000000001100000000011110011000000000000000100000000
100000000000110000000111110000100000000001000000000000
000000000000000111100000000000000000000000100100000000
000000000000000000100010010000001011000000000000000000
000000000010101101000010001011001000000100000000000100
000000000001001001100000000101011100001100000000000000
000000000000010000000000000000011110000100000100000000
000000000010000000000010010000010000000000000000000000
000001001100001000000000000000000000000000100100000000
000000100000000001000000000000001011000000000000000000
000010000001000000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 17
000000001100001101000000000111001010011100000000000000
000000100000000111000010110101001011111100000000000010
001000000000001000000111100000011000000100000100000000
100000000000000111000011110000000000000000000000000000
010000000000000101100111000011011000000000100000000000
100000000000001101000000001111111001010000100000000000
000001000000001011100011101111101101010111100000000000
000000000000000001100100000111011001000111010000000000
000000001111001000000110001001001111010111100000000000
000000001100001011000111111001011010001011100000000000
000000100000001000000000000000011100000100000100000000
000000000000000011000000000000000000000000000000000000
000000101001010000000111101101100000001001000000000000
000000000000001111000011101101001100101001010000000000
000000000000100001100000000001000000101001010000000000
000000000001001111000000001111000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000010101100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 17
000000000001011000000000010000001000001100111100000000
000000000000000001000010000000001000110011000001010000
001000001110000000000000010111001000001100111100000000
100000000000000000000010000000000000110011000010000000
110000000000000000000000000000001000001100111100000000
010000100000000000000000000000001001110011000000000000
000000001110001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000011010000000000110011000000000000
000000001010100001100110000000001001001100111100000100
000000000001000000000000000000001100110011000000000000
000000001010000001100110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000000001001001100111110000000
000000100001000000000000000000001101110011000000000000

.logic_tile 8 17
000001000110001111000110101111001001010111100000000000
000010000000000111100000000111111101001011100000000000
001000000011000000000000000000011110110000000000000000
100000000000000000000000000000001101110000000010000000
010000001010000101000000000011111111010111100010000000
100000000001000000000010111011101110001011100000000000
000000000000000000000110001111100000101001010000000000
000010000000000000000000001111000000000000000000000000
000000101000000111000010110001001101010111100000000000
000011000001010000000111100001001011000111010000000000
000000000000001000000110000111111110101000000000000000
000000000010000001000110000000100000101000000000000000
000000001010100000000000010101000001100000010000000000
000000000000000000000011000000101100100000010010000000
000000000000001011100010100000001010000100000100000000
000000000000000111100110110000000000000000000000000000

.logic_tile 9 17
100000000110001000000111111001001110000110100000000000
000000000000000101000111100101101111001111110000000000
011000000000010101000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000001010100001000000000000000000000000000000000000
000001001111000011100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000011010000000000000000000000000000
000000100000001000000011100001001000100000000000000000
000000000000000011000010000101011111000000000000000000
000000000000000000000011111111111001110000000000000000
000010100000000101000111111011101111111001010000000000
010000000000000000000111011011011101011101000100000000
010000000000001111000011001011101110111101010110000000

.logic_tile 10 17
000000000001010000000000000111001000001100111100000000
000000000001110000000000000000000000110011000000010000
001000001010001001100000010000001000001100111100000000
100000000000000001000010000000001100110011000000100000
010000000000000000000011010101001000001100111100000000
110000000000000000000010000000100000110011000010000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000100000000001100110000000001001001100111100000000
000001101110000000000000000000001000110011000010000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000001000000000000000001001001100111100000000
000000000011010001000000000000001001110011000000000000
010000101101000000000000000000001001001100110100000000
000010000000000000000000000000001101110011000000000000

.logic_tile 11 17
100000000110000111000111101111101011000001000000000000
000000000000000000100100000111011011000110000000000000
011000000000000000000010100001101100000110100000000000
100000000000001001000110101001111000001111110001000000
000000000000000111100011111011101110000001000000100000
000000000000001001000011101111001110000001010000000000
000000101100000111000110001001111100010111100000000000
000000000000001101000000001001011001000111010000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000101100000010111001011010001110100000000
000000000000000000000011110101101111010110110100000010
000000001010000001000111000000000000000000000000000000
000010101100000111100100000000000000000000000000000000
010000000000001001000111111000001010101000000000000000
110000000000011011000111100101010000010100000000000000

.logic_tile 12 17
000000000000010000000111100000000001000000100100000000
000000101110100000000100000000001100000000000000000000
001000000000001111000011101000011111010000110000000000
100000000000000001000100001011001000100000110000000000
010001000000010000000011100000000001000000100100000000
100010000110101111000000000000001011000000000000000000
000000000000001000000010001011001110100001010000100000
000000000000000111000100000111111001000000000000000000
000001000110001000000000010111000000000000000100000000
000000000000000001000010100000000000000001000000000000
000000000000000000000010000001101101010111100000000000
000000000000001111000000000101001010001011100000000000
000000000000000000000111000001111110101000000000000000
000000000000001001000100000000110000101000000000000000
000000000000000011100000010101000000000000000100000000
000000000000000101100011000000100000000001000000000000

.logic_tile 13 17
000000000000000001000110001000000000000000000100000000
000000001100000000000010011111000000000010000000000000
001000000000000000000000010001011000000110100000000000
100000001000000101000010100001101110001111110000000000
010000000010000111100111100101011111000110100000000000
100000000000000000000111100101111010001111110000000000
000000000000100011100000010000011110000100000100000000
000000000111010000100011100000000000000000000000000000
000001000000000000000010000011000000001111000000100000
000010000000000000000111111011101011000110000001000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000010001100000001001011010010000100000000000
000000100000100001000000001001111110000000010000000000
000000000000000111100111110000000000000000000000000000
000001000000001001100110100000000000000000000000000000

.logic_tile 14 17
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000001010000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000110010000000000000000000100000000
100000000000000000000011110101000000000010000000000000
010000000000000001100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000001101001111000110100000000000
000000000000000000000010100001011001001111110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000110100000011011110000000000000100
000000000000000000000000000000011001110000000010000110
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000

.logic_tile 3 18
000000000000001000000000000000001101000000110000000000
000000000000001111000000000000001010000000110000000010
001000000000000001110000001101101010101000000010000000
100000000100000000000000000001110000000000000011000011
010000000001000000000111101000001010100000000010100001
100000000000100101000000001101001111010000000010000001
000000100001000011000010001011101101000000010010000000
000001000000100000100011100111111000000000000010000101
000010100000100001000011110011111010000001010000000000
000000000111010000000011000000010000000001010000000000
000000000000000001000000000111000000000000000000000000
000000000000000000000010001011000000101001010000000000
000000100000000011100010100000000000000000000100000000
000001000000000000000100000001000000000010000000000000
000000000000000000000000000111011010101000000010000001
000000000000001101000000000101110000000000000010100000

.logic_tile 4 18
000001001110001000000011101001101010000110100000000000
000000100000001111000000001001111101001111110000000000
001000000000001000000110100000000000000000000000000000
100000000110001011000010100000000000000000000000000000
010000001100001001000010110000001110000100000100000000
100000000000001101000010000000010000000000000000000000
000000100000000101000000000000000000000000000100000000
000001001010000000100000000101000000000010000000000000
000000000000000101100000000000000000000000100100000000
000000000000100000000011100000001010000000000000000000
000000000000000001000000010101111100001000000000000000
000000000000000000000010000111011100000000000010000000
000001000000011000000000001111111100010111100000000000
000000100000000001000010010001101011000111010000000000
000010100000000000000000010001000000100000010000000000
000000000000000000000011000000001001100000010000000000

.logic_tile 5 18
000010100110000111100011100001101011000110100000000000
000001000000010000000111111111001110001111110000000000
111010100000000111100111011000000000100000010000000000
100000000000001111000110000001001011010000100000000000
010000000101000101000000011001111001010111100000000000
010000000000101001000011111011101000000111010000000000
000000100001010111100010100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000100000001000000001101101001001000000000000000
000010100000100000100000001001011011000110000000000100
000100000000000000000000000000011010000100000100000000
000000000000001111000010000000000000000000000000100000
000000001110000000000010011001001100010111100000000000
000010100000100000000011100011001010000111010000000000
000000000001000011100010000000011110000010100000000000
000000000000010000100000001111010000000001010000000010

.ramt_tile 6 18
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000010000000000010000001000001100111100000000
000000000000100000000010000000001100110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
010000000000000000000111100000001000001100111110000000
110001000000000000000000000000001001110011000000000000
000000000000000001100000010111001000001100111100000000
000000000000010000000010000000100000110011000000000000
000010000000001001100000000000001001001100111110000000
000001100001000001000000000000001100110011000000000000
000000000000001000000110000101101000001100111100000000
000001000000000001000000000000000000110011000000000000
000000001010000000000110000101101000001100111100000000
000000000000100000000000000000100000110011000000000000
000000001010100000000000000000001001001100110100000000
000000000101000000000000000000001101110011000000000000

.logic_tile 8 18
100001001000100000000000001000000001000110000000000000
000010000000000111000000001111001110001001000000000000
011000000000001111100000001011000001010000100000000000
100000000110001111100000000001101011110000110000000000
000001000000000101100011110001111101000110100000000000
000010001000001111000111100101001100001111110000000000
000000000001000101100000001101001111011110100000000000
000000000000000000000010110111111000101110000000000000
000000000110000111000000011000001010000001010000000000
000000000000000000000010011111000000000010100010100010
000000001100101111000000000001011110011101000100000000
000000000001001111000000001111011011101101010100000000
000000001000000000000011111001101101010111100000000000
000000100000000000000011100011001010001011100010000000
010000000001001001100010011000000001100000010000000000
010000000000101001000010011111001000010000100000000000

.logic_tile 9 18
100011100000001101000010110000011101001001010000000000
000011000000000001100111110101011010000110100000000000
011000000000000101000110001001111101011101010100000000
100000000000001101000010101001011000011110100100000000
000010100000001101100011100001011011001001010000000000
000011100001010101000110111001001001101001010000000000
000001000000001111000000010011011100010100100100000000
000000100000000111100010001101011100111100110100000000
000000000000000001100110000000011100010111110000000000
000000001111010111000000001111000000101011110000000000
000000000000100101100010001011111101011101010110000000
000000000001010101000110001101011111011110100100000000
000000001000001000000010000111001101010100100100000000
000000000000001011000000000011011101111100110100000000
110000000000100111000000010001001010000111000100000000
110001000001010000100010101001011010001111000100000000

.logic_tile 10 18
000010001110000000000000010000000000000000000100000000
000001000001000000000010000111000000000010000000000000
001000000000001000000111100111111011100000000000000001
100000000000101011000100001101011110000000000000000000
010010000001010001000110011001111100010111100000000000
100000000000100101000010101011101011000111010000000000
000000000001001001000010100101100000000000000100000000
000000000000100111000100000000000000000001000000000000
000001000001010111100000000000000001000000100100000000
000010000000100000000000000000001000000000000000000000
000000000001001001000000000000001010000100000100000000
000000000000000011000010000000000000000000000000000000
000010000110010001000000001011011010010000100000000000
000001000001000000000000000011001001000000100000000000
000000000110001101100000000000000000000000000100000000
000000000000000111000000000101000000000010000000000000

.logic_tile 11 18
000000000110000111000000000111111111000110100000000000
000000000001010101100011101001011101001111110000000000
001000000000000111000000000001001100101000000010000000
100000000000000000000000000101000000000000000000000000
010000000000000000000110000000000000000000000000000000
100000000000001101000011110000000000000000000000000000
000001000000000000000111100000000000000000000100000000
000000100001010000000100000111000000000010000000000000
000010000000001101000000000000011000000100000100000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000010101011110000110100000000000
000001000000000000000011011101111000001111110000000000
000000000000001000000000000011000000000000000100000000
000000001100000011000000000000000000000001000000000000
000000000000000000000111110101100000000000000100000000
000000100001010001000010000000100000000001000000000000

.logic_tile 12 18
000010100000000000000110000101000000000000001000000000
000000000000000000000010010000100000000000000000001000
001000000000001001100000000111011000001100111100000000
100000000000000001000010010000010000110011000000000100
010000000000000000000000000000001000001100111100000001
010000000000000000000010010000001101110011000000000000
000000001000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000010000000010000000000010000001001001100111100100000
000000000000100000000010000000001000110011000000000000
000000000001000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000100
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000100000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000100000

.logic_tile 13 18
000010000101010111000010111011111011001001010000000000
000001000000100000100110000111011011000000000000000010
001000001110000000000000000000000000000000100100000000
100000000000000000000010110000001000000000000000000000
010001000000000001100011100000000001000000100100000000
100010000000000000000100000000001111000000000000000000
000000100000000000000010000000000000000000100100000000
000000000000000000000011110000001110000000000000000000
000000000000000000000110001011011110010000100000000000
000010101010000000000010101001111110000000010000000000
000000000000001001110110001101001100000001000000000000
000000000000000111000000001011111001000110000000000000
000000000000001011100000001000000000000000000100000000
000000000000001011000010010011000000000010000000000000
000000000000001001000111011001001010010111100000000000
000000001000001011100111110111101111001011100000000000

.logic_tile 14 18
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100110000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000100001100010100000000000000000000000000000
000000000001000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000100000111100000000000011110000100000100100000
010000000000100000000000000000010000000000000000000000
000000000001000000000000000101011111000100000010100000
000000000000100000000000000000001111000100000000000010
000000000000001000000000010111100001000000000000000000
000000000000000101000011100101101110001001000000100010
000000000000000000000000000111001100010000100000000000
000000000000000000000000000001001001000000100000000000
000000000000000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 3 19
000000000000000000000110010000000001000000100100000000
000000000000000000000111010000001001000000000000000000
111010000000001011100010101011100000000000000000000000
100000001010000011100010110101000000010110100000000000
010000000000100000000010000011011111000000010000000000
110000000001000000000110001011011101100000010000000000
000000000001000000000110001000000000000000000100000000
000000000000100001000110100111000000000010000000000000
000001000000000011100000000101011101000100000000000000
000010100000000011100011100011101011001100000000000000
000000000000000001000000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000000000000000111000000000001111011010111100000000000
000000000000100000000000000111111000000111010000000000
000000000000000000000000010000001001000111000000000000
000000000000000111000010011001011000001011000000000000

.logic_tile 4 19
000001000000100000000111001011111011010111100000000000
000000100001010000000100000101101001000111010000000000
001000000000011111100000010000000001000000100100000000
100000001100000111100011000000001000000000000000000000
010000001110001000000110110000000001000000100100000000
100000000000010111000011010000001000000000000000000000
000010000000000111100000000000000000000000000100000000
000001001010000101000000000101000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000110000000100010101011000000000010000000000000
000010000001011000000110000111101010001111110000000000
000001000110000001000100001101011100001001010000000000
000001000000100001100000000001001111000110100000000000
000000000001000000000011110111111100001111110000000000
000000001000000001000110100111100000000000000100000000
000000000100000000000000000000100000000001000000000000

.logic_tile 5 19
000000000000000001100110000101100000000000001000000000
000000000000100000000000000000000000000000000000001000
001000000000001001100000000000011000001100111100000001
100000000000001111000000000000001000110011000000000000
010000000000000000000011100000001000001100111100000000
110000000010000000000000000000001101110011000000100000
000010001000001000000000000000001000001100111100000000
000000000000001111000000000000001001110011000000000010
000000001010000000000000010111101000001100111100000000
000001000000100000000010000000000000110011000001000000
000000000001000000000000000000001001001100111100000000
000000000000100000000000000000001000110011000000000000
000000000000010000000000000111101000001100111100000000
000000000000100000000000000000100000110011000000000000
010000000000001000000110010111101000001100111100000000
100000000000000001000010000000100000110011000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000100000000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
111000000100000111000000000000011110000100000110000000
100010000000000000100000000000010000000000000000000000
110000001100000111100010000000000000000000100110000000
110010100001000101100000000000001101000000000000000000
000000000000000011100000010000000001100000010000000000
000000000100100000100011010101001011010000100000000000
000001000000000111000000010000011000100000000000000000
000010100000000000100011000001001011010000000000000000
000000101110000000000000000000000000000000000110000000
000001000001010000000000000011000000000010000000000000
000000000000000001000011000000000000000000100100000000
000000000000000000100100000000001110000000000010000000
000000000000100000000111000101101011000010000010000100
000000000001000001000100000000001110000010000000000010

.logic_tile 8 19
000000000001110000000011100000000001000000100100000000
000010100000010000000000000000001011000000000000000000
001000100010001000000011101101111111010111100000000000
100001000000000101000000001101011010000111010000000000
010001001000110111100010100000000000000000000000000000
100010000000110111100000000000000000000000000000000000
000000100001000111000111000000000000000000000100000000
000011001000001001100011101001000000000010000000000000
000000001110001000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000011000000000001101011001000001000000000000
000000100001001101000000001001101011000001010000000000
000000001010000000000000000011001010001111110000000000
000000000000000000000000000101101100001001010000000000
000010101100000000000110000011100000000000000100000000
000000000000100000000000000000000000000001000000000000

.logic_tile 9 19
000010100001011111100000000001101110010000110000000000
000001000000000001100000000000111110010000110000000000
111000001110000101100111101011011011010111100000000000
100000000000000101000100000111101011001011100000000000
110000000010100101100011100011011001100000000000000000
110000000001001101000000000001101000000000000000000000
000000001110000001000000010111111110000001010000000000
000000000000000000000011100011011000000010000000000000
000010000000000101100010110001011101000100000000000000
000001001100000000000011101101001111001100000000000000
000000000000100101100110000000000000000000000000000000
000000000001000111000100000000000000000000000000000000
000000000000001101000011111101011100000000100000000000
000000000110001011000110100011011010000000110000000000
000000000000001011000010000000000000000000100100000000
000000000001001111000000000000001110000000000000100000

.logic_tile 10 19
000001000000001111100110000101000000000000000100000000
000000000000001111000011110000100000000001000000000000
001000000000000000000000010111101011001111110000000000
100000000000001111000010100011111010000110100000000000
010010000000000000000010000000000000000000100100000000
100011000000001101000010000000001000000000000000000000
000010100000000000000000000011101111000110100000000000
000000000000000101000010111111111011001111110000000000
000001000000000001000000001111101001100000000000000000
000000000000000000000000001001111110000000000000000000
000000000001000000000011110111101010000110100000000000
000010101000100000000110000001111110001111110000000000
000000000000001000000111000000000001000000100100000000
000010000000000001000111110000001000000000000000000000
000000000001000011100011100001001111010111100000000000
000000000000100000100110100101111101001011100000000000

.logic_tile 11 19
000010000000000000000111001101111001010110110000000000
000000000001010111000000000101001101100010110000000000
111001000000000111100000010000000000000000000000000000
100010000000000000000011100000000000000000000000000000
110000000000100000000010111000000000000000000100000000
010000000110010000000110001001000000000010000000000000
000000000000000111000110000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000010010000000000000000000000000000
000000100000000000000111100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010100001000000000000000101001111010000100000000000
000000000000000000000010000001111011000000010000000100
000000001100000000000110001111101010010111100000000000
000000000000000000000100001011111001001011100000000000

.logic_tile 12 19
000000100000001000000000000000001000001100111100000000
000011100000000001000000000000001000110011000000110000
001000000000000000000110000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000100000000110010101001000001100111110000000
010000000000010000000010000000100000110011000000000000
000000000001000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000010
000000100000000000000000000111101000001100111100000000
000001001010000000000010000000000000110011000000000000
000000000001000000000000000101101000001100111100000000
000010000000010000000000000000000000110011000000000010
000000001010000001100000000111101000001100111110000000
000000000000000000000000000000100000110011000000000000
110000000000001000000000010000001001001100111100000000
000000000000000001000010000000001001110011000001000000

.logic_tile 13 19
000000000100010111000010100101100001000110000000000000
000000000000000001100111101001101100001111000000000000
111000000000000000000000000001101100010111100000000000
100000000000000000000010100011111000000111010000000000
110000000000001000000000000101011101000110100000000000
110000000000001111000010000001011010001111110000000000
000000000000000111100111110000011010101000000000000000
000000000000000000000110011011000000010100000000000000
000000000110000011100111100000001010000100000100000000
000000000000000000100111110000010000000000000000000010
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100011100000001001110000000000000000
000000000000000001000000000000011011110000000000000000
000000000001000000000000011011101110000000000010000000
000000000000100000000011001111001110000100000000000000

.logic_tile 14 19
000000000001010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000010000000000000101100000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000001101000011100000000000000000000000000000
010000000000000011100111000000000000000000000000000000
100000000000000000100110000000000000000000000000000000
000000000000001000000110001101101100000001010000000000
000000000100001001000100001111100000101001010000000000
000000000000000000000011100000000001000000100100000000
000000000000001001000000000000001001000000000000000000
000000000000000000000000000000011000000010100000000000
000000000000000000000000001011000000000001010000000000
000000000000000000000110000101001110000000000000000000
000000000000000000000010000101110000000010100010000001
000000000000000000000000011111001011100000000000000000
000000000000000000000010000101111000000000000000000000

.logic_tile 3 20
100001000001000000000111001011111011000110100000000000
000000001010100111000010111001011011001111110000000000
011000000000001101100110010000000000000000000100000001
100000000000000011000010100011000000000010000111000000
000000100000000000000110001101011001000011100100000000
000001000000000001000110100111011010000011110100000001
000000000000010001000110011011101000010110100100000000
000000000000000000000111000001011011001001010100000000
000001000001010011100111100111011110100001010000000000
000000100000000000100000000000011000100001010000000000
000000000001011011000010011011101011000110100000000000
000000000000100001000010101011111110001111110000000000
000000000000101000000110000001000000000000000100000110
000000000101010001000000000000100000000001000101000000
010000000000001111000000000000001110000011000000000000
010000000000001011100010000000011101000011000000000000

.logic_tile 4 20
000000001110000000000000000101100000000000000100000000
000001000000001101000010100000100000000001000000000000
001010100001001001100010100001001001001001010000000000
100000000000100111100110100101011010000000000000000000
010000000100000111100000001000000000000000000100000000
100000000000000101100011110001000000000010000000000000
000000000000000000000000010101000000000000000100000000
000000000000000111000010010000000000000001000000000000
000011100000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000100000000
000000000100000000000011111101000000000010000000000000
000000000000100000000000000000011110000100000100000000
000000100001000000000000000000010000000000000000000000
000000000001000000000000011001111101100000000000000001
000000000000101101000011001001111110000000000000000000

.logic_tile 5 20
000000000110000000000000000111001000001100111110000000
000000000000100000000000000000000000110011000000010000
001000000001000001100000000111001000001100111100000000
100000001000100000000000000000000000110011000000100000
010010100000000000000111100000001000001100111100000000
110000000000000000000100000000001101110011000000000000
000000000001010000000000010000001000001100111100000000
000000001010010000000010000000001101110011000000000010
000010000000010000000110010111101000001100111100000000
000000000000100000000010000000000000110011000010000000
000000000001100000000000000000001001001100111100000000
000000000000110000010000000000001000110011000000000010
000000000000001001100000000101101000001100111101000000
000000000000000001000000000000100000110011000000000000
010000000000101000000110000111101000001100111100000000
100000001011000001000000000000100000110011000000100000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000010000000000000000000000011000000000000000100000000
000001000001000000000011100000000000000001000000000000
111000000110000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000100000000000000000000000000000100110000000
010000000001011001000000000000001110000000000000000000
000000000101010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000100110000000
000001000000000000000000000000001010000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000001000000000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
111001000001000011100000000000000000000000000000000000
100000100001000000100010110000000000000000000000000000
110010100000000000000010100000011010000100000110000000
110000000100000111000000000000010000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000100000000010010101000000000010000010000000
000000001010000000000110000000000000000000000100000000
000000000000000000000110101011000000000010000011000000
000000000000010000000000001001011000000001000000000000
000000000000000000000000001111111101000110000000000000
000010000000000000000011000001101110010110000000000000
000011101110010000000110001101011000111111000000000000
000010100000000000000000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000100000000
000000000000011001000010000111000000000010000000000000
111000000000000111000000000000000000000000100100000100
100000001000001101000000000000001110000000000000000000
110000000000000101000000010000000001000000100100000000
110000000000001101100010100000001100000000000000000001
000000000001000101100000000001000000000000000100000000
000000000000100001000000000000000000000001000000000010
000010100000000000000000000101101011010111100000000000
000000000001000000000011111001011000000111010000000000
000000000000001000000000001101101010100000000000000000
000000001110001011000000000111001010000000000000100000
000000000001011001000010000001100000000000000100000000
000001000000001011000000000000000000000001000000100000
000000000000001000000000000000001100000100000100000000
000000000000000001000000000000010000000000000000000010

.logic_tile 10 20
000000000001010000000000000101100000000000000100000000
000010000000011001000010010000000000000001000000000000
001010000000000000000011001001011010010111100000000000
100000000000000000000000001101011011000111010000000000
010000000000010101000000010111000000000000000100000000
100000000000000000100010000000000000000001000000000000
000000000000000111100010001011001011010000000000000000
000000000000000111100010011111001110110000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001011000000000000001010000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000011000000100000100000000
000000000000001001000011100000010000000000000000000000
000000000000011000000000000101101001010111100000000000
000000000000100101000010101111111100000111010000000010

.logic_tile 11 20
000010000101000000000000010000000001100000010010000000
000000000000100000000011111111001011010000100000000000
001000000001000001100000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000111110000000000000000100100000000
000000000010001001000111010000001110000000000000000000
000000000000000000000000001001111011010111100000000000
000000000000000000000000001011011011000111010000000000
000000000000010000000000011000000000000000000100000000
000000001110000000000011110101000000000010000000000000
000000000000001000000111111111011111010111100000000000
000000000000000101000111111111111000001011100000000000
000000000100000000000110010000001000000100000100000000
000000000000000000000011000000010000000000000000000000

.logic_tile 12 20
000001000000100001100000010101001000001100111100000000
000010000001010000000010000000000000110011000000010000
001000000000100001100110010000001000001100111100000000
100000000010000000000010000000001000110011000000000000
110000000000001000000110000000001000001100111100000000
010000000110000001000000000000001001110011000000000010
000000000000000000000000000101001000001100111100000000
000010000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000001
000000001100000000000011110000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
110000000001000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000100

.logic_tile 13 20
000000100001000111000000000001000000000000000100000000
000001000110000000000000000000000000000001000000000000
001001000110000111100010100101111011010111100000000000
100010000000000000000100000111101000000111010000000000
010000100000100101100110100000000000000000000000000000
100001000000010101000010100000000000000000000000000000
000000000000000111000111100101000000000000000100000000
000000000000000000100000000000100000000001000000000000
000010100000000000000000000000000000000000100100000000
000011000000000000000010110000001010000000000000000000
000000001110000000000010000011001110100000000000000000
000000000000000000000000000101101011000000000010000000
000010100000001001100111010111000000000000000100000000
000000000000000001000010100000100000000001000000000010
000001000000000111100000001111101111010111100000000000
000000100000000000000000001011011001000111010000000000

.logic_tile 14 20
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000111100000001110000011110110000000
110000000000100000000100000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
100000000000000011000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
011000000000000111000110001101011001000110100000000000
100000000000000101000000001101001010001111110000000000
000000000000000011100111100000000001000110000000000000
000000000000000000100100001111001110001001000000000000
000000000000000111000010100000000000000000000000000000
000000000000000001100010110000000000000000000000000000
000000000000000000000110111111111000000111000100000000
000000000000000000000010001011101101001111000100000000
000010000000000000000010011101001110011101000100000000
000001000000000000000110001001111101011110100100000000
000000000000000001100111000001000000001001000000000000
000000000000000000000000000111001001010110100000000000
010000000000000001100000001111011010001001010100000000
110000000000000000000010101011111001001111110100000000

.logic_tile 3 21
000000000000001001100010110111000000010110100100000000
000000000000000011000111100000000000010110100010000001
001000000000000101000000000101111011000111010000000000
100000000000000000000011111101101010101011010000000000
110001000001001001100111010011011101001000000000000000
110000100000101001100111001101111111101000000000000000
000000000001011001100010110111101010100000000000000000
000000000000101011100111111001001100000000000000000000
000000100000000101100110100101111110010111100000000000
000001000000000001000000001101111100001011100000000000
000000000000000101100110001001000000010000100000000000
000000001110000000100000000011101000110110110000000000
000001000000001001000010000101011110010111100000000000
000010100000000001010100001101001000001011100000000000
010000000000001001100111011111011001001001010000000000
100000000000001011000011010001011100000000000000000000

.logic_tile 4 21
000001001110100000000000010011101110010110110000000000
000000100001000000000011001001011101100010110000000000
001000000001010000000010101101111000000001010000000000
100000000000100101000111110101100000010110100000000000
010001100000000011100010100000001010000100000100000000
100000000000000111100010100000000000000000000000000000
000000000001000000000111000011101010010111100000000000
000000000000101101000000001101101101001011100000000000
000000000000000001000010100111111100010111100000000000
000000000000000000000010001101111010000111010000000000
000010000000000001000011100000000000000000000100000000
000000000000000000000110000111000000000010000000000000
000000000000100000000000011000000000000000000100000000
000000000001000001000010001001000000000010000000000000
000000000000000000000000001001011100000110100000000000
000000001110000000000010001001111100001111110000000000

.logic_tile 5 21
000000000010000000000000000000001000001100111100000000
000001000000000000000000000000001100110011000001010000
001010100000000001100110010101001000001100111100000000
100001000000000000000010000000000000110011000010000000
110000000000000001100000000111001000001100111110000000
110000000000000000000000000000100000110011000000000000
000010000000001000000000000000001000001100111100000000
000001000000000001000000000000001101110011000000000001
000000000000001000000110000101101000001100111100000000
000000000000000001000000000000000000110011000010000000
000000000000000000000000000000001001001100111100000000
000000001100000000000000000000001000110011000000000010
000000100000000000000011110000001001001100111110000000
000000001000000000000010000000001001110011000000000000
010000100000010000000000000000001001001100110100000000
100001000000100000000000000000001001110011000000000010

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000010000000000000000000000

.logic_tile 7 21
001000000001000011000000000000000000000000100100000000
000000000000000111000000000000001110000000000000000010
111000001000000101100000000000000000000000000100000000
100001000000000000100000000001000000000010000010000000
110000001000000111100000000000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000001011111000000000000000001000000100100100000
000000000000101011000000000000001000000000000000000000
000001000000000000000000000000011010000100000100000000
000010001001000000000010000000000000000000000000100000
000001000000000000000000000101100000000000000100100000
000000100000000000000000000000000000000001000000000000
000000000001000001000000001000000000000000000110000000
000000000100100000000000001111000000000010000000000000
000000001110000000000111000101000000000000000100000000
000001000001010000000100000000000000000001000000000010

.logic_tile 8 21
000011001110000111000000010000000000000000000000000000
000001000001000000000011110000000000000000000000000000
111000000000010000000111101001111101100000000010000000
100000001000001111000100001111001101000000000001000111
010010100100000000000000000000011010000100000100100000
010001000000101111000000000000000000000000000000000000
000000001010001000000011100000000000000000100100000000
000000000000001111000000000000001010000000000000000100
000010001010000000000010100000011000000100000100000000
000000000000000000000000000000010000000000000000100000
000001000000101000000011100011111011100000000000000110
000010000000011011000000001111011101000000000011100010
000000000001010000000000010011000000000000000100000000
000000000001010000000011000000100000000001000000000000
000000001000000000000000000000000000000000000100000000
000000000000000000000010010001000000000010000000000100

.logic_tile 9 21
000000000000000000000010010011001101010111100000000000
000000000001000000000111001111011001000111010000000000
001001000000001000000111110111101100000110100000000000
100000100000000111000011001101011001001111110000000000
010000000000000001000000010000011010000011110010000000
100000000010000000100011110000010000000011110000000000
000010100000000001000000000011000000000000000100000000
000001000000000000000010110000000000000001000000000000
000000000001001111100110001000000000000000000100000000
000000001111000111100010110101000000000010000000000000
000001000000000000000110110001000000000000000100000000
000010001100000000000110000000100000000001000001000000
000000100110000000000010100000000000000000000100000000
000001000110000000000000000101000000000010000000000000
000000001100000111000000001001111101010110110000000000
000000000001000000100000001001011101100010110000000000

.logic_tile 10 21
000001000110000000000111100000001010000011110100000000
000000000000000000000110010000010000000011110001000010
111000000000000111000000000101001001011110100000000000
100000000000001111000000001011111010011101000000000000
110010100000000000000111010001000000010110100110000000
110001001000100111000111110000100000010110100001000000
000001000000000111100000000000011000000100000110000000
000010100000000101000000000000000000000000000001000000
000000100000000000000111011001101010010010100000000000
000010000000000000000110001111001101110011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000111100000011010000011110100000000
000000001110000000000000000000000000000011110001100001

.logic_tile 11 21
000000000000101111000000000011111011001000100000000000
000000000001000001000000000101111000100010000000000000
111000000000001000000000000111101011111100110000000000
100000000000001111000000000001111100010100100000000000
110000001000000001000111100000000000000000000000000000
010000000000001001100110010000000000000000000000000000
000000000000100111100111110001001110100000000000000000
000000000001000000000111110011001101001000000000000000
000000000000000111000011110000000001000000100100000000
000010000000000000100011100000001101000000000000000000
000000000000000001000111010101111010110011000000000000
000000001110000000000110100101011011000000000000000000
000001000000000001100000000000011110000100000100000000
000010000000000000000000000000000000000000000000000000
000000000110010000000010000000000000000000000000000000
000010100000100001000000000000000000000000000000000000

.logic_tile 12 21
100000000000001001100000000111101011010111100000000000
000000000110000001000011100101011110000111010000000000
011000000000000001000110000000000001000000100110000000
100000000000001101100100000000001100000000000110000000
000000000000000011100111111001111011000110100000000000
000000000001010000000111101111001101001111110000000000
000001000000101111100111100000000000000000100111000000
000000000000011111000000000000001000000000000101000100
000010100000000011100110001001101100100000000000000000
000010100000000000100000001101101000000000000000100000
000000000001010001000111010000000000000000100100000100
000000000000100000000010100000001101000000000101000010
000000001010001000000000000000000000000000100110000100
000000001100000011000000000000001001000000000100100000
010000000001011011100010001001101010001111110000000000
110000000000100101000000001011011110001001010000000000

.logic_tile 13 21
000000000001010000000000010101000000000000000100000000
000000000001100000000010000000100000000001000000000000
001001001110000000000111101111001001000110100000000000
100010000000000101000100000101111001001111110000000000
010000000000000000000000000011100000000000000100000000
100000000000000000000011110000100000000001000000000000
000000000000001000000010001011001110100000000000100000
000001000000001111000000000011101111000000000000000000
000000000000000001000010010000001100000100000100000000
000000000000000000000011000000000000000000000000000000
000001000000000001100010000101111000000110100000000000
000010000000001111000100000111101101001111110000000000
000000000000101001100010000000000001000000100100000000
000000000001000001000010110000001111000000000000000000
000010000000000000000111000000011100000100000100000000
000001000000000000000100000000000000000000000000000000

.logic_tile 14 21
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000101100000
000000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110100000000000000001100000000000000100100101
010000000001010000000000000000100000000001000110000100

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000100000000001111000000000001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000010111011000000000010000000100000
000000000000000000000000000011100000000000000100000000
000000000000000000000010110000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000011100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
100000000000001101000010100000000000000000000000000000
110000000000001000000111000011100000000000000100100000
010000000000000101000000000000000000000001000000000000
000000000000001000000000001111101011010110110000000000
000000001100000001000000000101011101100010110000000000
000000100001100000000011110111101011100000000000000000
000000000000100000000011100111001100100110000000000000
000000000000000001000111010111011100000001010010000000
000000000000000001100010100000100000000001010010100010
000000100001100111000111001001101101000000010000000000
000000000001010000000100001001011101010000100000000000
000000000000001001000000000000011000000100000100000000
000000000000000011000000000000000000000000000000000000

.logic_tile 4 22
000000100000000011100111001001101101010000000000000000
000000000000000111100011101101001001110000000001000000
001000000000000111000111001011011010010111100000000000
100000000000000101000110111011101110001011100000000000
010001000000001011100010000101000000000000000100000000
100000100000101101000010110000000000000001000000000000
000000000000000101000111001101001001001111110000000000
000000000000000000000010101111011011000110100000000000
000000000000001001100110010111011001010111100000000000
000001000110000101000010001101111100000111010000000000
000000000000001000000111000001111110000000010000000100
000000000000000101000000001101001101000000000000000000
000000000010000000000000000001001000100000010000000000
000000000000000111000010110001011100000000010000000000
000000000000000101100010000000011110000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 5 22
000000000000011000000000000101111000010110000000000000
000000000000100011000000001111011000111111000000000000
111000000000010000000011110000011100101000000000000000
100000000000100111000111101111000000010100000000000001
110000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000001000000111100101100000000000000100000000
000000001110000111000100000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001000000000000000000000
000000000000000000000000000111011000010100000000000000
000000000000000111000000000000010000010100000000000000
000000100000000001000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 22
000000000000000101000000010111100000000000000100000000
000000000010100000100011010000100000000001000000000000
111000001000001000000110010011101100010000100000000000
100000001110000011000011110001111101000000010000000000
010000000001001000000010000001101100101000000000000000
110000000110000001000010110000110000101000000000000100
000000001000000001000011111000000000000000000100000000
000000001110001111000011000101000000000010000000000010
000000000000010011100010011011001111001111110000000010
000000000000100000100011011001001100000110100000000000
000010000000000000000111001111011010110011110000000000
000001101110000001000110001011001010010010100001000000
000000000000000001000000001000000001100000010010000010
000000000000000001000000000001001011010000100001100000
000000000000000000000000011001001100010111100000000000
000000000000000000000011011101111011000111010000000000

.logic_tile 8 22
000000100000000000000010101000000000000000000100000000
000000000000001101000100000111000000000010000000000001
111000000100000000000000000101000000000000000100000000
100000000000000000000000000000000000000001000010000000
110010100100000111000000000000000000000000100100000000
010001000100000000100000000000001111000000000000000000
000000000000000000000110000011000000000000000100100000
000000000001000000000100000000000000000001000000000000
000000000001000000000000000001011101100000000000000000
000000000000000101000010000001111011000000000000000100
000010100000001000000010000000011100000100000100000001
000001100000000101000000000000000000000000000000000000
000000000100000000000110100000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 9 22
100000000100000000000000000000000000000000100100000000
000010100000000000000000000000001100000000000101000000
011000000000101001100000000000000000000000000110100000
100000000000000111000000001111000000000010000101100000
000010100000000111100000000000000000000000100110000000
000000000000100000100000000000001010000000000100100100
000000000001000000000000000111100000000000000110100001
000000000000100000000000000000100000000001000111000000
000000001010001001000000000000011000000100000110000101
000000000000010011000000000000000000000000000101100000
000000001110000000000000000000000000000000100110000001
000000000000000000000000000000001100000000000101000010
000000000100001000000000010000001110000100000110000000
000000001110000001000010000000000000000000000100100000
110010001010100111000110000001100000000000000110000100
110001000001000000100000000000000000000001000110000000

.logic_tile 10 22
000000000000000001100110011111011110000110100000100000
000000000000001001000011100101101100001111110000000000
111010000000000111100111010000000001000000100100000010
100001000000000000100111110000001111000000000000000010
010000000000100111000110100101111010001000100000000000
010000000000001101100011110001011111010001000000000000
000000000000001111000000000000001010000100000100000000
000000000000001011000010110000010000000000000000000001
000000000000001111000000000001001011000100010000000000
000000000000000011100000000101001111100010000000000000
000010100000000000000000001111011101001000000000000001
000000000000001101000010000001011001000000000010100000
000000000000000001000010100011000000000000000100000010
000001000000000000000111110000000000000001000000000010
000000000000001000000111000001111100000100010000000000
000000000000000011000110011101101001010001000010000000

.logic_tile 11 22
000001000000001111100010110000011000000100000100000001
000000000000000111000011100000000000000000000000000000
111000001010001001100111010101000000000000000100000000
100000000000100101100110100000000000000001000000000000
010000000000000001100011110111101010101000000000000000
110000000010000000100010100000010000101000000000000000
000010000001111101000000011001011101101101010000000000
000001000000110111000011110011101101101110000000000000
000001000000001111000000001101111000000100010000000000
000000000000000011100000001001111000010001000000000000
000000001010000001000010101101111110100000000000000000
000000000000101101000110101111011001000000000000000001
000010100000010000000110010001001101000000010000000000
000000000000000000000011101111001000010000000000000000
000000000000001000000110011011011100001000100000000000
000000000000000001000011010101011111100010000000000000

.logic_tile 12 22
000000000000001101100011100000000001100000010000000000
000001000000001011000011101111001011010000100000000000
111000000100001111100011111001011000101011010000000000
100010100000000001000011110111101001001011100000000000
110000000000000111100011111001011110010111100000000000
010010100000000000100110100101011000001011100000000000
000000000000101111000110011111111101000000000000000000
000000000000010111000010100101001001110011000000000000
000000000000001001100000010000000000000000100110000000
000000001100000001000011100000001011000000000001000000
000010100001011000000110111111101100100000000000000100
000001100000100011000011101101101011000000000000000000
000010000000000001000110011111001101100000000000000000
000001001100000000000011111011101001000100000000000000
000000000000000111000010001111001011100010000000000000
000000001110100001100110111011001000000100010000000000

.logic_tile 13 22
000010100000000000000110011011101000100000000000000000
000001000000000000000010000101111100001000000000000000
111000000000100000000110000000000000000000000000000000
100000000000010000000100000000000000000000000000000000
110000000000000000000000011000000000000000000100100000
010000000000000000000010010111000000000010000000000001
000010000001010001100000000001011101100010000000000000
000001000000100000000000000011111111000100010000000000
000010100000000101000000000000000000000000000000000000
000001000100001001000010000000000000000000000000000000
000000000000000000000110001000000000000000000100000001
000000000000000000000111111001000000000010000000000010
000000000000000001100000000000000000000000000100000000
000000000000000000100000000111000000000010000000100100
000010000000000001100000000000000000000000100100000000
000001100001000000100010010000001011000000000000000011

.logic_tile 14 22
000101000000000000000011100011000000000000001000000000
000000000000001111000111100000100000000000000000001000
001000001100100000000000000001000000000000001000000000
100000000001010000000000000000000000000000000000000000
010001000000000000000011100000001000000100101110000000
010000000000000000000100001101001101001000010001100000
000000000000000000000000000111001000010100001110000000
000000000000000000000000001001100000000001010001000000
000000000000000000000011110000001001000100101110000000
000000000000000000000010001101001100001000010011000000
000000000000001000000000000111101000010100001110000100
000000000000000001000000001001000000000001010000000000
000000000000000000000110000111101000010100001110100000
000000001100000000000000001101100000000001010001000100
000001000000100001100110010111101000010100001110000000
000000000000010000000010001001100000000001010011000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000011000000100111000000000011000000000000000110100000
000010100001000000000010110000000000000001000101000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000010101000000000000000000000000
000001000000000000000010000101100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000110000001
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000001001000001000000000000000000000000000000100000110
000000100000000111000000000101000000000010000000000000
111000000000001001100000011001011001000000010000000000
100000000000000101000010100001001110000000000000000000
010000000000001011100010010000001010000100000100000000
110000000000001011100110100000010000000000000000000101
000000000000000111000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000001010000011110001000000
000000000110000000000000000000010000000011110000000100
000000100000000000000000010111111100000110100000000000
000000000000000000000011011111011010001111110000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000010000000001001000000000000100000
000000000000001101100000000000011010000100000100000000
000000000000000101000000000000000000000000000000100000

.logic_tile 4 23
000000000000001001100111000000001000000100000100000000
000000000000001011000000000000010000000000000000000000
001000000000001011100000010001100000000000000100000000
100000000000000011100011000000100000000001000000000000
010000000000000000000110010111001101001111110000000000
100000000000100000000011010001101100001001010000000000
000000000000000111100111000000000000000000000100000000
000000000000001101000000000111000000000010000000000000
000000001100001011100011100011111011010111100000000000
000000000000000001100100000011101000000111010000000000
000000000000000111000010001000000000000000000100000000
000000000000000001100000000001000000000010000000000000
000000000001000000000010010001001011010111100000000000
000000000000000001000111101111011011001011100000000000
000000000000000000000000001101101010010111100000000000
000000000000000000000000000011011101001011100010000000

.logic_tile 5 23
000000001000001111100010010001001010000110100000000000
000000000000001011000011110101011000001111110001000000
001000000000000001100011100001011100001111110000000000
100000000000000000000010111001011111000110100010000000
010000000000000101000111000000000001000000100100000000
100000000000001111000010000000001010000000000000000000
000000000000001111100010000000011001011100000000000000
000000000000000001000000001011011001101100000000000000
000000000000000000000111100000001010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000011100000100000000001000000000000
000011000000000000000000010000000001000000100100000000
000001000010100000000010000000001011000000000000000000
000000000000000000000000001011001001010111100000000000
000000000000000000000000000101011000001011100000000000

.ramb_tile 6 23
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000001000000001000000000000000001110000100000100000000
000000000000001111000000000000000000000000000000000000
001000000000000111100000000000001111110000000000000000
100000000110000000100000000000001100110000000000000000
010000000100000101000000000000000001000000100100000000
100010000000000000000000000000001111000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000001100011110000001110000000000000000000
000001001110000000000010000000011000000100000100000000
000010000000000111000000000000000000000000000000000000
000000100000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001111110011100110001111011010100000000000000010
000000000100000001100011110101111010000000000000000000
000010100000000000000111000011001111010111100000000000
000000000000010001000000001011011010001011100000000000

.logic_tile 8 23
000000000000011000000110110101001100011110100000000000
000000001000001001000111110101011110011101000000000000
111001000000000111000111110000011000000100000100000000
100000000000000000100110000000010000000000000010000000
010000000000001011100000000000000000001111000000000000
010000000000000101100000000000001000001111000000000001
000000000000100011100000001011111010001111110000000000
000000000000010000000000001001001001001001010000000000
000000000000000000000110100000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000011000000000000000011110000100000100000000
000000100000000001000000000000000000000000000000000000
000001000000000011100000010111100000010110100000000000
000000000000000000000010000000000000010110100000000000
000000000000001001000000001000000000000000000100000000
000000000000000111000000000001000000000010000000000100

.logic_tile 9 23
000000000001010000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
111010100000000111000000010001100000000000000110000000
100011101110000011000010100000000000000001000000000101
110000000000000000000000011000000000000000000100000000
110000000000000000000010101001000000000010000000000100
000000000000011011100000000000000000000000000100000000
000000001111101011100000001101000000000010000010000000
000000100001000000000111100000000001000000100100000000
000000000000000000000000000000001110000000000010000000
000000000001010000000000000000000000000000000110000001
000000000000100000000000001011000000000010000000100000
000001000000000000000010000000011000000100000100000000
000000100000000000000100000000000000000000000001000000
000000000000100001000000000000011010000100000100000101
000000000000010000000000000000000000000000000000000000

.logic_tile 10 23
000000000001001000000000000000000000000000000100000000
000000000010100101000000000001000000000010000000000011
111010100001000000000011100111100000000000000100000010
100000000000000000000000000000000000000001000001100000
110000000000000000000000000000011000000100000100100000
110000000000000000000000000000010000000000000000000001
000010000000110000000000000000000001000000100110000000
000001000000110000000000000000001100000000000000000100
000011100000000000000000000000011110000100000100000001
000010000000000000000000000000000000000000000000000011
000000001100001111100000010000011100000100000100000000
000000000000011001000010010000010000000000000000000011
000000000100000000000011101000000000000000000100000010
000000100000010000000000000011000000000010000010000000
000000000000001001100110000000011110000100000100000010
000000000000000101100100000000010000000000000010000000

.logic_tile 11 23
000000000000010000000000000000000001000000100111000000
000010100000100000000011100000001110000000000000000001
111000000000000000000011101000000000000000000100000000
100000000000000000000100001001000000000010000001000010
010010000000000000000000001000000000000000000100000000
010001000110100000000000001011000000000010000001100001
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001101000000000000000001
000000000001000000000010000000000000001111000000000000
000000000000001001000100000000001110001111000001000000
000000000000000000000000000000011110000100000110000000
000000000000000000000010000000010000000000000000100000
000000000000000111100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000110
000000000000010111000111000000001110000100000100000100
000000000000000000000000000000000000000000000010000000

.logic_tile 12 23
000000000001001001100011100011111110001011100000000000
000001000010101001000110010101111111101011010000000000
111000000000011111000011111101111100100010000000000000
100000000000101011100010010001101111000100010000000000
110000000000000001000110010111111010100000000000000000
010010100001010000100011101101011000000000000000000000
000000000000000111100111101111011100001000100000000000
000000001100001101000110100011011001100010000000000000
000000000000001111100000011001101101110011000000000000
000001000010000001000011001001101100000000000000000000
000010000000000111000011110001111010000000000000000000
000001100000001001000011111101001110110011000000000000
000010100000000101000011110000000000000000100100000100
000000001100001001000011100000001001000000000000000010
000000000000001000000011100011011111100001000000000000
000000001100000001000111110001011010000000000000000000

.logic_tile 13 23
000000000000010001100000001001011000100000000000000000
000000000000000000000000000101011111000000000000000000
000000000000000000000110100111101100010101010000000000
000000000000000000000000000000010000010101010000000000
000000000001010000000011100101111110001010000000000000
000000000010100000000000001101001100000110000000100010
000000000011011101100000000000011100101010100000000000
000000000001111111000000001011010000010101010000000000
000000000000001000000110110000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000000000110000101111110001001000000000010
000001000000000000000000001101001100000101000000100000
000010000000001101100000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000001101001000010100001100000000
000000000000000000000000001011000000000001010011010001
001000000000000001100000011111001000010100001100000000
100000000000010000000010001111000000000001010001000010
110000000000001000000110011101001000010100001110000000
110000000000000001000010001011100000000001010000000100
000010100000000000000110001101001000010100001110000000
000001000000000000000000001111100000000001010001000000
000000000000010000000000001000001001000100101110000001
000000001010000000000000001011001100001000010001000000
000000001110001000000000011000001001000100101110000100
000000000001010001000011011111001000001000010000100000
000000000000000001100010001000001001000100101110000000
000010000000000000000000001011001001001000010000100101
000000000000000000000000011101101000010100001110000001
000000000000000000000011011111100000000001010000000011

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000010000000000011101000000000010110100100000000
110000000000000000000000000111000000101001010000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
100000000000000101000111101000000000000000000100100001
000000000000000000000000001101000000000010000110000000
011000000000000000000000000101111110000011100100100000
100000000000001111000000001111011010000011110100000000
000000000000001101100000000000000000000000000000000000
000000000010000111100000000000000000000000000000000000
000010000000001011100110000000000000001111000010000000
000000000000001111000000000000001110001111000000100001
000000000000000000000000000001011011010001110100000000
000000001000000000000000000101001110010110110100000001
000000000000000001100000000000000000000000000110000001
000000000000000000000000001001000000000010000100100001
000000000000001000000000000000011110000100000110000001
000000000000100001000010000000010000000000000100100010
010000000000000111000010111000000000000000000100000001
010000000000000000100010010011000000000010000100100100

.logic_tile 4 24
000000000000101000000000000000000000000000000100000000
000000000001000101000000000001000000000010000000000100
111000000001010101100111000111000000000000000100000100
100000001010100000000100000000000000000001000000000100
010000000000101000000111100000000001000000100100100000
110000000001010001000100000000001100000000000000000101
000000000000000000000000000000000000010110100100000000
000000000000000000000000000011000000101001010000000110
000000000000000001000000000000011000000100000100000100
000001000000000001000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000100
000000000000000001100011111001000000000010000010000001
000000000000000001000000011101001110001011100000000000
000000000000001001000011101011011100010111100000000000
000000000000000111000111101111111110100000000000000001
000000000000000000000100000011101110000000000010100010

.logic_tile 5 24
000000000000001001000010101111101000100000000000000000
000010100001001111100011101001011011000000000001000000
111000000000001101000010110011000000000000000100000000
100000000000000011100010100000000000000001000000000000
010000000000000001100110010001101111010000100000000000
010000000000001001000011000001001010010000000000000000
000000000000100111000111101111011111000110100000000000
000000000001010001100010100101111011001111110000000000
000000100000000000000010011001001100001011100000000000
000000000000001111000010001101011010101011010000000000
000000000000000000000000000111001101010000000000000000
000000001100000000000000001101011001110000000000000001
000000000000110111100010000101001111000111000000000000
000001000000000001100010110000011000000111000000000000
000000000110001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 6 24
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 24
000000000000001000000000000001100000000000000100000000
000000000000000001000000000000000000000001000000000000
001000000000001011100010111001101100000110100000000000
100000000000001011100110001101101101001111110000000000
010000001100101000000111101011011101100000000010000000
100000100001001111000110000001011011000000000000000000
000000000110000111100010110000000000000000000000000000
000000001110000000100011000000000000000000000000000000
000000000000100001100010010101101110000110100000000000
000000000001010101000011100001101101001111110000000000
000001001000010000000110100111111011001111110000000000
000010000000000000000000000101101001001001010000000000
000000000000100000000000000000000000000000100100000000
000000000001010001000000000000001011000000000000000000
000000000000100000000010000000000000001111000000000100
000000000001010000000100000000001011001111000000100000

.logic_tile 8 24
100001000000001111100111000101101010010111100000000000
000000001010001111100110110111111011000111010000000000
011000000001011111100111001111101100001001010101000000
100000001010100111100110111111011000010110100100000000
000000000100001000000111011011011010100000000000000000
000000001110001011000011101101101100000000000000000000
000000000000011101000010011011101000010110000000000000
000000000000100101000011111001011001111111000000000000
000000100000001000000110010111001001110011110000000000
000000000000000001000010000001111001100001010001000000
000000000001011000000000000000000000000000000100000111
000000100001101001000010100111000000000010000101100000
000000000000000111000000000000011000000100000110000000
000000000000010001100010100000000000000000000101000100
010000000000000011100000010011111011010111100000000000
010000000000000000000011110101101011001011100000000000

.logic_tile 9 24
000010000000000111100000000000000000000000000100000101
000001000000000101100011101011000000000010000010000000
111000001001010000000000010001000000000000000100000100
100000000000100000000010100000000000000001000010000100
110000000000000001000000000000000000000000000110000000
110010100000000000000000000101000000000010000010000010
000000001101011000000000000000001000000100000100000000
000000000000101011000000000000010000000000000011000000
000000000111010000000010010001000000000000000110000001
000000000000100000000010010000000000000001000000000010
000000000000000000000000000000011000000100000100000000
000000000010000000000000000000010000000000000000100001
000000000100010000000010000101100000000000000100000000
000000000000000000000000000000000000000001000010000011
000000000010000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000001

.logic_tile 10 24
000000000000000000000000001001111011100000000001000000
000000000000000000000010010111111101000000000011000011
111010100001010000000111100000000001000000100100000000
100001000000100000000100000000001110000000000001000100
010000001010000011100111000000000001000000100100100000
010000000000000000000000000000001011000000000000000100
000010000001010000000011110000001010000100000110100000
000001000000100000000011100000000000000000000010000000
000000000001010000000000010000000000000000000100000001
000000000000100000000010011101000000000010000010000000
000010100001001000000000000000001110000100000110000000
000001000000001001000011100000010000000000000001000000
000000000000000000000010001000000000010110100000000000
000000001110000000000000000011000000101001010000000100
000000000000000001000000000000001100000011110000000000
000000000000001111100000000000010000000011110000000001

.logic_tile 11 24
000000101010000111100000000011000000000000000100000000
000000000000000000000010110000100000000001000001100000
111000100010001011100000000001101000110011000000000000
100001000000000011100000000101011000000000000000000000
010000000000001001000011000111000000010110100000000000
110000000000001111000000000000000000010110100000000001
000000000000001001000010000101100000000000000110000000
000000000110001111100000000000100000000001000000000000
000010100000000001100010001101111001111111000000000000
000001000000001001000111110101001110010110000000000000
000000100000001111100000000000001100000011110000000100
000001000000000001000000000000010000000011110000000000
000000000010000000000000000000000000001111000000000100
000000000000101111000000000000001010001111000000000000
000000000101000011100000000011011101100000000000000000
000000000110000000000000000011001100000100000000100000

.logic_tile 12 24
000000000000001001100110101001111010110011000000000000
000000000000001001000010100101111110000000000000000000
111000000001011001100111111111100000100000010000000000
100000000000100111000011100001001110000000000000000000
110000000001010011100011100001011111010111100000000000
010000001000100000100011101111101000001011100000000010
000000000000100011100111110001001010010000110000000000
000000000000010000000111110001011111110000110000000000
000000000000000001000110010000000001000000100100000100
000000000000000000100011110000001101000000000000100000
000011100001010001000000000111011001100010000000000000
000011100110000000000010000011111100001000100000000000
000000000000001111100111100011001011000110000000000000
000000001000000001100111101001111011010110000000000001
000000000000000101000000000000001010000100000100000101
000001001100001111000000000000000000000000000000000000

.logic_tile 13 24
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000001100000111000000000011001110000010100100100001
100000000000000000000000000000100000000010100000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000011000000011110010000000
000000000000000000000011000000000000000011110000100111
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000001100110000000001000000100101100000001
000000000000000000000000001111001100001000010001110100
001000000000001000000000010000001000000100101100100000
100000000000000001000010001011001000001000010011000000
010001000000000000000011110101001000010100001100000000
110010100000000000000110001111100000000001010000100110
000001000000100001100110000000001000000100101110100001
000000000000010000000000001011001001001000010001100000
000000000000001000000111000000001001000100101110000001
000000000000000001000000001111001000001000010000100001
000000000000000000000000000101101000010100001110000001
000000000000000000000000001011000000000001010001000000
000000000000000000000111000000001001000100101110000000
000000000000000000000000001111001001001000010001100001
000000000000000000000000000101101000010100001100000000
000010000000000000000000001011100000000001010001000101

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001100010100000000000000
000000000000000000000000001011010000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000001001100111111000011000000001010000000000
000000000000000001000011110011000000000010100000000000
111000000000000101000110000000000001000000100100000000
100000000000000000100100000000001011000000000010000001
010000000000000000000110100000011001001100000000000000
010000000000000000000000000000001100001100000000000000
000000000000000000000010111001011110010010100000000000
000000000000000000000110010011011001000000000000000000
000000000000000000000000001001001110000011000000000000
000000000000000000000000001101011011000010000000000000
000000000000000001100000000101101110000001010000000000
000000000000000001000000000000100000000001010000000000
000000000000000001100000010000011110000011110000000000
000000000000000000000010000000000000000011110000100000
000000000000000000000111100000000001000000100100000100
000000000000000001000000000000001001000000000000000010

.logic_tile 3 25
000001000000000000000000000000001100000100000100000000
000000100000100101000000000000010000000000000000100100
111000000000100101000010100000000001000000100100000110
100000000001000000000000000000001011000000000000000000
110000000000001000000000000000011110000100000100100000
010000000000000111000000000000010000000000000010000000
000000000000010111000000000000011010000100000100100010
000000001110100000000010100000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000110010000001000000000000000000110
000010000001000000000000001000000000000000000100000000
000001000100100000000000001001000000000010000010000000
000000000000100000000000000000001010000100000100000100
000000000001000000000000000000000000000000000000000101
000000000000000000000000010000000001000000100100000000
000000001110000000000011000000001000000000000000100000

.logic_tile 4 25
000001000000000000000000000000000001001111000000000000
000010100000000000000000000000001010001111000000000000
001000000000000000000000001011001010000000000000000000
100000001110000101000000000011001111000100000000000100
010000001100000111000010000000000000000000100100000000
100000000000000000100100000000001110000000000000000000
000000000000000011100000000000011000000011110000000000
000000000000000000100000000000000000000011110000000000
000001000000001000000000000000000000000000000000000000
000010100000001011000011110000000000000000000000000000
000010100000000001000000000011000000010110100000000000
000000001100000000100000000000100000010110100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000010000000000000000001011000011000000000000
000000000000100000000010010000011111000011000000000000

.logic_tile 5 25
000000000000000000000111010000000000000000000110000000
000000001000000000000011000111000000000010000000100000
111000000001000000000111000000000000001111000110000001
100000000000100000000100000000001010001111000000000000
010000000000001011100000000000000000000000000000000000
010000001000000011100000000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000000000000000000000000110
000000000000000000000000000111100000010110100100000100
000000000000000000000000000000000000010110100000100001
000000000010010000000000000101001110000001000000000000
000000000000100001000000001111001001000000000000000000
000000000000000011100000010001100000000000000100000000
000000000000000001000011100000100000000001000000100100
000000000000000000000000000000000000000000100110000000
000000000000000001000000000000001110000000000011000001

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000011110000100000100000000
000000100000000000000000000000000000000000000000100001
111000000000010000000010100000000001000000100110100000
100000000001100000000000000000001001000000000001000000
110000000000000111000011101000000000000000000100100000
010000000000000000000000001011000000000010000010000001
000000000000100000000000000000001110000100000100100001
000000001110000000000000000000010000000000000010000000
000000000000000000000000000000000000001111000110000001
000000001000000000000011110000001010001111000000100000
000000000000100000000000010101000000000000000100000001
000000000001000001000011000000100000000001000000100001
000000000000000111100111100000000000000000100100000000
000000000001000000100100000000001110000000000010000110
000000000000000000000000000011100000000000000110000000
000000000000000001000000000000000000000001000000000010

.logic_tile 8 25
000000100000000000000110000000011010000100000100000000
000001000000001111000000000000000000000000000000000000
111000001100001001000000000111100000010110100000000000
100000000000000111100000000000000000010110100000000000
110011000000010001000000010000000000000000000100000000
010011001010100000100011110111000000000010000000000000
000000000000000111100000000101101010100010000000000000
000000000000000111100000000111001101000100010000000000
000000000000000000000110110111111110101000000010000010
000000000000001101000010110000100000101000000010000011
000000000000001001100000010011111101110011000000000000
000000000000000101000010101101101000000000000000000000
000001000000001101000000000000000000000000100100000000
000010000000000101100000000000001100000000000000000000
000000000000000111000000011001011000100000000000000000
000000000000001101000011000011001001000000000010000000

.logic_tile 9 25
000000000110000000000111001000000000000000000100100000
000000000000010000000100001011000000000010000000000001
111000000100000000000000000000000000000000000100100000
100000000000010000000000000101000000000010000001000100
110001000000000000000000000111100000000000000100000000
110010100000000111000000000000100000000001000000000000
000000000010011000000000010000000000000000100100100000
000000000000101111000011100000001001000000000000000100
000000000000000000000111100101100000000000000100000000
000000100001010000000011100000100000000001000000000011
000000000000000000000000010000000001001111000110000000
000000000000010000000010010000001010001111000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000000000000000000100100000001
000000001100000000000010000000001101000000000000000000

.logic_tile 10 25
000000000000000111100111000101100000000000000100000000
000000001110100000000010100000100000000001000010100000
111000000000000101000110100000000000001111000000000000
100000001100000000000011110000001001001111000000000000
110000000000000000000111001001011000000100010000000000
110000000000000000000100001101001001100010000001000000
000011000000010000000011100101000000010110100000000000
000011001110100101000111100000100000010110100000000000
000010100000001001000000001001111011001000100010000000
000001000000000001000000001001101101010001000000000000
000000000000010000000000000000000000010110100000000100
000000000100100000000010000011000000101001010000000000
000000000000000001000010000000000000010110100000000000
000000000000000000000100000111000000101001010000000001
000000000000010000000000000000001100000011110000000000
000000000000100000000000000000000000000011110000000000

.logic_tile 11 25
000010100000000111000110010000000000001111000000000001
000001000000000000100011110000001001001111000000000000
111000000000001000000000001000000000010110100000000000
100000000000000011000011100101000000101001010001000000
110000000000000000000111100000000001000000100100000000
110000000000000000000000000000001011000000000000000110
000000000001000000000111001011011000000000000000000000
000000001000101111000100001011111000110011000000000000
000010100000000001100000001111001101100010000000000000
000001000000000000100010010001001111001000100000000000
000000000110000000000010000000000000001111000000000100
000001000001010000000000000000001000001111000000000100
000000000000000000000011100001011110101000000000000000
000000000001011111000100001101100000000000000000000000
000000000001011000000010000000000001001111000000000000
000000000000100001000100000000001101001111000000000100

.logic_tile 12 25
000000000001010011100000010000000000010110100010000000
000000000000100000100010001011000000101001010001000000
000010000000000001000111100000001010000011110000000000
000001000000000000100000000000000000000011110000100000
000000000000000001100000000001011001100010000000000000
000000000000000000100000001011011010001000100000000000
000010100001011011100111100011100000010110100000000000
000001000000101111100100000000000000010110100000000000
000000000000000000000000000000011000000011110000000101
000000000000000000000011110000000000000011110001000000
000000000000001101100110001000000000010110100000000001
000000000000000111000000001001000000101001010000000000
000000000000001000000110000011111100101000000000000000
000000000110001001000100001001100000000000000000000000
000010100000000000000000000101101111100010000000000000
000001000000000000000000000111111010001000100000000000

.logic_tile 13 25
000010100001010101000000001011111101000010000000000000
000001001100100000000000001011011100000000000000000000
001000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
010000000000001101000011101000000000010110100010000000
110000001010000001100000001011000000101001010001000000
000010100001010000000000000000000000001111000010000000
000001000000100000000000000000001110001111000001000000
000000000001010000000110110111001100000010000000000000
000000000000100000000010100111011101000000000000000000
000000000000001101100110110000000001100000010000000000
000000000000000101000010100101001110010000100000100000
000000000000001101100000000001011110000101000110000000
000000000000000101000000000000011010000101000000100010
000000000000001000000000011000000000010110100000000000
000000000000000001000010001011000000101001010011000000

.logic_tile 14 25
000000000000000001100000000000001000000100101100000000
000000000000000000000000000111001100001000010000010000
001000000000000000000000000000001000000100101100000000
100000000000010000000000000011001000001000010000000000
110000000000000000000110000000001000000100101110000000
110000000000000000000000000111001101001000010000000000
000000000000000000000110000101001000010100001110000000
000000000000010000000000000011100000000001010000000000
000000000000001101000000010000001001000100101110000000
000000000000000001100010000111001100001000010000000000
000000000100001001100000000000001001000100101100000100
000010000000000001000000000011001100001000010000000000
000000000000000101000111000111101000010100001100000000
000000000000000000100000000111100000000001010000000000
000000000100000000000000010101101000000101000100000000
000010000000000000000010000000101100000101000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001111001010001100110000000000
000000000000000000000000001111001110001000010000000000
000000000000000101100000001111101100101010000000000000
000000000000000000100000000101111110000101010010000000
000000000000000111100110010000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000010000000001100110110000000001001111000000000000
000000010000000000000010100000001010001111000010000000
000000010000000000000000001101101100100000000000000001
000000010000000000000000001101111100010000100000000000
000000010000000111100000000111100000111111110000000000
000000010000000101000000001001000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000001000010100000000000000000000000000000

.logic_tile 2 26
000000001100000000000000010000000000000000001000000000
000000000000000000000010000000001101000000000000001000
001000000000000001100000000000001100001100111100000000
100000000000000000000000000000011100110011000010000000
110000000000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000010000000001100110000111101000001100111100000000
000000010000000000000010100000000000110011000010000000
000000010000000000000110000000001001001100111110000000
000000010000000000000000000000001000110011000000000000
000000010000000000000011100111101000001100111110000000
000000010000000000000100000000100000110011000000000000
110000010000001000000000010000001001001100111100000000
100000010000000001000010000000001101110011000010000000

.logic_tile 3 26
000000000000101000000000000000000000001111000000000000
000000000001001011000010000000001111001111000000000000
111000000000001111100000010000001011100000100000000000
100000000000000001100010000111001010010000010000000000
010000000000000101100000000000000000001111000000000000
010000000000000000000000000000001101001111000000000000
000000000000010101000000001001101100101000000000000000
000000000000001101100000001011100000000000000000000001
000000010000101001000110000011111111100010000000000000
000000010001000011100110001011011111001000100000000000
000000110000001101000110000001000000000000000100000000
000001010000001001100000000000000000000001000010000010
000000010000000000000011000111111001100000000000000000
000000010000000001000000001111001100000000010000000000
000001010000000000000010100101111000100000000000000000
000000010000001111000111111011001100000000000000000000

.logic_tile 4 26
000000001110001000000010100111000000000000001000000000
000000000001000101000011110000101100000000000000001000
000000000000000101000000000011000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000001000000000000000000111100001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000111100001000000001000000000
000000100000001111000000000000001111000000000000000000
000000010000001000000000000111000000000000001000000000
000000010000000101000011110000001000000000000000000000
000000010000101000000000010001000000000000001000000000
000000010000000101000011100000101010000000000000000000
000001010000001111000000000101100000000000001000000000
000010110000000111100010110000001110000000000000000000
000000010000000111100000000011100001000000001000000000
000000010000001111100011110000101000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000010110100000000000
000000000000000101000000000001000000101001010000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000110100001
000000000000000000000000000000000000000000000010000000
000000011100001000000000000000000000010110100000000000
000000010000000111000011111011000000101001010000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000011100000000111100000010110100010000001
000000000000001101000010000000000000010110100000000000
111000000000001111100111000001000000010110100000000000
100000000000001011100000000000000000010110100010000010
010000000000100000000010100111001011101111110000000000
010000000001000000000110110001011000001111110000000010
000000000000000000000000001111101110001000100000000000
000000000000001101000011100001101000010001000000000000
000100010000000000000000000101101110000001010000000000
000110110000000000000000001101010000000000000000100000
000000010001011000000110001000000000010110100000000000
000000010000100101000000001011000000101001010010000000
000000010000000111000000000001111101010000010000000000
000000010000000101000010000000111100010000010010000000
000000010000001000000111000000000001000000100100000000
000000010000000111000100000000001011000000000000100000

.logic_tile 8 26
000001000000100000000111110000000001001111000000000000
000000101101000000000110000000001011001111000000000000
111000000000001001100000010000000000010110100000000000
100000000000001111100011001101000000101001010000000000
110000000000000000000110110101001101000100010000000000
010000000000000001000010010111101000010001000000000000
000001000000000001000110010000000000000000000101000000
000000100000000000100111110101000000000010000000100010
000000010000000001000000010011111110000000000000000000
000000011010000000000011111101011001010000000000000000
000000010000000001100011101101100000000000000000000000
000000010000000000000100001011000000111111110000000000
000010010000000001000000001101101001100010000000000000
000001010001000000000000001001111110000100010000000000
000000010001010001000000010000000001001111000000000000
000000010000000000000010000000001000001111000000000000

.logic_tile 9 26
000000000000001000000011100101000000000000001000000000
000000000000000101000100000000101101000000000000001000
000000000000000000000110100111100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000101100111110001000000000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000001111000011100001000000000000001000000000
000000000000001111100110100000001100000000000000000000
000000010000000111100000000111000001000000001000000000
000000110000000000100010000000101010000000000000000000
000000010000000000000000000111000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000001100000010111100001000000001000000000
000000010000000000100011100000101011000000000000000000
000000010000000000000011100101000001000000001000000000
000000010000000000000011110000101001000000000000000000

.logic_tile 10 26
000000000000001001100010100011100000000000001000000000
000000000000001001100000000000101011000000000000001000
000000000000000000000010110101100000000000001000000000
000000000000000000000011100000101000000000000000000000
000000000000001101000111010001100001000000001000000000
000000000000001111000011110000101001000000000000000000
000000001010001000000111010111000001000000001000000000
000000000000000011000111110000101010000000000000000000
000000011110000000000000000101000000000000001000000000
000010010000000000000011100000001010000000000000000000
000000011011010000000011100001000000000000001000000000
000000010001010000000100000000001001000000000000000000
000000010001010000000011100101000001000000001000000000
000010110000100000000100000000101111000000000000000000
000000010000000000000010000011000001000000001000000000
000000010000000000000000000000101011000000000000000000

.logic_tile 11 26
000000000000000101000000000101000000000000001000000000
000000000000000101000000000000101010000000000000001000
000000000000010000000000000101100000000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000001100110010011000001000000001000000000
000000000001000000100111110000101111000000000000000000
000000000000000111000000000011000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000010000001111000110100111100000000000001000000000
000000010000000101000000000000001011000000000000000000
000000010000000111100110100001000000000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000000000000011100111100001000000001000000000
000000010000000000000000000000101110000000000000000000
000000010000001101100111100111000001000000001000000000
000010110001010101000011110000101101000000000000000000

.logic_tile 12 26
000000000000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010011000000
000000100000000000000011111000000000010110100000000001
000001000000000000000011001001000000101001010000000000
000000000001010000000010011101111110011100000000000000
000000000000100000000011011011111110111100000000000000
000011100000000001000000000000000000001111000000000000
000011000000000000000010100000001100001111000001000000
000000010000000001000000001000000000010110100000000000
000000010000000000000000001001000000101001010001000000
000000010100000000000000010000000000001111000000000000
000000010000000000000010010000001011001111000001000000
000000010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000010110100000000000
000010010000000000000011110000100000010110100001000000

.logic_tile 13 26
000000000000001000000000000001111010100000000000000000
000000000000000001000010111001101101000000000000000000
000000000000000111000010101011101111010110100000100000
000000000000000000000100001001111111010110000000000010
000000000000000001100000011001111100111101000010000000
000000000000000000100010101101001000111100000010000000
000000000000001101000110001111100000000000000000000000
000000000000000001100000000111100000101001010000000000
000001010000000111000000010011000001100000010000000000
000011110000000000000011000000001100100000010000000000
000000010000000001000010000101000000010110100010000100
000000010000000101100110010000000000010110100000000000
000000010000000000000110001000011101100000110000000000
000000010000000000000000000101011100010000110000000000
000000010000001000000111010011100000000110000000000000
000000011110001011000110000000101011000110000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
110000000000000000000000000011011111000000100000000000
010000000000000000000000000000111111000000100000000000
000000000000000000000000000111111110010111110111000000
000000000000000000000000000000010000010111110000000010
000000010000000000000011110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000111010000000000000000000000000000
000000010000010000100111010000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000010010000
001000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000011000000
010000000000000001100010000000001000001100111100000000
110001000000000000000100000000001101110011000010000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000010000000
000000010000000000000000010111101000001100111100000000
000000010000000000000010000000000000110011000010000000
000000010000000001100110000000001001001100111100000000
000000010000000000000000000000001100110011000010000000
000000010000001000000110000101101000001100111100000000
000001010000000001000000000000100000110011000010000000
110000010000001000000000000000001001001100111100000000
100000010000000001000000000000001101110011000010000000

.logic_tile 3 27
000000000000001101000110110000001010000011110000000000
000000000000000011000010100000000000000011110000000001
001000000000000000000111110000011100000011110000000000
100000000000000000000010100000000000000011110000000000
110000001100001001000010010101000000010110100110000000
110000000000000011000010000000100000010110100000000000
000000000000001000000010011011101001110011000000000000
000000000110000101000011011001011011000000000000000000
000000010000000101000110001111001000001100110000000000
000000010000000000100000001001011011000000000000000000
000000010000000000000000001101101010100010000000000000
000000010000000001000000000101101100000100010000000000
000000010000001000000111000101100000010110100000000000
000000010000001011000000000000100000010110100000000000
110000010000000000000011100001011110100000000000000000
100000010000000000000000000001011101000000100000000000

.logic_tile 4 27
000000100110000111000000000101100000000000001000000000
000000000000000000100000000000001100000000000000010000
000000000000000111100000010101000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000101100111000111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001111000000000000101111000000000000000000
000001010001100000000000010111000001000000001000000000
000000110001011111000011100000001111000000000000000000
000000010000001101100000010011000001000000001000000000
000000010000000111000011100000101000000000000000000000
000000011110001000000000010011100001000000001000000000
000000010000000111000010010000001100000000000000000000
000000010000000000000110100011100000000000001000000000
000000010000001111000011110000101111000000000000000000

.logic_tile 5 27
000000000000000000000000001000000000000000000100000000
000000000010000000000000000101000000000010000000000010
111000000000001000000000000000000000000000000000000000
100000000000001111000010110000000000000000000000000000
110000100001001000000000000000011010000011110000000000
010000000000000011000010110000010000000011110000000000
000000000000001111100000010001100000100000010010000100
000000000000000011100011000000101011100000010011100010
000000010000000000000000000000011010000011110010000000
000000010000000000000011110000000000000011110000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001111001111000000000000
000000010000000000000000010000000001000000100100000001
000001010000000000000011000000001000000000000000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000101000000101001010000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
100000000000000000000000000000000000000000000100100101
000000000000000000000000000011000000000010000101100101
011000000000000101000111001011101011010001110100000000
100000000000010101100100001011011111010110110101000000
000000001000000000000111100111011011010100000000000000
000000000000000000000100000011001111101111010000000000
000000000000000111000010000000011010000100000110000001
000000000000001111000010110000010000000000000101000000
000000010000000000000000000001101110101000000010000001
000000010000000001000000000000110000101000000010000000
000000010000001000000111101000011101100000000000000000
000000010000001101000110100001011011010000000001100000
000000010000001000000000000000000000000000000000000000
000000010000000001000010000000000000000000000000000000
010000010000000101000010000111111000101000000000000100
110000010000000000000111110000000000101000000010000000

.logic_tile 8 27
000000001100000000000000000011000000000000000100000000
000000000001010111000011110000000000000001000010000000
111000000000001000000000001001111100000000000000100000
100000000000000101000010110011010000101000000000000000
110001000000000000000111100000001010000011110000000000
110000100000010001000100000000000000000011110010000000
000000000010000000000000000001111101000000010000100001
000000000000000000000000000000111100000000010000000000
000000011010001001100000000000000000010110100010000000
000000010000001001100000000001000000101001010010000000
000010110000000101000000000000001100000100000100000100
000001010000100000100010110000000000000000000000100000
000000010000000000000011100000000000000000000100000100
000000010000000000000100001001000000000010000001000000
000000010000000000000000000000001010000011110000000000
000010010000000000000000000000010000000011110010100000

.logic_tile 9 27
000000000000000111000111110101000001000000001000000000
000000000001010000100011010000001010000000000000010000
000000000000000111000111110111000000000000001000000000
000000000000000000100111010000101001000000000000000000
000000000000001001000010000001100000000000001000000000
000000000000000111000000000000101110000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000010010000000001000000000011100000000000001000000000
000001010000000000000000000000101011000000000000000000
000000010000000111000011100001000000000000001000000000
000000011010000000100100000000101000000000000000000000
000000010000000001000111100011100000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010001000011100000000001100001000000001000000000
000000010000100000000000000000101000000000000000000000

.logic_tile 10 27
000000000000101000000111110101100001000000001000000000
000000000001010011000111100000101100000000000000010000
000000000000001000000000010001100000000000001000000000
000001000000000111000011110000101101000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001111000011100000101001000000000000000000
000000000000010000000000010001000000000000001000000000
000000000000100000000011100000001001000000000000000000
000001010000000000000010000111000001000000001000000000
000000110000000000000000000000101110000000000000000000
000000010000000111000000010001100001000000001000000000
000000010000001111000010110000001100000000000000000000
000000010000011000000110100111000000000000001000000000
000000010000101111000110000000001111000000000000000000
000000010000000001000000000011100000000000001000000000
000000010000000000000000000000101010000000000000000000

.logic_tile 11 27
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000001111000000000000010000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100111110001100000000000001000000000
000000000000000001100111000000101110000000000000000000
000000000000000000000111100101000000000000001000000000
000001000001000000000000000000101110000000000000000000
000000010000011000000010000101000001000000001000000000
000000010000100101000000000000101011000000000000000000
000001010010000000000000010111100000000000001000000000
000010010000000000000011100000001111000000000000000000
000000010000000101100011110011000000000000001000000000
000000010000000001000110100000101100000000000000000000
000000010000001101100000000011100001000000001000000000
000000010000010101000000000000101110000000000000000000

.logic_tile 12 27
000000000000000111100000001000000000010110100010000000
000000001110000000000000000001000000101001010000000000
000000000000001000000000000000000000001111000000000000
000000000010000011000000000000001100001111000011000000
000000000000000000000000010000001010000011110000000000
000000000000000000000011000000010000000011110001000000
000000000000011000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000010000100001000000000000011010000011110000000000
000000011010010000000000000000010000000011110001000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000001000000101001010000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000011010000000000000000000000001001111000000000000
000000010000000000000000000000001010001111000000100000

.logic_tile 13 27
000000000000010001100010100111011000110111110100000000
000000000000110000000110100000101011110111110000000000
001000000000000101000010100011011110010110100000000000
100000000000000101100110101101100000000010100000000000
010000000000000101000010100001011000000000000000000000
010000000000000000100010110111010000000001010000000000
000001000000000111100010000011100001110110110100000000
000000000000000000100100000000001101110110110000000100
000000010000000011100110101001001100101000000000000000
000000010000000000000010100001000000000000000000000000
000000010000001000000010011011111100111111110100000000
000010010000010001000110001011101001110110100000000000
000000010000000101100010011011000000100000010000000000
000000010000000000000110101001101010000000000000000000
010000010000000101000000001101101110010000000000000000
110000010000010000000010101111111101000000000000000000

.logic_tile 14 27
000000000000000000000000000001111010010111110000000000
000000000000000000000010110000010000010111110000000101
000000000000000101000000000101011101100000000000000001
000000000000000000100010110000111100100000000010000100
000000000000001000000110101111101110000000000000000000
000000000000000101000000001001001001001000000000000000
000000000000100101100111110011111010101001010000000000
000000000000010000000010000111110000010100000000000000
000000010000000000000000001000011100010111110000000100
000000010000001101000000001111000000101011110000100010
000000010000000001100000000011000001010000100000000000
000000010000000000000010000000001011010000100000000000
000000010000001000000000000000001011001100000000000000
000000010000000001000000000000001010001100000000000000
000000010000001000000110000011101010010100000000000000
000000010000000001000000000000110000010100000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000010010000
001000000000000000000110000000001000001100111100000000
100000000000000000000000000000001000110011000010000000
010000000000000000000011100111001000001100111110000000
110000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000001000000001000000110010111101000001100111100000000
000010100000000001000010000000100000110011000010000000
110000000000001000000000010000001001001100111100000000
100000000000000001000010000000001001110011000010000010

.logic_tile 3 28
000000000000001111100110100011111001100000000000100000
000000000000000101100011101011101101000000000000000000
000000000000001101000010110001011011010001100000000000
000000000000001111100010100101101010001001100000000000
000000000000000011100011111011011111110011000000000000
000000000000000111100010100011011001000000000000000000
000000000000001101100000001111011001100000000000000000
000000000000000101000010111101001001000000000000000001
000000000000000111000011110001001000010001000000000000
000000000000001101000110001111011000001000100000000010
000000000000000011000110010101011010110100010000000000
000000000000001101000010000101101101110110100000000000
000000000000000001100010001000011101100000100000000000
000000000000000000000010001111001110010000010000000000
000000000000000001100010100101001100001000100000000000
000000000000000000000110001111001011100010000000000000

.logic_tile 4 28
000000000000100000000011100111000001000000001000000000
000000000001010000000000000000001010000000000000010000
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000001000000000010101100001000000001000000000
000000000000000111000010010000001100000000000000000000
000000000000001001000000000011100000000000001000000000
000000000000001011000000000000101001000000000000000000
000000000000001000000000000101000001000000001000000000
000000000001010101000011110000001110000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000001111000011110000001111000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000001111000011100000001100000000000000000000
000000000000001001000110110111100001000000001000000000
000000000000000111000011100000101111000000000000000000

.logic_tile 5 28
100000100000000000000010100000000000001111000000000000
000000000000000000000100000000001011001111000000000000
011000000000000000000111101101000000001100110100000000
100000000000000000000010110111000000110011000100000000
000000000000000001100111001111101010000000000000000000
000000000000000000000010110101011010100000000000000000
000000000000000101000010101000000000010110100000000000
000000000000001101100100001001000000101001010000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000010000000000000000011110100000000
000000000000000000000000001101101010000000000010000000
000000000000000001000000000111001011000001000000000000
000000000000000000000000001101101001000010000000000000
000000000000000000000000001001011011000000000010000000
110000000000001000000000000000001100000011110000000000
010000000000000001000000000000010000000011110000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
100000000000010000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010000000010000000000000100000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000100000000
010000000000000101100000001101011110001000000000000000
010010000000000000000000000101001001000000000000000100

.logic_tile 8 28
100000000000000101000000010011111010000000000000000000
000000000000000000000010001101101001000010000000000000
011000000000001000000000000011001110000000000000000001
100000000000001111000000001111011000000000010000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001011000000000100000000
000000000000001101100000010101100000000000000100000000
000000000000000001000010100000000000000001000100000000
000000000000001000000000000000000000000000100100000000
000000001110000001000000000000001001000000000100000000
000000000000000000000110000011011011000001000000000000
000000000000000000000000000000001011000001000001000010
000001000000000000000110010101111100000010000000000000
000010100000000000000110111001011011000000000000000100
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001010000000000100000000

.logic_tile 9 28
000000000000000111000011110001100000000000001000000000
000000000000000000100111000000001001000000000000010000
000000000000000111000000010101000001000000001000000000
000000000000000000100011100000001010000000000000000000
000000000000000111100000000111000001000000001000000000
000000000000000001000010000000001110000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000011100000001101000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000001001000000000000001111000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000001111000000000000101001000000000000000000
000000000000000001000110000111100000000000001000000000
000000000000000000000111100000101010000000000000000000

.logic_tile 10 28
000000000000001111000111010111000000000000001000000000
000000000000001111000011110000001000000000000000010000
000000000000001000000000010001000001000000001000000000
000000000000000111000011100000101010000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000001111000000000001100000000000001000000000
000000001110001111000000000000101010000000000000000000
000000000000100111100011100001000001000000001000000000
000000000001000000000100000000101000000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000011000110100011000000000000001000000000
000000000000000001000100000000101110000000000000000000
000000000000000011100000010111000000000000001000000000
000000000000000000100010110000101100000000000000000000

.logic_tile 11 28
000000000000000000000000010111100000000000001000000000
000000000000000000000011010000001001000000000000010000
000001000000000111100110000101100001000000001000000000
000000000000000000100111100000101111000000000000000000
000000000001010011100111000111000001000000001000000000
000000000000001001000100000000001001000000000000000000
000000000100000000000010000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000010011100000000000001000000000
000000001110001001000011010000001010000000000000000000
000000000000000000000110110001100000000000001000000000
000000000000001001000010100000101010000000000000000000
000000000000001000000000010011100000000000001000000000
000010000000000101000010100000101100000000000000000000

.logic_tile 12 28
000000000000000000000000010111111001000000100000100000
000000000000000000000011010000011101000000100000000010
001000000010000011100111011000000000010110100000000001
100000001110000000100111000001000000101001010001000000
110000000000000101000111110000000001001111000000000000
110000000000000000100111000000001001001111000001000000
000001000000000111000000000000000000001111000000000000
000000000000000000000000000000001101001111000001000000
000000000000000000000010000000001010000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000010111100000010110100010000000
000000000000000000000010100000100000010110100000000000
000000000000000000000111000000000000010110100000000000
000000000000000000000010101001000000101001010001000000
010000000000001000000011110101001011111111110100000000
110000000000000101000110101111101111111101110010000010

.logic_tile 13 28
000000000000000101000000001101100001101001010100000000
000000000000000101100000001101001010101111010000000000
001000000000000001100000001011111110010111100010100000
100000000000000111000000000011001101000111010000000000
110000000000000001100000000000000001100000010000000000
010000000000000000100000000001001010010000100000000000
000000000000000101000110001101111100000000000000000000
000000000000001101000000000001111000000000100000000000
000000100000000000000110111000000000000110000000000000
000000000000000000000011010101001000001001000000000000
000000000100001101000000010000001011000011100000000000
000000000000000001100010001011001100000011010000000000
000000000000001000000000011000001110000001010000000000
000000000000000001000010000111010000000010100000000000
010000000000000101100000000001000001000000000000000000
010000000000000000000000000111001100010000100000000010

.logic_tile 14 28
000000000000001000000000000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
001000000000000001100110100001000000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000001001100000001000000000100000010000000000
000000000000000101000000001101001111010000100001000000
000000000000000000000010100011011110000100000000000000
000000000000000000000000000000001010000100000000000000
000000000000001000000110000000000000000000000100000000
000000000000001001000100000101000000000010000000000000
000000000100000111000000010011100000000000000000000000
000000000000000000100011101011101010001001000000000000
000000000000000000000110001001100000001001000000000010
000000000000000000000000000111001100000000000010100010
000000000000001001100000001101011111000000010000000000
000000000000000001100000001001001110000010000000100000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000010000001000001100111100000000
000000000000000000000011110000001100110011000010010000
001000000000000001100000000101001000001100111100000000
100000000000000000000000000000000000110011000010000000
010000000000000001100000000000001000001100111100000000
010000000000000000000000000000001101110011000010000000
000000000000001000000110010111001000001100111110000001
000000000000000001000010000000100000110011000000000000
000000000000001000000000010101101000001100111100000000
000001000000000001000010000000000000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000010000000
110000000000000000000000000101101000001100110100000000
100000000000000000000000000000100000110011000010000000

.logic_tile 3 29
000000000000000000000011110000001010000011110000000000
000000000000000111000010100000010000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000101100000010000000000010110100000000000
000001000000000000000011010001000000101001010000000000
000000000000001101100000010000011100000011110000000000
000000000000000011000010100000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000101101001110011000000000000
000000000000000000000011001101011010000000000000000000
000000000000000000000000000101101001100010000000000000
000000000000000000000011000101111101000100010000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000

.logic_tile 4 29
000000000000000011100110100111000000000000001000000000
000000000000000000100000000000001011000000000000010000
000000000000001000000000000101000000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000001101100110010111100001000000001000000000
000000000000000101000110100000001000000000000000000000
000000000001000000000110100011100000000000001000000000
000000000000100000000000000000101000000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000000111000011100000101100000000000000000000
000000000000001000000000010011000000000000001000000000
000000000000000111000011110000101010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000001111000011110000101100000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000001111000011100000101111000000000000000000

.logic_tile 5 29
100000000000000101000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000001001100000000000000000000000001000000000
100000000000001101000000000000001000000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000100000000
000000000000000000000110000000001000001100111100000000
000000000000000101000000000000001101110011000100000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000100000000
000000001010000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000100000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000100000000
010000000000001000000000010101101000001100110100000000
010000000000000001000010000000100000110011000100000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000100000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001101000000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000010000110
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011111001010100100010000000
000000000000000000000000000000001000010100100011100000

.logic_tile 9 29
000000000000000111100000000101000000000000001000000000
000000000000001111000000000000000000000000000000010000
000000000000000111000000010001000000000000001000000000
000000000000000000100011100000000000000000000000000000
000001000000001000000000000001000000000000001000000000
000010100000001111000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000000000111100000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000

.logic_tile 10 29
000000000000001000000111000000000000000000001000000000
000000100000001111000100000000001011000000000000010000
000000000000001000000000010101100000000000001000000000
000000000000001111000011110000000000000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000111100000000001000000000000001000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111100000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000110000111000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 11 29
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001010000000000000010000
000000001010000001100111000000000001000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000000000010000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000000000000000000000000000000000000001000000000
000010000000000000000000000000001011000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001100000000000000000000

.logic_tile 12 29
000000000001010000000000000101101011111111100000000000
000000000000100000000000000000001101111111100010000111
000000000000000000000000000111111110101000000000000000
000000000000000000000000000000010000101000000001100000
000000001010001000000010011101001011101111110000000000
000000000000001001000010011101011101111011110001000000
000001000000101001000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000010000000000001000000000010110100000000000
000000000000100000000000000101000000101001010001000000
000000000000000000000000000101111100000010100000000000
000000000000000000000010000000110000000010100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010001000000
000000000000000001100110000000000000001001000000000000
000000000000000000000000001101001010000110000000000000

.logic_tile 13 29
000000000000000000000000000101100001100000010000000000
000000000000000101000000000000001010100000010000000000
000000000000000000000010101101111110010111110000000001
000010000000000000000000001101110000111110100000000000
000000000000001111100111101101011011100111010000100000
000000000000000101100100001101011111101011010000000000
000000000000000101100110110001001100010100000000000000
000000000000000101000011010000000000010100000001000010
000000000000001101100000001000011011100000000000000000
000000000000000001000010001101011111010000000000000000
000000000000000000000000000000001011000000010000000000
000000000000000000000000000011001001000000100001000000
000010100000000000000000000101001110001000000000000000
000001000000000001000000000000001100001000000000000000
000000000000000000000110000011001011000001000000000000
000000000000010000000110000000111111000001000000000010

.logic_tile 14 29
000010000000001000000000000000000000000000000000000000
000001000000001011000011110000000000000000000000000000
001000000100001000000000001101111101111110100000000000
100000000000000101000000001111101011111110000010000000
010000000000000000000000000101000001101001010000000000
010000000000000111000000000011001101001001000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000000000111101111010011110100000000
000001000000001111000000000000011000010011110010000000
000000000000000000000000000011011101110010110100000000
000000000000001111000011110000011011110010110001000000
000000000000000000000000011000000000010000100000000000
000000000000000000000010000001001000100000010000000000
110000000000001000000000010000000000000000000000000000
010000000000001111000010000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000001101000000011100000000000
000000000000000000000000000000101100000011100010010000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000001000000100110000000
110000000000000000000100000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000001011100011110000001010001100000100000000
000000000000000001100010100000001001001100000000000000
001000000000000000000111010000000000110110110100000000
100000000000000101000010000101001000111001111000000000
110001000000000001100000000001101010010111110100000000
010010000000001111000000000000100000010111111000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011000010001000000000000
000000000000000000000010011001111000000100010000000000
000000000000000000000110101000011001100000000010000000
000000000000000000000000000111011101010000000000000000
000000000000000000000000011001001000000100010000000000
000000000000000000000010001111011010100010000000000000
010000000000001000000110000000000000011111100100000000
010000000000000001000000001001001010101111011000000000

.logic_tile 9 30
000000000000000000000000010000001000001100000000000000
000000000000000000000011110000001101001100000000010010
001000000000000000000000011111011100111101010000000000
100000000000000000000011100111010000111111110000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000001000000001011001111111101110000000000
000000000000000000100010011001011010111101010010000000
110000000000001000000000000011100000111001110100000000
010000000000001001000000000000101111111001111001000000

.logic_tile 10 30
000000000000000000000000000000001001111000000000000000
000000000000000111000000000001001011110100000000010001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000001000010100000000000001
000000000000000000000000000101000000101000000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000010000000000010
000110010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010010000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000011000000100
000000000000000000
000000011000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000011010000000001
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
110000000000000000
100100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000001111000000010
000100000000000000
000001110000000000
000000001000000001
000000000000010110
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 5 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]_$glb_sr
.sym 6 clk$SB_IO_IN_$glb_clk
.sym 7 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]_$glb_sr
.sym 8 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 9 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 10 COM_CLK$SB_IO_IN_$glb_clk
.sym 11 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]_$glb_sr
.sym 12 COM_CS$SB_IO_IN_$glb_clk
.sym 3263 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 3478 m1.count_fix_up[15]
.sym 3527 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 3549 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 3722 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 3724 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 3889 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 3976 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 4150 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4422 bank.in[4]
.sym 4583 reg_led[6]
.sym 5043 bank.in[5]
.sym 5200 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 5406 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 5407 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 5409 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 5410 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5411 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 5460 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 5674 m1.clk_count_aper[5]
.sym 5675 clk_count_aper_n[6]
.sym 5685 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 5696 m1.clk_count_aper[6]
.sym 5708 clk_count_aper_n[3]
.sym 5891 m1.clk_count_aper[9]
.sym 6116 m1.clk_count_aper[20]
.sym 8773 count_fix_up[4]
.sym 8921 count_fix_up[15]
.sym 8922 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 8936 bank.out[23]
.sym 9066 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9067 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 9070 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 9071 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 9072 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 9073 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 9082 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9088 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 9093 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 9094 m1.count_fix_down[4]
.sym 9095 pattern[4]
.sym 9097 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 9099 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 9214 count_fix_down[4]
.sym 9216 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 9219 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 9220 clk_count_rundown[4]
.sym 9225 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 9226 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 9227 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9228 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 9230 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 9234 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 9242 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 9245 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 9247 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 9362 pattern[4]
.sym 9363 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 9364 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 9365 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 9373 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 9374 COM_MOSI_SB_LUT4_I3_O[1]
.sym 9375 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 9380 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 9392 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 9394 m1.count_fix_up[6]
.sym 9510 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9511 count_fix_up[6]
.sym 9512 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 9513 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 9514 bank.out_SB_DFFNR_Q_18_D_SB_LUT4_O_I3[3]
.sym 9522 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 9525 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 9537 COM_MOSI_SB_LUT4_I3_O[1]
.sym 9540 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[2]
.sym 9655 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9656 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[3]
.sym 9658 bank.out[14]
.sym 9659 bank.out[13]
.sym 9660 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[0]
.sym 9661 bank.out[12]
.sym 9667 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 9668 bank.in[10]
.sym 9669 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 9673 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[0]
.sym 9676 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 9680 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 9682 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 9683 bank.in[5]
.sym 9685 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 9686 pattern[2]
.sym 9801 pattern[5]
.sym 9803 pattern[2]
.sym 9804 pattern[7]
.sym 9807 pattern[6]
.sym 9821 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 9830 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 9950 bank.in[5]
.sym 9952 bank.himux_sel_SB_LUT4_I3_O[0]
.sym 9954 bank.in[6]
.sym 9962 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 9964 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 9979 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10097 bank.himux_sel_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 10098 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 10108 bank.in[6]
.sym 10118 bank.in[5]
.sym 10119 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[6]
.sym 10242 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 10243 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 10244 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 10245 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 10246 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 10247 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 10248 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[6]
.sym 10249 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 10256 bank.addr[0]
.sym 10258 bank.in[1]
.sym 10260 bank.in[7]
.sym 10261 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 10268 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 10274 m1.clk_count_aper[0]
.sym 10301 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 10306 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 10334 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 10337 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 10390 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 10391 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 10392 m1.clk_count_aper[3]
.sym 10393 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 10394 m1.clk_count_aper[5]
.sym 10395 m1.clk_count_aper[6]
.sym 10396 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 10410 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 10415 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 10423 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 10432 clk_count_aper_n[0]
.sym 10439 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 10443 clk_count_aper_n[3]
.sym 10444 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 10445 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 10447 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 10448 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 10449 m1.clk_count_aper[3]
.sym 10454 m1.clk_count_aper[8]
.sym 10455 clk_count_aper_n[6]
.sym 10458 m1.clk_count_aper[0]
.sym 10460 m1.clk_count_aper[6]
.sym 10469 m1.clk_count_aper[6]
.sym 10470 clk_count_aper_n[6]
.sym 10471 m1.clk_count_aper[8]
.sym 10472 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 10475 clk_count_aper_n[3]
.sym 10476 m1.clk_count_aper[6]
.sym 10477 clk_count_aper_n[6]
.sym 10478 m1.clk_count_aper[3]
.sym 10489 clk_count_aper_n[3]
.sym 10493 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 10494 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 10495 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 10496 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 10499 clk_count_aper_n[0]
.sym 10500 m1.clk_count_aper[0]
.sym 10536 m1.clk_count_aper[8]
.sym 10537 m1.clk_count_aper[9]
.sym 10538 m1.clk_count_aper[10]
.sym 10539 m1.clk_count_aper[11]
.sym 10540 m1.clk_count_aper[12]
.sym 10541 m1.clk_count_aper[13]
.sym 10542 m1.clk_count_aper[14]
.sym 10543 m1.clk_count_aper[15]
.sym 10545 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 10550 clk_count_aper_n[0]
.sym 10553 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 10554 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 10556 clk_count_aper_n[13]
.sym 10558 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 10567 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 10683 m1.clk_count_aper[16]
.sym 10684 m1.clk_count_aper[17]
.sym 10685 m1.clk_count_aper[18]
.sym 10686 m1.clk_count_aper[19]
.sym 10687 m1.clk_count_aper[20]
.sym 10688 m1.clk_count_aper[21]
.sym 10689 m1.clk_count_aper[22]
.sym 10690 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10696 m1.clk_count_aper[14]
.sym 10700 m1.clk_count_aper[15]
.sym 10830 m1.clk_count_aper[24]
.sym 10831 m1.clk_count_aper[25]
.sym 10832 m1.clk_count_aper[26]
.sym 10833 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 10834 m1.clk_count_aper[28]
.sym 10835 m1.clk_count_aper[29]
.sym 10836 m1.clk_count_aper[30]
.sym 10837 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 10843 m1.clk_count_aper[22]
.sym 10847 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10853 m1.clk_count_aper[18]
.sym 10990 m1.clk_count_aper[30]
.sym 10992 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 10994 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 10998 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 12524 COM_MOSI$SB_IO_IN
.sym 12898 COM_CS$SB_IO_IN
.sym 12992 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 12994 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12998 count_down[4]
.sym 13017 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 13018 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 13019 bank.in[2]
.sym 13021 COM_MOSI$SB_IO_IN
.sym 13023 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13025 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 13026 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 13033 m1.count_fix_up[4]
.sym 13073 m1.count_fix_up[4]
.sym 13112 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13115 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 13116 bank.pattern[15]
.sym 13117 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 13118 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 13119 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 13120 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13121 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13122 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 13123 m1.count_fix_up[4]
.sym 13127 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 13134 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 13137 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[3]
.sym 13138 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13139 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13140 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13142 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13143 bank.in[2]
.sym 13144 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 13145 bank.in[15]
.sym 13146 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 13147 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 13157 count_fix_up[4]
.sym 13162 m1.count_fix_up[15]
.sym 13165 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 13170 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 13203 m1.count_fix_up[15]
.sym 13207 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 13209 count_fix_up[4]
.sym 13210 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 13235 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13238 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 13239 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13240 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[0]
.sym 13241 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 13242 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13243 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 13244 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[2]
.sym 13245 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[1]
.sym 13253 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 13255 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 13257 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 13261 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 13263 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 13264 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 13265 COM_CS$SB_IO_IN
.sym 13266 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13267 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13268 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 13270 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 13272 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 13273 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13282 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13285 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 13289 bank.in[2]
.sym 13291 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 13293 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13295 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13299 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13301 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13303 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 13307 pattern[4]
.sym 13309 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 13310 bank.in[1]
.sym 13312 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 13314 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13315 pattern[4]
.sym 13318 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 13320 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 13336 bank.in[1]
.sym 13337 bank.in[2]
.sym 13342 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 13343 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 13344 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 13349 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 13351 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 13354 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13355 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13356 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13357 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13361 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 13362 COM_MOSI_SB_LUT4_I3_O[1]
.sym 13363 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 13364 COM_MOSI_SB_LUT4_I3_O[2]
.sym 13365 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13366 COM_MOSI_SB_LUT4_I3_I1[1]
.sym 13367 count_down[7]
.sym 13368 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 13375 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 13380 m1.count_fix_up[6]
.sym 13382 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13385 bank.in[1]
.sym 13386 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 13387 bank.in[3]
.sym 13388 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 13389 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13390 COM_CS$SB_IO_IN
.sym 13392 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 13394 bank.in[3]
.sym 13396 bank.in[1]
.sym 13407 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 13408 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 13409 clk_count_rundown[4]
.sym 13410 m1.count_fix_down[4]
.sym 13411 count_fix_down[4]
.sym 13416 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13419 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 13429 COM_MOSI_SB_LUT4_I3_O[2]
.sym 13441 m1.count_fix_down[4]
.sym 13453 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 13454 count_fix_down[4]
.sym 13455 clk_count_rundown[4]
.sym 13456 COM_MOSI_SB_LUT4_I3_O[2]
.sym 13473 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 13474 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13479 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 13481 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13484 reg_led[4]
.sym 13485 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 13486 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 13487 reg_led[9]
.sym 13488 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 13490 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 13491 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 13499 COM_MOSI_SB_LUT4_I3_O[2]
.sym 13501 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 13503 m1.count_down[7]
.sym 13505 COM_MOSI_SB_LUT4_I3_O[1]
.sym 13507 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 13509 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 13510 COM_MOSI_SB_LUT4_I3_O[2]
.sym 13511 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13512 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 13513 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 13514 COM_MOSI$SB_IO_IN
.sym 13515 bank.in[2]
.sym 13516 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 13518 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 13526 COM_MOSI_SB_LUT4_I3_O[1]
.sym 13528 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 13534 bank.in[5]
.sym 13541 reg_led[4]
.sym 13543 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13550 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 13554 bank.in[3]
.sym 13555 bank.in[4]
.sym 13573 bank.in[4]
.sym 13577 bank.in[5]
.sym 13578 bank.in[4]
.sym 13579 bank.in[3]
.sym 13582 bank.in[5]
.sym 13583 bank.in[4]
.sym 13584 bank.in[3]
.sym 13588 COM_MOSI_SB_LUT4_I3_O[1]
.sym 13589 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 13590 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 13591 reg_led[4]
.sym 13604 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13605 COM_CS$SB_IO_IN_$glb_clk
.sym 13607 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 13608 bank.in[10]
.sym 13609 bank.out[16]
.sym 13610 bank.out[15]
.sym 13611 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 13612 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13613 bank.in[4]
.sym 13614 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[3]
.sym 13623 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 13625 bank.in[5]
.sym 13626 m1.count_fix_down[4]
.sym 13630 bank.in[5]
.sym 13631 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13633 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13634 bank.in[2]
.sym 13635 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13636 clk_count_var_neg_n[7]
.sym 13637 pattern[7]
.sym 13638 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 13639 bank.in[9]
.sym 13640 clk_count_aper_n[28]
.sym 13641 bank.in[15]
.sym 13642 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 13652 bank.out[14]
.sym 13653 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 13654 m1.count_fix_up[6]
.sym 13657 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13658 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 13659 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 13660 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 13663 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 13664 clk_count_aper_n[28]
.sym 13667 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13674 COM_MOSI$SB_IO_IN
.sym 13675 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 13678 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 13699 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 13700 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 13702 clk_count_aper_n[28]
.sym 13707 m1.count_fix_up[6]
.sym 13711 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13714 bank.out[14]
.sym 13717 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13718 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 13720 COM_MOSI$SB_IO_IN
.sym 13723 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 13724 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 13725 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 13726 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 13727 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13730 m1.count_fix_down[0]
.sym 13731 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 13732 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 13733 bank.out_SB_DFFNR_Q_17_D_SB_LUT4_O_I2[2]
.sym 13734 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 13735 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 13736 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 13737 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 13754 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13755 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 13758 COM_CS$SB_IO_IN
.sym 13760 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13762 bank.in[4]
.sym 13763 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 13772 reg_led[6]
.sym 13773 COM_MOSI_SB_LUT4_I3_O[1]
.sym 13774 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13775 count_fix_up[6]
.sym 13776 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[2]
.sym 13778 bank.out[12]
.sym 13780 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 13782 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13783 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 13784 COM_CS$SB_IO_IN
.sym 13785 pattern[6]
.sym 13786 bank.out_SB_DFFNR_Q_18_D_SB_LUT4_O_I3[3]
.sym 13789 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[3]
.sym 13790 bank.out_SB_DFFNR_Q_17_D_SB_LUT4_O_I2[2]
.sym 13793 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[0]
.sym 13794 bank.out[11]
.sym 13796 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13798 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13800 bank.out[13]
.sym 13801 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[1]
.sym 13810 pattern[6]
.sym 13811 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 13812 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 13813 count_fix_up[6]
.sym 13816 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13818 bank.out[13]
.sym 13828 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[0]
.sym 13829 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[1]
.sym 13830 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[3]
.sym 13831 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[2]
.sym 13834 bank.out[12]
.sym 13835 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13836 bank.out_SB_DFFNR_Q_17_D_SB_LUT4_O_I2[2]
.sym 13837 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13840 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13841 reg_led[6]
.sym 13842 COM_MOSI_SB_LUT4_I3_O[1]
.sym 13846 bank.out[11]
.sym 13847 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13848 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13849 bank.out_SB_DFFNR_Q_18_D_SB_LUT4_O_I3[3]
.sym 13851 COM_CLK$SB_IO_IN_$glb_clk
.sym 13852 COM_CS$SB_IO_IN
.sym 13855 clk_count_var_neg_n[7]
.sym 13856 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 13857 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[2]
.sym 13858 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 13859 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[1]
.sym 13860 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 13866 COM_CS$SB_IO_IN
.sym 13868 clk_count_fix_n[10]
.sym 13872 COM_CS$SB_IO_IN
.sym 13873 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13874 count_down[3]
.sym 13877 clk_count_aper_n[6]
.sym 13878 bank.in[3]
.sym 13879 clk_count_aper_n[10]
.sym 13880 bank.out[11]
.sym 13881 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13882 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 13883 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 13886 bank.in[10]
.sym 13887 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 13888 bank.in[1]
.sym 13904 bank.in[5]
.sym 13908 bank.in[6]
.sym 13914 bank.in[7]
.sym 13916 bank.in[2]
.sym 13921 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13928 bank.in[5]
.sym 13939 bank.in[2]
.sym 13946 bank.in[7]
.sym 13966 bank.in[6]
.sym 13973 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 13974 COM_CS$SB_IO_IN_$glb_clk
.sym 13976 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 13977 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[3]
.sym 13978 clk_count_aper_n[5]
.sym 13979 clk_count_aper_n[9]
.sym 13980 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 13981 bank.himux_sel_SB_LUT4_I3_O[1]
.sym 13982 clk_count_aper_n[6]
.sym 13983 clk_count_aper_n[10]
.sym 13998 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[2]
.sym 14000 bank.in[7]
.sym 14001 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 14002 bank.in[2]
.sym 14003 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 14004 clk_count_aper_n[14]
.sym 14005 clk_count_aper_n[29]
.sym 14006 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 14007 clk_count_aper_n[30]
.sym 14010 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 14026 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 14027 bank.himux_sel_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 14030 COM_CS$SB_IO_IN
.sym 14034 bank.in[4]
.sym 14035 bank.in[5]
.sym 14063 bank.in[4]
.sym 14074 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 14075 bank.himux_sel_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 14086 bank.in[5]
.sym 14097 COM_CLK$SB_IO_IN_$glb_clk
.sym 14098 COM_CS$SB_IO_IN
.sym 14099 bank.in[3]
.sym 14100 bank.out[11]
.sym 14102 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 14103 bank.out[9]
.sym 14104 bank.in[1]
.sym 14105 bank.in[7]
.sym 14106 bank.in[2]
.sym 14113 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 14116 pattern[2]
.sym 14118 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 14123 clk_count_aper_n[5]
.sym 14125 clk_count_aper_n[25]
.sym 14126 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 14127 clk_count_aper_n[28]
.sym 14128 bank.in[9]
.sym 14130 bank.in[2]
.sym 14131 clk_count_aper_n[6]
.sym 14132 bank.in[6]
.sym 14151 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 14167 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 14169 bank.in[1]
.sym 14185 bank.in[1]
.sym 14192 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 14219 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 14220 COM_CS$SB_IO_IN_$glb_clk
.sym 14222 clk_count_aper_n[28]
.sym 14223 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 14224 clk_count_aper_n[29]
.sym 14225 clk_count_aper_n[30]
.sym 14226 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 14227 clk_count_aper_n[26]
.sym 14228 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14229 clk_count_aper_n[25]
.sym 14236 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 14237 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 14240 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 14242 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 14245 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[2]
.sym 14247 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 14251 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14253 bank.in[5]
.sym 14255 clk_count_aper_n[28]
.sym 14256 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 14263 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 14264 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 14265 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 14266 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14268 m1.clk_count_aper[5]
.sym 14270 bank.in[2]
.sym 14274 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 14277 bank.in[7]
.sym 14278 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 14283 clk_count_aper_n[5]
.sym 14284 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 14288 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 14289 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 14291 clk_count_aper_n[6]
.sym 14294 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14296 clk_count_aper_n[5]
.sym 14299 m1.clk_count_aper[5]
.sym 14304 bank.in[7]
.sym 14310 clk_count_aper_n[5]
.sym 14311 m1.clk_count_aper[5]
.sym 14314 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 14315 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 14316 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14317 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14320 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 14321 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 14322 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 14323 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 14327 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 14329 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 14335 clk_count_aper_n[6]
.sym 14340 bank.in[2]
.sym 14342 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 14343 COM_CS$SB_IO_IN_$glb_clk
.sym 14345 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[4]
.sym 14346 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 14347 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[15]
.sym 14348 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 14349 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14350 clk_count_fix_n[6]
.sym 14351 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14352 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14360 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14361 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 14370 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14371 clk_count_aper_n[10]
.sym 14377 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14388 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 14391 m1.clk_count_aper[5]
.sym 14403 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 14404 m1.clk_count_aper[0]
.sym 14405 m1.clk_count_aper[3]
.sym 14409 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 14413 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14414 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 14416 m1.clk_count_aper[6]
.sym 14418 $nextpnr_ICESTORM_LC_2$O
.sym 14421 m1.clk_count_aper[0]
.sym 14424 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14427 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 14428 m1.clk_count_aper[0]
.sym 14430 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14433 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 14434 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14436 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14439 m1.clk_count_aper[3]
.sym 14440 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14442 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14444 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 14446 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14448 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14451 m1.clk_count_aper[5]
.sym 14452 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14454 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14456 m1.clk_count_aper[6]
.sym 14458 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14460 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14463 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 14464 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14465 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14467 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]_$glb_sr
.sym 14468 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[27]
.sym 14469 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[9]
.sym 14470 m1.clk_count_aper[0]
.sym 14471 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 14472 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 14473 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14474 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[10]
.sym 14475 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14481 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[6]
.sym 14484 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 14486 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 14488 m1.clk_count_aper[3]
.sym 14490 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 14494 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14495 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14496 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 14497 clk_count_aper_n[26]
.sym 14498 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 14499 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14501 clk_count_aper_n[14]
.sym 14503 clk_count_aper_n[29]
.sym 14504 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14518 m1.clk_count_aper[9]
.sym 14520 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14523 m1.clk_count_aper[14]
.sym 14527 m1.clk_count_aper[10]
.sym 14530 m1.clk_count_aper[13]
.sym 14532 m1.clk_count_aper[15]
.sym 14533 m1.clk_count_aper[8]
.sym 14536 m1.clk_count_aper[11]
.sym 14537 m1.clk_count_aper[12]
.sym 14541 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14543 m1.clk_count_aper[8]
.sym 14545 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14547 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 14549 m1.clk_count_aper[9]
.sym 14551 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14553 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 14556 m1.clk_count_aper[10]
.sym 14557 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 14559 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 14561 m1.clk_count_aper[11]
.sym 14563 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 14565 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 14567 m1.clk_count_aper[12]
.sym 14569 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 14571 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 14574 m1.clk_count_aper[13]
.sym 14575 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 14577 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 14579 m1.clk_count_aper[14]
.sym 14581 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 14583 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14586 m1.clk_count_aper[15]
.sym 14587 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 14588 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]_$glb_sr
.sym 14591 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14592 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 14593 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 14594 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 14595 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14596 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 14597 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 14598 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14603 m1.clk_count_aper[8]
.sym 14605 m1.clk_count_aper[13]
.sym 14607 m1.clk_count_aper[9]
.sym 14608 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 14609 m1.clk_count_aper[10]
.sym 14611 m1.clk_count_aper[11]
.sym 14613 m1.clk_count_aper[12]
.sym 14614 m1.clk_count_aper[0]
.sym 14619 clk_count_aper_n[28]
.sym 14622 clk_count_aper_n[25]
.sym 14626 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 14627 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14633 m1.clk_count_aper[17]
.sym 14639 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14643 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14653 m1.clk_count_aper[21]
.sym 14656 m1.clk_count_aper[16]
.sym 14658 m1.clk_count_aper[18]
.sym 14659 m1.clk_count_aper[19]
.sym 14660 m1.clk_count_aper[20]
.sym 14662 m1.clk_count_aper[22]
.sym 14664 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 14666 m1.clk_count_aper[16]
.sym 14668 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14670 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 14673 m1.clk_count_aper[17]
.sym 14674 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 14676 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 14678 m1.clk_count_aper[18]
.sym 14680 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 14682 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 14684 m1.clk_count_aper[19]
.sym 14686 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 14688 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 14690 m1.clk_count_aper[20]
.sym 14692 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 14694 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 14697 m1.clk_count_aper[21]
.sym 14698 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 14700 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 14702 m1.clk_count_aper[22]
.sym 14704 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 14706 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 14709 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14710 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 14711 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]_$glb_sr
.sym 14714 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[29]
.sym 14715 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[25]
.sym 14716 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[28]
.sym 14717 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[30]
.sym 14718 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[26]
.sym 14719 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 14720 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 14721 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[31]
.sym 14726 m1.clk_count_aper[16]
.sym 14728 m1.clk_count_aper[21]
.sym 14730 m1.clk_count_aper[17]
.sym 14732 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 14734 m1.clk_count_aper[19]
.sym 14737 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 14743 clk_count_aper_n[28]
.sym 14750 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 14757 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14760 m1.clk_count_aper[29]
.sym 14764 m1.clk_count_aper[25]
.sym 14767 m1.clk_count_aper[28]
.sym 14769 m1.clk_count_aper[30]
.sym 14770 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 14771 m1.clk_count_aper[24]
.sym 14773 m1.clk_count_aper[26]
.sym 14782 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 14787 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 14790 m1.clk_count_aper[24]
.sym 14791 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 14793 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 14795 m1.clk_count_aper[25]
.sym 14797 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 14799 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 14802 m1.clk_count_aper[26]
.sym 14803 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 14805 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 14807 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 14809 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 14811 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 14813 m1.clk_count_aper[28]
.sym 14815 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 14817 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 14820 m1.clk_count_aper[29]
.sym 14821 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 14823 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 14825 m1.clk_count_aper[30]
.sym 14827 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 14831 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 14833 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 14834 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14836 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]_$glb_sr
.sym 14849 m1.clk_count_aper[24]
.sym 14851 m1.clk_count_aper[29]
.sym 14853 m1.clk_count_aper[25]
.sym 14855 m1.clk_count_aper[26]
.sym 14857 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 14859 m1.clk_count_aper[28]
.sym 14976 $PACKER_VCC_NET
.sym 16216 COM_CS$SB_IO_IN
.sym 16219 COM_CS$SB_IO_IN
.sym 16221 COM_MOSI$SB_IO_IN
.sym 16464 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16465 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 16591 COM_CS$SB_IO_IN
.sym 16601 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 16610 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 16728 m1.count_down[4]
.sym 16729 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 16730 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 16733 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16826 bank.out[23]
.sym 16827 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 16828 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 16833 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 16834 bank.in[4]
.sym 16847 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 16848 COM_MOSI$SB_IO_IN
.sym 16850 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16851 COM_MOSI_SB_LUT4_I3_O[2]
.sym 16855 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 16856 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 16858 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 16880 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 16888 m1.count_down[4]
.sym 16890 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 16891 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 16894 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 16897 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 16898 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 16909 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 16910 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 16912 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 16936 m1.count_down[4]
.sym 16943 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16946 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 16947 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[0]
.sym 16948 reg_led[13]
.sym 16949 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[2]
.sym 16950 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16951 reg_led[15]
.sym 16952 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[2]
.sym 16953 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[1]
.sym 16958 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 16959 COM_CS$SB_IO_IN
.sym 16964 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16965 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 16968 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 16970 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 16971 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16972 COM_MOSI_SB_LUT4_I3_O[1]
.sym 16974 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 16975 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 16976 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 16978 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 16979 bank.in[15]
.sym 16980 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 16987 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 16989 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 16990 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 16992 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 16993 count_down[4]
.sym 16995 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 16997 count_fix_up[15]
.sym 16998 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 17002 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17006 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 17007 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 17008 COM_MOSI$SB_IO_IN
.sym 17012 bank.pattern[15]
.sym 17015 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 17016 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 17018 bank.in[15]
.sym 17020 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17021 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 17022 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17023 COM_MOSI$SB_IO_IN
.sym 17029 bank.in[15]
.sym 17033 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 17034 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17035 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 17039 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17040 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 17041 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17044 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 17045 count_fix_up[15]
.sym 17046 bank.pattern[15]
.sym 17047 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 17050 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 17051 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 17052 COM_MOSI$SB_IO_IN
.sym 17053 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17058 count_down[4]
.sym 17059 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 17062 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 17064 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 17065 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17066 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 17067 COM_CS$SB_IO_IN_$glb_clk
.sym 17069 count_down[11]
.sym 17070 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17071 count_fix_down[15]
.sym 17072 count_fix_up[9]
.sym 17073 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[1]
.sym 17074 clk_count_rundown[15]
.sym 17075 count_down[9]
.sym 17081 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 17082 meas_count[13]
.sym 17083 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17084 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 17085 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17087 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17089 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17092 reg_led[13]
.sym 17093 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 17094 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17095 COM_MOSI$SB_IO_IN
.sym 17096 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17098 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 17099 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 17100 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17101 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17102 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 17103 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17104 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17110 bank.in[2]
.sym 17111 COM_MOSI_SB_LUT4_I3_O[1]
.sym 17112 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 17113 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17115 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 17116 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17117 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17119 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 17120 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17121 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17123 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17126 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17129 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 17130 bank.in[1]
.sym 17131 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17132 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[2]
.sym 17133 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 17134 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 17135 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17136 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[0]
.sym 17140 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 17141 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[1]
.sym 17143 bank.in[2]
.sym 17145 bank.in[1]
.sym 17149 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 17150 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17151 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 17156 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 17157 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17158 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17162 bank.in[2]
.sym 17164 bank.in[1]
.sym 17167 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[2]
.sym 17168 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[0]
.sym 17169 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[1]
.sym 17170 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 17173 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 17174 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17175 COM_MOSI_SB_LUT4_I3_O[1]
.sym 17179 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17180 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17181 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 17185 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17186 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17187 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17188 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 17192 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 17194 count_fix_down[9]
.sym 17195 count_up[4]
.sym 17196 count_down[5]
.sym 17197 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[3]
.sym 17198 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 17199 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17200 COM_CS$SB_IO_IN
.sym 17204 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17205 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 17207 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 17208 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17209 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17210 clk_count_reset_n[15]
.sym 17213 m1.count_fix_up[9]
.sym 17214 reg_led[8]
.sym 17215 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 17217 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[2]
.sym 17220 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[1]
.sym 17221 m1.count_down[1]
.sym 17222 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 17223 clk_count_aper_n[9]
.sym 17225 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17226 COM_MOSI_SB_LUT4_I3_O[1]
.sym 17233 m1.count_down[7]
.sym 17238 COM_MOSI_SB_LUT4_I3_I1[1]
.sym 17241 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17244 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17246 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 17247 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 17248 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 17250 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 17251 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17252 bank.in[2]
.sym 17254 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17255 COM_MOSI$SB_IO_IN
.sym 17258 bank.in[1]
.sym 17260 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 17261 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 17268 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 17269 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 17272 COM_MOSI_SB_LUT4_I3_I1[1]
.sym 17273 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 17275 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17278 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 17280 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 17281 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17284 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 17285 COM_MOSI$SB_IO_IN
.sym 17286 COM_MOSI_SB_LUT4_I3_I1[1]
.sym 17287 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17291 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17293 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 17296 bank.in[2]
.sym 17297 bank.in[1]
.sym 17302 m1.count_down[7]
.sym 17308 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 17309 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 17311 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 17312 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17315 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 17316 count_up[10]
.sym 17317 count_fix_up[5]
.sym 17318 count_up[7]
.sym 17319 count_fix_down[10]
.sym 17320 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 17321 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 17322 count_fix_down[7]
.sym 17329 bank.out[22]
.sym 17330 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 17331 COM_MOSI_SB_LUT4_I3_O[1]
.sym 17333 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 17334 meas_count[4]
.sym 17335 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17337 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17340 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 17341 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 17342 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17345 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 17346 bank.in[10]
.sym 17347 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 17348 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17349 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17358 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17359 count_up[4]
.sym 17360 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17361 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 17362 bank.in[4]
.sym 17363 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 17366 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17367 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 17368 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 17370 count_down[7]
.sym 17371 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17372 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 17373 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 17374 pattern[7]
.sym 17376 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 17377 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 17378 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 17381 clk_count_var_neg_n[7]
.sym 17384 bank.in[9]
.sym 17386 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 17391 bank.in[4]
.sym 17395 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 17396 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 17401 pattern[7]
.sym 17402 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 17403 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 17404 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 17407 bank.in[9]
.sym 17413 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 17414 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17415 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17416 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 17425 clk_count_var_neg_n[7]
.sym 17426 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 17427 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17428 count_down[7]
.sym 17431 count_up[4]
.sym 17433 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 17434 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17435 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 17436 COM_CS$SB_IO_IN_$glb_clk
.sym 17438 count_fix_down[6]
.sym 17439 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 17440 count_fix_up[7]
.sym 17441 count_fix_up[3]
.sym 17442 count_fix_down[5]
.sym 17443 count_up[5]
.sym 17444 clk_count_rundown[7]
.sym 17445 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 17449 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 17450 meas_count[5]
.sym 17451 m1.count_fix_up[5]
.sym 17453 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 17457 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17458 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 17459 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 17460 m1.count_up[10]
.sym 17462 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 17463 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 17464 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17466 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 17467 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17468 clk_count_fix_n[6]
.sym 17469 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 17470 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17472 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 17479 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 17481 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 17482 bank.in[3]
.sym 17483 COM_CS$SB_IO_IN
.sym 17484 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 17485 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 17486 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[3]
.sym 17487 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[2]
.sym 17489 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 17490 count_up[7]
.sym 17492 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[1]
.sym 17493 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 17494 count_fix_down[7]
.sym 17496 bank.in[9]
.sym 17498 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 17499 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 17500 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 17501 clk_count_rundown[7]
.sym 17502 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17503 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 17506 bank.out[15]
.sym 17507 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17508 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[0]
.sym 17509 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17512 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 17513 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 17514 count_fix_down[7]
.sym 17515 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 17518 bank.in[9]
.sym 17524 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[0]
.sym 17525 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[2]
.sym 17526 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[1]
.sym 17527 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[3]
.sym 17530 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 17531 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 17532 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 17533 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 17537 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 17538 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 17539 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17542 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17543 clk_count_rundown[7]
.sym 17544 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17545 count_up[7]
.sym 17549 bank.in[3]
.sym 17556 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 17557 bank.out[15]
.sym 17559 COM_CLK$SB_IO_IN_$glb_clk
.sym 17560 COM_CS$SB_IO_IN
.sym 17561 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[2]
.sym 17562 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 17563 clk_count_rundown[5]
.sym 17564 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 17565 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 17566 count_down[6]
.sym 17567 count_up[3]
.sym 17568 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 17569 m1.count_fix_down[14]
.sym 17573 bank.in[3]
.sym 17574 m1.count_fix_up[7]
.sym 17576 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17577 bank.in[10]
.sym 17579 m1.count_fix_up[3]
.sym 17581 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 17585 COM_MOSI$SB_IO_IN
.sym 17586 bank.out[16]
.sym 17587 m1.count_fix_up[1]
.sym 17588 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17589 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 17590 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 17591 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17592 m1.count_up[6]
.sym 17593 m1.count_fix_down[0]
.sym 17594 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17595 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 17596 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17602 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 17603 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17604 clk_count_reset_n[5]
.sym 17605 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 17607 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 17608 clk_count_reset_n[7]
.sym 17610 count_fix_down[6]
.sym 17611 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 17612 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17613 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17614 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17615 count_up[5]
.sym 17616 clk_count_fix_n[10]
.sym 17617 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 17618 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17619 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 17621 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 17623 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17625 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 17626 m1.count_fix_down[0]
.sym 17627 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17629 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 17630 clk_count_aper_n[6]
.sym 17631 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 17632 clk_count_aper_n[10]
.sym 17633 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17636 m1.count_fix_down[0]
.sym 17641 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17642 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 17643 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17644 count_up[5]
.sym 17647 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17648 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 17649 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17650 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 17653 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 17654 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 17655 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 17656 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 17659 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17660 clk_count_fix_n[10]
.sym 17661 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17662 clk_count_aper_n[10]
.sym 17665 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17666 clk_count_reset_n[5]
.sym 17667 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17671 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 17672 count_fix_down[6]
.sym 17673 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 17674 clk_count_aper_n[6]
.sym 17677 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 17678 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17679 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17680 clk_count_reset_n[7]
.sym 17681 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17683 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]_$glb_sr
.sym 17684 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[2]
.sym 17685 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 17686 clk_count_rundown[6]
.sym 17687 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 17688 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 17689 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[1]
.sym 17690 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 17691 clk_count_rundown[10]
.sym 17692 COM_CS$SB_IO_IN
.sym 17693 bank.in[20]
.sym 17696 m1.count_fix_down[0]
.sym 17697 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 17698 clk_count_reset_n[5]
.sym 17699 clk_count_aper_n[14]
.sym 17701 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17702 m1.count_fix_down[22]
.sym 17704 clk_count_reset_n[7]
.sym 17706 m1.count_fix_down[16]
.sym 17707 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17709 m1.count_down[1]
.sym 17711 COM_MOSI_SB_LUT4_I3_O[1]
.sym 17713 clk_count_aper_n[12]
.sym 17714 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 17715 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 17718 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17719 clk_count_aper_n[9]
.sym 17729 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 17730 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 17731 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 17733 pattern[5]
.sym 17736 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17737 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[2]
.sym 17743 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 17744 clk_count_aper_n[30]
.sym 17745 COM_MOSI$SB_IO_IN
.sym 17746 bank.in[7]
.sym 17747 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 17748 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 17750 clk_count_aper_n[29]
.sym 17752 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17753 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17754 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17771 bank.in[7]
.sym 17776 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[2]
.sym 17777 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 17778 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 17779 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 17782 clk_count_aper_n[29]
.sym 17783 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17784 COM_MOSI$SB_IO_IN
.sym 17785 pattern[5]
.sym 17789 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17791 COM_MOSI$SB_IO_IN
.sym 17794 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 17795 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 17796 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 17797 clk_count_aper_n[30]
.sym 17803 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 17804 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 17805 COM_CS$SB_IO_IN_$glb_clk
.sym 17807 count_fix_up[1]
.sym 17808 count_up[6]
.sym 17809 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 17810 count_fix_down[2]
.sym 17811 bank.himux_sel_SB_LUT4_I3_O[2]
.sym 17812 count_down[1]
.sym 17813 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 17814 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[0]
.sym 17817 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 17820 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 17821 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 17822 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17825 bank.in[9]
.sym 17827 bank.in[15]
.sym 17829 bank.in[6]
.sym 17832 bank.in[7]
.sym 17833 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17834 bank.in[17]
.sym 17835 COM_MOSI_SB_LUT4_I3_O[2]
.sym 17836 bank.in[3]
.sym 17837 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[1]
.sym 17838 bank.in[10]
.sym 17839 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 17842 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 17848 bank.himux_sel_SB_LUT4_I3_O[3]
.sym 17852 bank.himux_sel_SB_LUT4_I3_O[0]
.sym 17853 bank.himux_sel_SB_LUT4_I3_O[1]
.sym 17854 bank.in[6]
.sym 17856 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 17857 bank.in[4]
.sym 17858 bank.in[5]
.sym 17859 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17861 bank.in[10]
.sym 17865 bank.in[9]
.sym 17870 clk_count_aper_n[25]
.sym 17874 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 17876 bank.himux_sel_SB_LUT4_I3_O[2]
.sym 17877 count_down[1]
.sym 17881 bank.in[4]
.sym 17887 bank.himux_sel_SB_LUT4_I3_O[1]
.sym 17888 bank.himux_sel_SB_LUT4_I3_O[3]
.sym 17889 bank.himux_sel_SB_LUT4_I3_O[2]
.sym 17890 bank.himux_sel_SB_LUT4_I3_O[0]
.sym 17896 bank.in[5]
.sym 17899 bank.in[9]
.sym 17908 bank.in[5]
.sym 17911 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 17912 count_down[1]
.sym 17913 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 17914 clk_count_aper_n[25]
.sym 17919 bank.in[6]
.sym 17926 bank.in[10]
.sym 17927 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17928 COM_CS$SB_IO_IN_$glb_clk
.sym 17930 clk_count_aper_n[3]
.sym 17931 clk_count_aper_n[15]
.sym 17932 clk_count_aper_n[12]
.sym 17933 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 17934 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 17935 clk_count_aper_n[17]
.sym 17936 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 17937 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17938 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 17942 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 17943 bank.in[5]
.sym 17945 meas_count[3]
.sym 17947 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[0]
.sym 17952 bank.himux_sel_SB_LUT4_I3_O[3]
.sym 17955 clk_count_aper_n[5]
.sym 17956 bank.in[1]
.sym 17958 bank.in[7]
.sym 17960 bank.in[2]
.sym 17963 clk_count_aper_n[3]
.sym 17964 clk_count_fix_n[6]
.sym 17965 clk_count_aper_n[15]
.sym 17972 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[3]
.sym 17974 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 17975 COM_CS$SB_IO_IN
.sym 17979 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[0]
.sym 17980 bank.out[8]
.sym 17983 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[2]
.sym 17984 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17986 bank.in[2]
.sym 17992 bank.in[1]
.sym 17995 bank.in[3]
.sym 17997 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[1]
.sym 18000 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 18001 bank.in[6]
.sym 18002 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[3]
.sym 18004 bank.in[2]
.sym 18010 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[1]
.sym 18011 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 18012 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[0]
.sym 18013 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[3]
.sym 18024 bank.in[3]
.sym 18028 bank.out[8]
.sym 18029 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[3]
.sym 18030 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 18031 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[2]
.sym 18034 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 18043 bank.in[6]
.sym 18046 bank.in[1]
.sym 18051 COM_CLK$SB_IO_IN_$glb_clk
.sym 18052 COM_CS$SB_IO_IN
.sym 18053 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[5]
.sym 18054 bank.clk_count_aper_n_SB_DFFE_Q_E
.sym 18055 clk_count_rundown[3]
.sym 18056 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 18058 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[7]
.sym 18060 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[3]
.sym 18062 bank.out[8]
.sym 18063 clk_count_aper_n[30]
.sym 18065 bank.in[3]
.sym 18068 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 18070 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 18071 COM_CS$SB_IO_IN
.sym 18073 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 18074 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 18075 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[0]
.sym 18077 clk_count_aper_n[12]
.sym 18078 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 18079 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 18080 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 18081 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 18082 bank.out[9]
.sym 18083 clk_count_aper_n[17]
.sym 18084 bank.in[1]
.sym 18086 bank.addr[1]
.sym 18088 bank.clk_count_aper_n_SB_DFFE_Q_E
.sym 18094 bank.in[3]
.sym 18099 bank.in[1]
.sym 18101 bank.in[2]
.sym 18102 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 18107 bank.in[6]
.sym 18108 bank.in[7]
.sym 18112 bank.clk_count_aper_n_SB_DFFE_Q_E
.sym 18113 bank.in[4]
.sym 18124 bank.in[5]
.sym 18130 bank.in[4]
.sym 18135 bank.in[7]
.sym 18142 bank.in[5]
.sym 18148 bank.in[6]
.sym 18153 bank.in[3]
.sym 18157 bank.in[2]
.sym 18166 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 18171 bank.in[1]
.sym 18173 bank.clk_count_aper_n_SB_DFFE_Q_E
.sym 18174 COM_CS$SB_IO_IN_$glb_clk
.sym 18188 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 18190 clk_count_aper_n[26]
.sym 18191 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 18192 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 18194 clk_count_aper_n[29]
.sym 18195 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 18196 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18198 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 18200 clk_count_aper_n[9]
.sym 18203 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 18208 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 18209 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18217 bank.in[6]
.sym 18219 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 18221 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 18222 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 18223 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 18226 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 18229 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 18230 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18233 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 18234 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 18235 clk_count_aper_n[15]
.sym 18236 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18237 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 18238 m1.clk_count_aper[13]
.sym 18240 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 18241 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 18244 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18245 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 18247 clk_count_aper_n[13]
.sym 18248 m1.clk_count_aper[15]
.sym 18252 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18256 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 18258 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 18259 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 18264 clk_count_aper_n[15]
.sym 18268 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 18269 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 18271 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 18274 clk_count_aper_n[15]
.sym 18275 m1.clk_count_aper[13]
.sym 18276 m1.clk_count_aper[15]
.sym 18277 clk_count_aper_n[13]
.sym 18281 bank.in[6]
.sym 18286 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 18287 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 18288 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 18289 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 18292 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18293 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18294 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 18295 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 18296 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 18297 COM_CS$SB_IO_IN_$glb_clk
.sym 18313 clk_count_fix_n[6]
.sym 18315 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 18321 bank.in[6]
.sym 18323 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 18326 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 18329 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 18330 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 18331 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[27]
.sym 18333 clk_count_aper_n[22]
.sym 18340 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 18341 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 18342 m1.clk_count_aper[10]
.sym 18343 m1.clk_count_aper[11]
.sym 18346 m1.clk_count_aper[14]
.sym 18347 m1.clk_count_aper[9]
.sym 18348 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 18349 clk_count_aper_n[12]
.sym 18350 m1.clk_count_aper[0]
.sym 18351 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 18352 m1.clk_count_aper[12]
.sym 18354 clk_count_aper_n[10]
.sym 18355 clk_count_aper_n[17]
.sym 18357 m1.clk_count_aper[17]
.sym 18359 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 18360 clk_count_aper_n[9]
.sym 18364 clk_count_aper_n[14]
.sym 18367 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 18371 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 18376 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 18382 clk_count_aper_n[9]
.sym 18386 m1.clk_count_aper[0]
.sym 18391 m1.clk_count_aper[9]
.sym 18392 clk_count_aper_n[9]
.sym 18393 clk_count_aper_n[10]
.sym 18394 m1.clk_count_aper[10]
.sym 18397 m1.clk_count_aper[14]
.sym 18398 clk_count_aper_n[14]
.sym 18399 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 18400 m1.clk_count_aper[11]
.sym 18403 m1.clk_count_aper[12]
.sym 18404 clk_count_aper_n[17]
.sym 18405 m1.clk_count_aper[17]
.sym 18406 clk_count_aper_n[12]
.sym 18410 clk_count_aper_n[10]
.sym 18415 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 18416 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 18417 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 18418 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 18419 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]_$glb_sr
.sym 18434 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[13]
.sym 18438 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 18440 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18463 m1.clk_count_aper[16]
.sym 18464 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 18465 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 18466 m1.clk_count_aper[19]
.sym 18467 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 18468 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 18469 m1.clk_count_aper[22]
.sym 18470 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18471 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 18472 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18473 m1.clk_count_aper[18]
.sym 18474 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18475 m1.clk_count_aper[20]
.sym 18476 m1.clk_count_aper[21]
.sym 18477 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18479 m1.clk_count_aper[24]
.sym 18480 clk_count_aper_n[28]
.sym 18481 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 18482 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 18483 m1.clk_count_aper[28]
.sym 18484 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 18485 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 18486 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 18488 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18489 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 18490 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 18492 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 18493 clk_count_aper_n[22]
.sym 18494 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 18496 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 18497 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 18498 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 18499 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 18502 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 18503 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 18504 m1.clk_count_aper[20]
.sym 18505 m1.clk_count_aper[21]
.sym 18508 m1.clk_count_aper[28]
.sym 18509 clk_count_aper_n[28]
.sym 18510 m1.clk_count_aper[22]
.sym 18511 clk_count_aper_n[22]
.sym 18514 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18515 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 18516 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18517 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 18520 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 18521 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 18522 m1.clk_count_aper[16]
.sym 18523 m1.clk_count_aper[19]
.sym 18526 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 18527 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18528 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 18529 m1.clk_count_aper[21]
.sym 18532 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 18534 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 18535 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 18538 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 18539 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18540 m1.clk_count_aper[18]
.sym 18541 m1.clk_count_aper[24]
.sym 18561 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 18568 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 18572 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18586 clk_count_aper_n[28]
.sym 18588 m1.clk_count_aper[26]
.sym 18589 clk_count_aper_n[25]
.sym 18595 m1.clk_count_aper[25]
.sym 18596 clk_count_aper_n[29]
.sym 18598 clk_count_aper_n[26]
.sym 18599 m1.clk_count_aper[29]
.sym 18600 m1.clk_count_aper[30]
.sym 18608 clk_count_aper_n[30]
.sym 18612 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 18622 clk_count_aper_n[29]
.sym 18625 clk_count_aper_n[25]
.sym 18631 clk_count_aper_n[28]
.sym 18640 clk_count_aper_n[30]
.sym 18646 clk_count_aper_n[26]
.sym 18649 clk_count_aper_n[29]
.sym 18650 m1.clk_count_aper[29]
.sym 18651 clk_count_aper_n[26]
.sym 18652 m1.clk_count_aper[26]
.sym 18655 m1.clk_count_aper[25]
.sym 18656 m1.clk_count_aper[30]
.sym 18657 clk_count_aper_n[30]
.sym 18658 clk_count_aper_n[25]
.sym 18663 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 18668 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[1]
.sym 18675 $PACKER_VCC_NET
.sym 18676 COM_CS$SB_IO_IN
.sym 18685 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 18815 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 19555 COM_MOSI$SB_IO_IN
.sym 19558 COM_MOSI$SB_IO_IN
.sym 20047 COM_MOSI$SB_IO_IN
.sym 20440 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 20541 clk_count_aper_n[15]
.sym 20566 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 20654 count_fix_up[13]
.sym 20655 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 20656 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 20657 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 20658 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 20660 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 20661 count_fix_down[13]
.sym 20678 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 20680 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 20684 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 20686 clk_count_fix_n[13]
.sym 20687 clk_count_fix_n[15]
.sym 20688 m1.count_fix_down[15]
.sym 20699 COM_CS$SB_IO_IN
.sym 20702 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[1]
.sym 20704 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[0]
.sym 20705 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 20706 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 20709 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[2]
.sym 20711 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[3]
.sym 20712 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 20715 COM_MOSI$SB_IO_IN
.sym 20746 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[1]
.sym 20747 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[3]
.sym 20748 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[2]
.sym 20749 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[0]
.sym 20752 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 20753 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 20754 COM_MOSI$SB_IO_IN
.sym 20755 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 20759 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 20761 COM_MOSI$SB_IO_IN
.sym 20775 COM_CLK$SB_IO_IN_$glb_clk
.sym 20776 COM_CS$SB_IO_IN
.sym 20777 clk_count_rundown[13]
.sym 20778 count_down[15]
.sym 20779 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 20780 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20781 bank.out_SB_DFFNR_Q_9_D_SB_LUT4_O_I3[3]
.sym 20782 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 20783 count_up[8]
.sym 20784 count_fix_up[8]
.sym 20785 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 20791 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 20793 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 20795 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 20796 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 20798 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 20799 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 20800 COM_MOSI$SB_IO_IN
.sym 20801 m1.count_down[5]
.sym 20802 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 20805 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 20806 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 20808 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 20809 m1.count_down[6]
.sym 20810 bank.in[13]
.sym 20811 clk_count_var_pos_n[13]
.sym 20812 clk_count_var_neg_n[15]
.sym 20818 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20819 clk_count_var_neg_n[15]
.sym 20820 count_fix_down[15]
.sym 20821 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 20822 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20823 clk_count_rundown[15]
.sym 20826 COM_MOSI_SB_LUT4_I3_O[2]
.sym 20828 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 20829 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 20830 reg_led[13]
.sym 20831 reg_led[15]
.sym 20832 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 20834 bank.in[13]
.sym 20835 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 20836 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20837 COM_MOSI_SB_LUT4_I3_O[1]
.sym 20838 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 20840 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 20842 bank.in[15]
.sym 20844 clk_count_aper_n[15]
.sym 20845 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 20847 clk_count_fix_n[15]
.sym 20851 count_fix_down[15]
.sym 20852 COM_MOSI_SB_LUT4_I3_O[1]
.sym 20853 reg_led[15]
.sym 20854 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 20857 clk_count_rundown[15]
.sym 20858 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 20859 COM_MOSI_SB_LUT4_I3_O[2]
.sym 20860 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 20863 bank.in[13]
.sym 20869 COM_MOSI_SB_LUT4_I3_O[1]
.sym 20871 reg_led[13]
.sym 20877 clk_count_fix_n[15]
.sym 20878 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 20881 bank.in[15]
.sym 20887 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20888 clk_count_aper_n[15]
.sym 20889 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 20890 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 20893 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 20894 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20895 clk_count_var_neg_n[15]
.sym 20896 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20897 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 20898 COM_CS$SB_IO_IN_$glb_clk
.sym 20900 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20901 count_down[8]
.sym 20902 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 20903 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 20904 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 20905 count_up[15]
.sym 20906 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 20907 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20912 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 20913 m1.count_up[8]
.sym 20914 m1.count_down[1]
.sym 20915 COM_MOSI_SB_LUT4_I3_O[1]
.sym 20916 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 20917 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 20918 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 20919 m1.count_down[4]
.sym 20920 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 20921 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 20922 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20925 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 20926 m1.count_fix_up[2]
.sym 20927 clk_count_var_neg_n[13]
.sym 20928 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 20929 m1.count_up[15]
.sym 20931 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 20932 m1.count_down[11]
.sym 20933 clk_count_var_pos_n[15]
.sym 20934 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 20941 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 20943 m1.count_down[11]
.sym 20944 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20951 m1.count_fix_up[9]
.sym 20952 m1.count_down[9]
.sym 20954 reg_led[8]
.sym 20955 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 20957 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 20958 COM_MOSI_SB_LUT4_I3_O[1]
.sym 20960 m1.count_fix_down[15]
.sym 20963 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 20965 count_down[11]
.sym 20972 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 20974 m1.count_down[11]
.sym 20980 count_down[11]
.sym 20981 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 20982 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 20983 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 20987 m1.count_fix_down[15]
.sym 20994 m1.count_fix_up[9]
.sym 20998 reg_led[8]
.sym 20999 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21000 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 21001 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 21007 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 21012 m1.count_down[9]
.sym 21020 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21023 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 21024 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 21025 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[3]
.sym 21027 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[0]
.sym 21028 clk_count_var_neg_n[15]
.sym 21029 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 21030 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[3]
.sym 21035 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 21036 m1.count_down[8]
.sym 21037 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 21039 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21040 m1.count_down[9]
.sym 21042 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21044 COM_MOSI_SB_LUT4_I3_O[2]
.sym 21045 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 21046 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21047 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 21048 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[0]
.sym 21049 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 21050 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 21051 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21053 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21054 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 21055 m1.count_fix_down[2]
.sym 21056 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 21057 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21064 meas_count[4]
.sym 21067 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21068 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21070 count_down[9]
.sym 21071 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21072 m1.count_up[4]
.sym 21073 m1.count_down[5]
.sym 21074 count_fix_down[9]
.sym 21075 count_fix_up[9]
.sym 21077 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 21081 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 21082 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21085 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21086 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 21088 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 21090 m1.count_fix_down[9]
.sym 21094 clk_count_aper_n[9]
.sym 21097 count_down[9]
.sym 21098 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21099 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21100 count_fix_down[9]
.sym 21112 m1.count_fix_down[9]
.sym 21115 m1.count_up[4]
.sym 21123 m1.count_down[5]
.sym 21127 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 21128 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 21129 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 21130 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 21133 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21134 clk_count_aper_n[9]
.sym 21135 count_fix_up[9]
.sym 21136 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21140 meas_count[4]
.sym 21141 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21143 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21147 m1.count_fix_down[1]
.sym 21148 m1.count_fix_down[2]
.sym 21149 m1.count_fix_down[3]
.sym 21150 m1.count_fix_down[4]
.sym 21151 m1.count_fix_down[5]
.sym 21152 m1.count_fix_down[6]
.sym 21153 m1.count_fix_down[7]
.sym 21154 m1.count_up[4]
.sym 21158 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21159 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 21160 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[3]
.sym 21164 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 21167 clk_count_var_neg_n[9]
.sym 21168 bank.in[15]
.sym 21169 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 21171 clk_count_fix_n[11]
.sym 21172 m1.count_fix_down[15]
.sym 21176 m1.count_fix_down[9]
.sym 21177 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 21178 reg_led[10]
.sym 21180 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21181 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 21190 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21191 m1.count_fix_up[5]
.sym 21192 m1.count_up[10]
.sym 21193 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21195 m1.count_up[7]
.sym 21197 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21198 reg_led[9]
.sym 21199 count_down[5]
.sym 21200 meas_count[5]
.sym 21204 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21205 m1.count_fix_down[10]
.sym 21207 count_fix_down[10]
.sym 21210 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21212 count_up[10]
.sym 21213 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21216 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 21218 m1.count_fix_down[7]
.sym 21220 meas_count[5]
.sym 21221 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21222 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21223 count_down[5]
.sym 21228 m1.count_up[10]
.sym 21234 m1.count_fix_up[5]
.sym 21238 m1.count_up[7]
.sym 21244 m1.count_fix_down[10]
.sym 21250 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21251 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 21252 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21253 reg_led[9]
.sym 21256 count_up[10]
.sym 21257 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21258 count_fix_down[10]
.sym 21259 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21263 m1.count_fix_down[7]
.sym 21266 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21269 m1.count_fix_down[8]
.sym 21270 m1.count_fix_down[9]
.sym 21271 m1.count_fix_down[10]
.sym 21272 m1.count_fix_down[11]
.sym 21273 m1.count_fix_down[12]
.sym 21274 m1.count_fix_down[13]
.sym 21275 m1.count_fix_down[14]
.sym 21276 m1.count_fix_down[15]
.sym 21281 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 21282 COM_MOSI$SB_IO_IN
.sym 21283 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21284 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21285 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 21286 m1.count_fix_up[1]
.sym 21287 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21288 bank.out[16]
.sym 21289 m1.count_up[6]
.sym 21291 m1.count_up[7]
.sym 21292 m1.count_fix_down[0]
.sym 21294 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 21295 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21296 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 21297 m1.count_down[6]
.sym 21298 clk_count_aper_n[13]
.sym 21299 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 21301 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21303 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21310 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[2]
.sym 21312 count_fix_up[5]
.sym 21314 m1.count_fix_up[7]
.sym 21315 m1.count_fix_down[5]
.sym 21316 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21317 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 21318 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 21319 m1.count_fix_up[3]
.sym 21320 m1.count_up[5]
.sym 21322 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21324 m1.count_fix_down[6]
.sym 21332 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21338 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 21340 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 21344 m1.count_fix_down[6]
.sym 21349 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 21350 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[2]
.sym 21351 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21352 count_fix_up[5]
.sym 21355 m1.count_fix_up[7]
.sym 21362 m1.count_fix_up[3]
.sym 21368 m1.count_fix_down[5]
.sym 21373 m1.count_up[5]
.sym 21382 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 21385 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 21386 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21387 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 21388 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21389 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21392 m1.count_fix_down[16]
.sym 21393 m1.count_fix_down[17]
.sym 21394 m1.count_fix_down[18]
.sym 21395 m1.count_fix_down[19]
.sym 21396 m1.count_fix_down[20]
.sym 21397 m1.count_fix_down[21]
.sym 21398 m1.count_fix_down[22]
.sym 21399 m1.count_fix_down[23]
.sym 21404 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[2]
.sym 21405 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21407 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21408 m1.count_up[5]
.sym 21410 clk_count_aper_n[12]
.sym 21411 m1.count_fix_down[8]
.sym 21412 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 21415 bank.in[4]
.sym 21418 m1.count_fix_up[2]
.sym 21424 bank.in[5]
.sym 21425 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 21426 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 21427 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 21435 COM_MOSI_SB_LUT4_I3_O[2]
.sym 21437 count_fix_down[5]
.sym 21439 m1.count_up[3]
.sym 21440 clk_count_rundown[10]
.sym 21441 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 21442 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21443 count_fix_up[7]
.sym 21444 count_fix_up[3]
.sym 21445 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 21448 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21450 reg_led[10]
.sym 21451 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 21452 reg_led[7]
.sym 21454 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 21455 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21456 count_down[3]
.sym 21457 m1.count_down[6]
.sym 21459 clk_count_rundown[5]
.sym 21463 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21466 COM_MOSI_SB_LUT4_I3_O[2]
.sym 21467 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 21468 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 21469 clk_count_rundown[5]
.sym 21472 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 21473 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21475 count_fix_down[5]
.sym 21481 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 21484 count_fix_up[7]
.sym 21485 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21486 reg_led[7]
.sym 21487 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21490 count_fix_up[3]
.sym 21491 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21492 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21493 count_down[3]
.sym 21496 m1.count_down[6]
.sym 21502 m1.count_up[3]
.sym 21508 clk_count_rundown[10]
.sym 21509 COM_MOSI_SB_LUT4_I3_O[2]
.sym 21510 reg_led[10]
.sym 21511 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21512 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21515 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 21516 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 21518 reg_led[7]
.sym 21519 reg_led[5]
.sym 21520 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[0]
.sym 21523 COM_MOSI$SB_IO_IN
.sym 21527 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 21528 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21529 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 21530 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 21531 COM_MOSI_SB_LUT4_I3_O[2]
.sym 21532 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 21533 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 21535 m1.count_up[3]
.sym 21537 bank.in[17]
.sym 21538 m1.count_fix_down[18]
.sym 21539 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 21542 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21543 m1.count_fix_down[2]
.sym 21544 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 21545 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 21546 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 21547 bank.in[11]
.sym 21548 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21549 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21550 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 21556 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 21557 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21558 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21559 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21560 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 21561 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 21562 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21563 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 21564 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 21565 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 21566 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 21567 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21569 count_down[6]
.sym 21570 count_up[3]
.sym 21571 clk_count_fix_n[6]
.sym 21572 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 21573 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21574 clk_count_rundown[6]
.sym 21575 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 21576 reg_led[5]
.sym 21579 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21580 COM_MOSI_SB_LUT4_I3_O[2]
.sym 21582 clk_count_aper_n[5]
.sym 21585 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[0]
.sym 21586 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 21587 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 21589 clk_count_fix_n[6]
.sym 21590 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 21591 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 21592 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 21595 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21596 clk_count_rundown[6]
.sym 21597 COM_MOSI_SB_LUT4_I3_O[2]
.sym 21598 count_down[6]
.sym 21602 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 21607 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 21608 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 21609 count_up[3]
.sym 21610 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21613 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21614 clk_count_aper_n[5]
.sym 21615 reg_led[5]
.sym 21616 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 21619 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 21620 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 21621 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 21622 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[0]
.sym 21625 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 21626 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21627 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 21628 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21634 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 21635 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21638 bank.himux_sel_SB_LUT4_I3_O[3]
.sym 21639 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[3]
.sym 21640 count_down[2]
.sym 21641 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 21642 count_up[2]
.sym 21643 count_fix_up[2]
.sym 21644 count_fix_down[3]
.sym 21645 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21646 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 21651 meas_count[6]
.sym 21652 bank.in[7]
.sym 21655 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21657 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 21658 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 21659 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 21661 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21662 bank.in[12]
.sym 21663 bank.in[18]
.sym 21664 COM_MOSI$SB_IO_IN
.sym 21665 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 21667 bank.in[15]
.sym 21668 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 21670 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 21671 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 21672 clk_count_aper_n[14]
.sym 21679 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 21680 count_up[6]
.sym 21682 m1.count_fix_up[1]
.sym 21683 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21684 m1.count_down[1]
.sym 21685 m1.count_up[6]
.sym 21689 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21690 count_fix_down[2]
.sym 21691 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 21692 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 21694 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21695 count_fix_up[1]
.sym 21696 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 21698 pattern[2]
.sym 21699 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 21700 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21702 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21703 m1.count_fix_down[2]
.sym 21705 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 21706 clk_count_reset_n[6]
.sym 21715 m1.count_fix_up[1]
.sym 21719 m1.count_up[6]
.sym 21724 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 21725 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 21726 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 21727 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 21730 m1.count_fix_down[2]
.sym 21736 count_fix_up[1]
.sym 21737 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21738 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 21739 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 21742 m1.count_down[1]
.sym 21748 clk_count_reset_n[6]
.sym 21749 count_up[6]
.sym 21750 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21751 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21754 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 21755 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 21756 pattern[2]
.sym 21757 count_fix_down[2]
.sym 21758 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21761 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[0]
.sym 21762 reg_led[3]
.sym 21763 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21764 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 21765 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 21766 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[3]
.sym 21767 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 21773 m1.count_down[2]
.sym 21780 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 21781 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 21782 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21785 clk_count_aper_n[13]
.sym 21788 bank.in[13]
.sym 21789 clk_count_aper_n[0]
.sym 21790 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 21791 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 21792 clk_count_reset_n[6]
.sym 21795 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 21796 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 21802 bank.in[3]
.sym 21807 bank.in[1]
.sym 21809 bank.in[17]
.sym 21810 clk_count_aper_n[3]
.sym 21813 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 21818 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21819 bank.in[11]
.sym 21822 bank.in[12]
.sym 21823 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 21824 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 21826 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 21827 bank.in[15]
.sym 21828 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 21831 bank.addr[1]
.sym 21833 bank.addr[0]
.sym 21835 bank.in[3]
.sym 21842 bank.in[15]
.sym 21849 bank.in[12]
.sym 21853 bank.in[11]
.sym 21862 bank.in[1]
.sym 21865 bank.in[17]
.sym 21871 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 21872 clk_count_aper_n[3]
.sym 21873 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 21874 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 21877 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 21878 bank.addr[0]
.sym 21879 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 21880 bank.addr[1]
.sym 21881 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 21882 COM_CS$SB_IO_IN_$glb_clk
.sym 21884 clk_count_aper_n[0]
.sym 21885 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 21887 clk_count_aper_n[22]
.sym 21888 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 21889 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 21890 clk_count_aper_n[13]
.sym 21891 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 21898 clk_count_aper_n[17]
.sym 21900 COM_MOSI_SB_LUT4_I3_O[1]
.sym 21903 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21904 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 21906 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21908 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 21909 clk_count_aper_n[12]
.sym 21910 bank.out[10]
.sym 21912 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 21913 clk_count_aper_n[13]
.sym 21915 clk_count_aper_n[17]
.sym 21916 himux_sel[1]
.sym 21929 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 21934 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 21936 bank.out[10]
.sym 21938 clk_count_aper_n[5]
.sym 21941 bank.addr[1]
.sym 21943 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 21946 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 21950 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 21951 bank.addr[0]
.sym 21955 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21960 clk_count_aper_n[5]
.sym 21964 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 21965 bank.addr[1]
.sym 21966 bank.addr[0]
.sym 21967 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 21972 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 21979 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 21989 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 22002 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 22003 bank.out[10]
.sym 22004 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22007 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 22010 clk_count_reset_n[6]
.sym 22011 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 22019 bank.in[10]
.sym 22020 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 22022 clk_count_aper_n[22]
.sym 22024 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 22025 bank.in[3]
.sym 22026 clk_count_aper_n[0]
.sym 22027 bank.in[7]
.sym 22028 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 22032 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 22033 clk_count_aper_n[22]
.sym 22035 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 22037 bank.addr[0]
.sym 22041 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 22048 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[4]
.sym 22050 m1.clk_count_aper[5]
.sym 22051 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 22053 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[7]
.sym 22056 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[5]
.sym 22060 m1.clk_count_aper[6]
.sym 22064 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 22066 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 22068 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 22070 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 22072 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 22073 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[6]
.sym 22074 m1.clk_count_aper[0]
.sym 22076 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 22077 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 22078 m1.clk_count_aper[3]
.sym 22080 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 22082 m1.clk_count_aper[0]
.sym 22083 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 22086 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 22088 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 22089 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 22092 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[2]
.sym 22094 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 22095 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 22098 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[3]
.sym 22100 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 22101 m1.clk_count_aper[3]
.sym 22104 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[4]
.sym 22106 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 22107 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[4]
.sym 22110 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[5]
.sym 22112 m1.clk_count_aper[5]
.sym 22113 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[5]
.sym 22116 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[6]
.sym 22118 m1.clk_count_aper[6]
.sym 22119 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[6]
.sym 22122 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[7]
.sym 22124 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 22125 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[7]
.sym 22130 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 22132 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[17]
.sym 22133 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 22134 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[13]
.sym 22135 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[14]
.sym 22136 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 22137 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[12]
.sym 22143 bank.in[2]
.sym 22145 clk_count_reset_n[6]
.sym 22146 m1.clk_count_aper[5]
.sym 22147 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 22148 m1.clk_count_aper[6]
.sym 22153 bank.in[1]
.sym 22157 clk_count_aper_n[14]
.sym 22163 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 22166 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[7]
.sym 22172 m1.clk_count_aper[9]
.sym 22176 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[13]
.sym 22177 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[10]
.sym 22180 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[9]
.sym 22182 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 22183 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 22187 m1.clk_count_aper[8]
.sym 22189 m1.clk_count_aper[13]
.sym 22191 m1.clk_count_aper[14]
.sym 22192 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[14]
.sym 22193 m1.clk_count_aper[15]
.sym 22195 m1.clk_count_aper[12]
.sym 22197 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[15]
.sym 22199 m1.clk_count_aper[10]
.sym 22201 m1.clk_count_aper[11]
.sym 22202 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[12]
.sym 22203 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[8]
.sym 22205 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 22206 m1.clk_count_aper[8]
.sym 22209 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[9]
.sym 22211 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[9]
.sym 22212 m1.clk_count_aper[9]
.sym 22215 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[10]
.sym 22217 m1.clk_count_aper[10]
.sym 22218 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[10]
.sym 22221 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[11]
.sym 22223 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 22224 m1.clk_count_aper[11]
.sym 22227 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[12]
.sym 22229 m1.clk_count_aper[12]
.sym 22230 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[12]
.sym 22233 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[13]
.sym 22235 m1.clk_count_aper[13]
.sym 22236 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[13]
.sym 22239 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[14]
.sym 22241 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[14]
.sym 22242 m1.clk_count_aper[14]
.sym 22245 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[15]
.sym 22247 m1.clk_count_aper[15]
.sym 22248 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[15]
.sym 22253 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[22]
.sym 22254 bank.count[1]
.sym 22255 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22256 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[24]
.sym 22257 bank.count[0]
.sym 22258 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 22259 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22260 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[23]
.sym 22266 m1.clk_count_aper[9]
.sym 22267 bank.out[9]
.sym 22268 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 22270 bank.addr[1]
.sym 22271 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 22273 bank.in[1]
.sym 22274 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 22275 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 22276 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 22289 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[15]
.sym 22297 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 22298 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 22302 m1.clk_count_aper[20]
.sym 22304 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[17]
.sym 22306 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 22307 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 22310 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[22]
.sym 22312 m1.clk_count_aper[17]
.sym 22314 m1.clk_count_aper[18]
.sym 22316 m1.clk_count_aper[19]
.sym 22318 m1.clk_count_aper[16]
.sym 22320 m1.clk_count_aper[21]
.sym 22322 m1.clk_count_aper[22]
.sym 22323 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 22324 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 22325 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[23]
.sym 22326 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[16]
.sym 22328 m1.clk_count_aper[16]
.sym 22329 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 22332 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[17]
.sym 22334 m1.clk_count_aper[17]
.sym 22335 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[17]
.sym 22338 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[18]
.sym 22340 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 22341 m1.clk_count_aper[18]
.sym 22344 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[19]
.sym 22346 m1.clk_count_aper[19]
.sym 22347 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 22350 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[20]
.sym 22352 m1.clk_count_aper[20]
.sym 22353 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 22356 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[21]
.sym 22358 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 22359 m1.clk_count_aper[21]
.sym 22362 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[22]
.sym 22364 m1.clk_count_aper[22]
.sym 22365 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[22]
.sym 22368 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[23]
.sym 22370 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[23]
.sym 22371 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 22378 bank.count[2]
.sym 22379 bank.count[3]
.sym 22380 bank.count[4]
.sym 22381 bank.count[5]
.sym 22382 bank.count[6]
.sym 22383 bank.count[7]
.sym 22389 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22392 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 22398 m1.clk_count_aper[20]
.sym 22412 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[23]
.sym 22418 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[27]
.sym 22420 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[30]
.sym 22421 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[26]
.sym 22425 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[29]
.sym 22426 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[25]
.sym 22427 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[28]
.sym 22428 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[24]
.sym 22432 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[31]
.sym 22433 m1.clk_count_aper[28]
.sym 22435 m1.clk_count_aper[29]
.sym 22437 m1.clk_count_aper[30]
.sym 22439 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 22441 m1.clk_count_aper[24]
.sym 22443 m1.clk_count_aper[25]
.sym 22445 m1.clk_count_aper[26]
.sym 22447 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 22449 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[24]
.sym 22451 m1.clk_count_aper[24]
.sym 22452 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[24]
.sym 22455 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[25]
.sym 22457 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[25]
.sym 22458 m1.clk_count_aper[25]
.sym 22461 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[26]
.sym 22463 m1.clk_count_aper[26]
.sym 22464 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[26]
.sym 22467 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[27]
.sym 22469 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 22470 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[27]
.sym 22473 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[28]
.sym 22475 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[28]
.sym 22476 m1.clk_count_aper[28]
.sym 22479 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[29]
.sym 22481 m1.clk_count_aper[29]
.sym 22482 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[29]
.sym 22485 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I3[30]
.sym 22487 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[30]
.sym 22488 m1.clk_count_aper[30]
.sym 22491 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22493 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[31]
.sym 22494 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 22535 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22547 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22556 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22574 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22575 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22576 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22630 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[1]
.sym 22667 $PACKER_VCC_NET
.sym 22691 $PACKER_VCC_NET
.sym 22907 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 24388 m1.count_fix_up[13]
.sym 24392 m1.count_fix_down[13]
.sym 24506 m1.count_down[5]
.sym 24508 m1.count_down[6]
.sym 24509 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24514 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 24515 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24528 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 24530 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 24534 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 24538 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 24540 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 24541 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 24542 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 24544 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 24547 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 24548 m1.count_fix_up[13]
.sym 24549 count_fix_down[13]
.sym 24550 count_fix_up[13]
.sym 24551 clk_count_fix_n[13]
.sym 24552 m1.count_fix_down[13]
.sym 24554 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 24556 clk_count_var_pos_n[13]
.sym 24557 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 24559 m1.count_fix_up[13]
.sym 24565 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 24566 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 24567 clk_count_var_pos_n[13]
.sym 24568 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 24571 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 24573 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 24574 count_fix_up[13]
.sym 24577 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 24578 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 24579 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 24580 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 24584 count_fix_down[13]
.sym 24586 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 24596 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 24597 clk_count_fix_n[13]
.sym 24601 m1.count_fix_down[13]
.sym 24605 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24621 m1.count_up[13]
.sym 24623 bank.out[23]
.sym 24625 m1.count_down[11]
.sym 24627 m1.count_down[12]
.sym 24628 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 24631 m1.count_fix_up[2]
.sym 24633 m1.count_down[7]
.sym 24642 COM_MOSI_SB_LUT4_I3_O[2]
.sym 24650 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 24651 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 24653 m1.count_up[8]
.sym 24654 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 24655 count_up[8]
.sym 24658 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 24659 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 24660 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 24662 m1.count_fix_up[8]
.sym 24664 m1.count_down[15]
.sym 24665 clk_count_rundown[13]
.sym 24667 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24668 COM_MOSI_SB_LUT4_I3_O[2]
.sym 24672 count_fix_up[8]
.sym 24674 meas_count[13]
.sym 24675 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24679 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 24683 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 24691 m1.count_down[15]
.sym 24694 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24696 meas_count[13]
.sym 24697 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 24700 count_fix_up[8]
.sym 24701 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 24702 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24703 count_up[8]
.sym 24706 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 24707 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 24708 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 24709 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 24713 clk_count_rundown[13]
.sym 24714 COM_MOSI_SB_LUT4_I3_O[2]
.sym 24720 m1.count_up[8]
.sym 24727 m1.count_fix_up[8]
.sym 24728 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24746 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 24747 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24748 m1.count_down[19]
.sym 24750 m1.count_fix_up[8]
.sym 24751 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 24752 m1.count_down[15]
.sym 24753 bank.out_SB_DFFNR_Q_9_D_SB_LUT4_O_I3[3]
.sym 24755 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24757 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 24758 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[3]
.sym 24759 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 24761 m1.count_fix_down[3]
.sym 24762 clk_count_var_neg_n[11]
.sym 24765 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 24766 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24772 meas_count[8]
.sym 24773 count_down[15]
.sym 24774 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[3]
.sym 24776 m1.count_down[8]
.sym 24778 meas_count[15]
.sym 24779 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24780 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 24781 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 24783 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 24784 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 24785 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 24787 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 24788 clk_count_var_pos_n[15]
.sym 24790 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24791 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[2]
.sym 24792 m1.count_up[15]
.sym 24796 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 24798 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24799 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 24800 clk_count_reset_n[15]
.sym 24801 count_up[15]
.sym 24805 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 24806 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 24807 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 24808 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 24814 m1.count_down[8]
.sym 24817 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 24818 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[2]
.sym 24819 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[3]
.sym 24820 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24823 clk_count_reset_n[15]
.sym 24824 count_up[15]
.sym 24825 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24826 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24829 meas_count[15]
.sym 24830 count_down[15]
.sym 24831 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 24832 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24838 m1.count_up[15]
.sym 24841 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 24842 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 24843 clk_count_var_pos_n[15]
.sym 24847 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 24848 meas_count[8]
.sym 24851 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24862 m1.count_fix_up_SB_DFFESR_Q_E
.sym 24866 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 24867 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 24868 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 24871 clk_count_fix_n[15]
.sym 24872 clk_count_fix_n[13]
.sym 24874 meas_count[15]
.sym 24875 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 24876 meas_count[8]
.sym 24879 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 24883 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 24884 m1.count_fix_down[11]
.sym 24885 m1.count_fix_down[1]
.sym 24886 bank.pattern[8]
.sym 24887 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24888 m1.count_fix_down[13]
.sym 24889 m1.count_fix_down[19]
.sym 24896 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 24897 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 24898 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 24899 clk_count_aper_n[13]
.sym 24900 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24901 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 24902 clk_count_var_neg_n[13]
.sym 24903 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 24904 count_down[8]
.sym 24905 clk_count_var_neg_n[9]
.sym 24907 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 24908 bank.in[15]
.sym 24910 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24912 bank.pattern[8]
.sym 24915 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 24917 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 24921 bank.out[22]
.sym 24922 clk_count_var_neg_n[11]
.sym 24924 clk_count_fix_n[11]
.sym 24926 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24928 clk_count_var_neg_n[11]
.sym 24929 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24930 clk_count_fix_n[11]
.sym 24931 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 24934 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24936 clk_count_var_neg_n[9]
.sym 24940 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 24941 clk_count_var_neg_n[13]
.sym 24942 clk_count_aper_n[13]
.sym 24943 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 24952 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 24953 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 24954 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24955 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 24961 bank.in[15]
.sym 24964 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 24965 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 24966 count_down[8]
.sym 24967 bank.pattern[8]
.sym 24970 bank.out[22]
.sym 24973 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24974 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 24975 COM_CS$SB_IO_IN_$glb_clk
.sym 24987 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 24989 meas_count[20]
.sym 24990 COM_MOSI_SB_LUT4_I3_O[1]
.sym 24991 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 24992 clk_count_var_pos_n[13]
.sym 24993 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 24994 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 24995 clk_count_aper_n[13]
.sym 24997 COM_MOSI_SB_LUT4_I3_O[1]
.sym 24998 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 24999 bank.in[13]
.sym 25000 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 25003 clk_count_aper_n[22]
.sym 25011 m1.count_fix_down[21]
.sym 25012 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 25019 m1.count_fix_down[1]
.sym 25021 m1.count_fix_down[3]
.sym 25022 m1.count_fix_down[0]
.sym 25023 m1.count_fix_down[5]
.sym 25029 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25030 m1.count_fix_down[0]
.sym 25036 m1.count_fix_down[2]
.sym 25046 m1.count_fix_down[4]
.sym 25048 m1.count_fix_down[6]
.sym 25049 m1.count_fix_down[7]
.sym 25050 $nextpnr_ICESTORM_LC_4$O
.sym 25052 m1.count_fix_down[0]
.sym 25056 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25059 m1.count_fix_down[1]
.sym 25060 m1.count_fix_down[0]
.sym 25062 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25065 m1.count_fix_down[2]
.sym 25066 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25068 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25071 m1.count_fix_down[3]
.sym 25072 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25074 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25076 m1.count_fix_down[4]
.sym 25078 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25080 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25083 m1.count_fix_down[5]
.sym 25084 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25086 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 25088 m1.count_fix_down[6]
.sym 25090 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25092 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 25094 m1.count_fix_down[7]
.sym 25096 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 25097 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25099 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]_$glb_sr
.sym 25113 bank.in[13]
.sym 25115 m1.count_up[15]
.sym 25116 clk_count_var_neg_n[13]
.sym 25118 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 25120 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 25121 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 25122 clk_count_var_pos_n[15]
.sym 25127 m1.count_fix_down[23]
.sym 25129 COM_MOSI_SB_LUT4_I3_O[2]
.sym 25136 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 25146 m1.count_fix_down[13]
.sym 25152 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25155 m1.count_fix_down[14]
.sym 25159 m1.count_fix_down[10]
.sym 25160 m1.count_fix_down[11]
.sym 25165 m1.count_fix_down[8]
.sym 25166 m1.count_fix_down[9]
.sym 25169 m1.count_fix_down[12]
.sym 25172 m1.count_fix_down[15]
.sym 25173 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 25175 m1.count_fix_down[8]
.sym 25177 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 25179 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 25181 m1.count_fix_down[9]
.sym 25183 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 25185 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 25188 m1.count_fix_down[10]
.sym 25189 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 25191 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 25194 m1.count_fix_down[11]
.sym 25195 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 25197 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 25199 m1.count_fix_down[12]
.sym 25201 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 25203 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 25206 m1.count_fix_down[13]
.sym 25207 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 25209 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 25211 m1.count_fix_down[14]
.sym 25213 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 25215 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 25217 m1.count_fix_down[15]
.sym 25219 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 25220 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]_$glb_sr
.sym 25236 bank.in[10]
.sym 25239 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 25242 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 25245 m1.count_fix_down[12]
.sym 25250 clk_count_var_pos_n[1]
.sym 25252 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25253 m1.count_fix_down[3]
.sym 25256 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 25258 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 25259 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 25269 m1.count_fix_down[21]
.sym 25270 m1.count_fix_down[22]
.sym 25271 m1.count_fix_down[23]
.sym 25273 m1.count_fix_down[17]
.sym 25276 m1.count_fix_down[20]
.sym 25280 m1.count_fix_down[16]
.sym 25283 m1.count_fix_down[19]
.sym 25290 m1.count_fix_down[18]
.sym 25291 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25296 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 25299 m1.count_fix_down[16]
.sym 25300 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 25302 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 25304 m1.count_fix_down[17]
.sym 25306 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 25308 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 25310 m1.count_fix_down[18]
.sym 25312 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 25314 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 25317 m1.count_fix_down[19]
.sym 25318 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 25320 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 25322 m1.count_fix_down[20]
.sym 25324 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 25326 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 25329 m1.count_fix_down[21]
.sym 25330 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 25332 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 25335 m1.count_fix_down[22]
.sym 25336 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 25341 m1.count_fix_down[23]
.sym 25342 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 25343 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]_$glb_sr
.sym 25355 bank.in[18]
.sym 25358 clk_count_fix_n[11]
.sym 25359 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 25360 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 25361 clk_count_aper_n[14]
.sym 25362 m1.count_fix_down[17]
.sym 25363 COM_MOSI$SB_IO_IN
.sym 25364 reg_led[10]
.sym 25366 bank.in[18]
.sym 25367 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 25368 m1.count_fix_down[20]
.sym 25373 m1.count_fix_down[19]
.sym 25375 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25377 m1.count_fix_down[1]
.sym 25379 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25380 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 25387 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 25391 bank.in[5]
.sym 25393 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 25394 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 25399 meas_count[6]
.sym 25402 bank.in[7]
.sym 25405 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 25407 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 25412 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25413 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 25414 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 25420 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 25421 meas_count[6]
.sym 25422 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 25423 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 25426 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 25429 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 25439 bank.in[7]
.sym 25446 bank.in[5]
.sym 25451 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25453 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 25466 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 25467 COM_CS$SB_IO_IN_$glb_clk
.sym 25483 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 25484 clk_count_var_pos_n[7]
.sym 25485 bank.in[13]
.sym 25487 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 25490 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 25493 COM_CS$SB_IO_IN
.sym 25495 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 25497 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 25499 clk_count_aper_n[22]
.sym 25500 clk_count_reset_n[3]
.sym 25504 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 25510 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 25511 himux_sel[1]
.sym 25512 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25513 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 25515 count_fix_up[2]
.sym 25516 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 25517 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 25518 m1.count_up[2]
.sym 25519 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 25520 clk_count_var_pos_n[1]
.sym 25521 m1.count_fix_up[2]
.sym 25522 count_up[2]
.sym 25523 m1.count_down[2]
.sym 25525 m1.count_fix_down[3]
.sym 25526 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 25529 meas_count[3]
.sym 25532 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 25536 count_down[2]
.sym 25543 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 25544 himux_sel[1]
.sym 25545 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 25546 clk_count_var_pos_n[1]
.sym 25549 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 25550 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 25551 count_down[2]
.sym 25552 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 25557 m1.count_down[2]
.sym 25561 meas_count[3]
.sym 25563 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 25564 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 25570 m1.count_up[2]
.sym 25574 m1.count_fix_up[2]
.sym 25581 m1.count_fix_down[3]
.sym 25585 count_up[2]
.sym 25586 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 25587 count_fix_up[2]
.sym 25588 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25589 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25604 m1.count_up[2]
.sym 25605 bank.in[6]
.sym 25607 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 25608 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[3]
.sym 25611 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 25615 himux_sel[1]
.sym 25616 bank.in[22]
.sym 25617 COM_MOSI_SB_LUT4_I3_O[2]
.sym 25620 bank.in[23]
.sym 25623 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 25624 bank.in[16]
.sym 25627 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 25633 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 25634 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 25635 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 25636 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 25637 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 25638 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 25639 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 25640 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25641 COM_MOSI_SB_LUT4_I3_O[2]
.sym 25642 reg_led[3]
.sym 25643 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 25644 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 25645 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25646 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[3]
.sym 25647 count_fix_down[3]
.sym 25648 COM_MOSI_SB_LUT4_I3_O[1]
.sym 25649 bank.in[3]
.sym 25651 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25652 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 25657 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 25658 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25659 clk_count_rundown[3]
.sym 25660 clk_count_reset_n[3]
.sym 25661 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 25664 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 25666 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 25667 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 25668 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 25669 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 25673 bank.in[3]
.sym 25678 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 25679 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 25680 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[3]
.sym 25681 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 25684 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25685 clk_count_reset_n[3]
.sym 25686 count_fix_down[3]
.sym 25687 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 25690 COM_MOSI_SB_LUT4_I3_O[1]
.sym 25691 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 25692 reg_led[3]
.sym 25693 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 25696 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 25697 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25698 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25699 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 25703 COM_MOSI_SB_LUT4_I3_O[2]
.sym 25704 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 25705 clk_count_rundown[3]
.sym 25712 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 25713 COM_CS$SB_IO_IN_$glb_clk
.sym 25727 bank.in[7]
.sym 25728 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25729 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 25730 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 25731 bank.in[1]
.sym 25733 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25734 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[3]
.sym 25736 bank.addr[0]
.sym 25738 bank.in[11]
.sym 25739 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 25745 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 25746 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[3]
.sym 25750 clk_count_reset_n[6]
.sym 25758 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 25759 COM_MOSI$SB_IO_IN
.sym 25763 bank.in[13]
.sym 25764 bank.in[18]
.sym 25765 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 25776 bank.in[22]
.sym 25780 bank.in[23]
.sym 25781 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 25782 clk_count_aper_n[26]
.sym 25784 bank.in[16]
.sym 25789 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 25797 bank.in[18]
.sym 25810 bank.in[22]
.sym 25814 bank.in[16]
.sym 25819 clk_count_aper_n[26]
.sym 25820 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 25821 COM_MOSI$SB_IO_IN
.sym 25822 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 25826 bank.in[13]
.sym 25833 bank.in[23]
.sym 25835 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 25836 COM_CS$SB_IO_IN_$glb_clk
.sym 25850 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 25851 bank.in[12]
.sym 25852 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 25854 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25856 bank.in[15]
.sym 25858 clk_count_reset_n[2]
.sym 25860 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 25867 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 25873 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 25879 clk_count_aper_n[0]
.sym 25895 bank.in[6]
.sym 25897 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25906 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25912 clk_count_aper_n[0]
.sym 25933 bank.in[6]
.sym 25936 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 25958 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25959 COM_CS$SB_IO_IN_$glb_clk
.sym 25981 clk_count_reset_n[6]
.sym 25982 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 25985 COM_CS$SB_IO_IN
.sym 25989 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 25992 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26006 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 26008 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 26010 clk_count_aper_n[12]
.sym 26012 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26014 clk_count_aper_n[13]
.sym 26015 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 26016 clk_count_aper_n[17]
.sym 26020 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 26028 clk_count_aper_n[14]
.sym 26035 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 26050 clk_count_aper_n[17]
.sym 26054 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 26055 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26062 clk_count_aper_n[13]
.sym 26067 clk_count_aper_n[14]
.sym 26073 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 26077 clk_count_aper_n[12]
.sym 26081 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 26082 COM_CS$SB_IO_IN_$glb_clk
.sym 26096 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 26098 bank.out[10]
.sym 26104 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 26106 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 26107 himux_sel[1]
.sym 26111 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 26128 bank.count[3]
.sym 26131 bank.count[6]
.sym 26132 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 26134 bank.count[1]
.sym 26135 bank.count[2]
.sym 26136 clk_count_aper_n[22]
.sym 26137 bank.count[4]
.sym 26138 bank.count[5]
.sym 26140 bank.count[7]
.sym 26143 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 26145 COM_CS$SB_IO_IN
.sym 26153 bank.count[0]
.sym 26160 clk_count_aper_n[22]
.sym 26164 bank.count[0]
.sym 26165 bank.count[1]
.sym 26170 bank.count[5]
.sym 26171 bank.count[0]
.sym 26172 bank.count[1]
.sym 26173 bank.count[2]
.sym 26176 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 26185 bank.count[0]
.sym 26188 bank.count[0]
.sym 26189 bank.count[5]
.sym 26190 bank.count[2]
.sym 26191 bank.count[1]
.sym 26194 bank.count[6]
.sym 26195 bank.count[4]
.sym 26196 bank.count[7]
.sym 26197 bank.count[3]
.sym 26203 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 26205 COM_CLK$SB_IO_IN_$glb_clk
.sym 26206 COM_CS$SB_IO_IN
.sym 26228 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 26249 bank.count[1]
.sym 26252 COM_CS$SB_IO_IN
.sym 26253 bank.count[5]
.sym 26258 bank.count[2]
.sym 26260 bank.count[0]
.sym 26263 bank.count[7]
.sym 26267 bank.count[3]
.sym 26276 bank.count[4]
.sym 26278 bank.count[6]
.sym 26280 $nextpnr_ICESTORM_LC_0$O
.sym 26282 bank.count[0]
.sym 26286 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[2]
.sym 26289 bank.count[1]
.sym 26292 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 26294 bank.count[2]
.sym 26296 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[2]
.sym 26298 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[4]
.sym 26301 bank.count[3]
.sym 26302 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 26304 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[5]
.sym 26306 bank.count[4]
.sym 26308 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[4]
.sym 26310 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[6]
.sym 26313 bank.count[5]
.sym 26314 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[5]
.sym 26316 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[7]
.sym 26318 bank.count[6]
.sym 26320 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[6]
.sym 26324 bank.count[7]
.sym 26326 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[7]
.sym 26328 COM_CLK$SB_IO_IN_$glb_clk
.sym 26329 COM_CS$SB_IO_IN
.sym 26345 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 26350 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E
.sym 26478 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 26498 $PACKER_VCC_NET
.sym 26522 $PACKER_VCC_NET
.sym 26527 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 26544 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 27024 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 27841 COM_CS$SB_IO_IN
.sym 27947 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 27952 COM_CS$SB_IO_IN
.sym 27953 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 27991 count_down[13]
.sym 27992 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 27993 clk_count_rundown[18]
.sym 27994 count_fix_down[18]
.sym 27995 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[2]
.sym 27996 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27997 count_up[13]
.sym 27998 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28041 m1.count_down[7]
.sym 28048 reg_led[18]
.sym 28094 meas_count[1]
.sym 28095 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28096 meas_count[3]
.sym 28097 meas_count[4]
.sym 28098 meas_count[5]
.sym 28099 meas_count[6]
.sym 28100 meas_count[7]
.sym 28135 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28136 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 28138 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 28140 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 28143 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 28145 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 28148 meas_count[4]
.sym 28149 clk_count_var_pos_n[18]
.sym 28150 COM_MOSI_SB_LUT4_I3_O[1]
.sym 28154 COM_MOSI_SB_LUT4_I3_O[2]
.sym 28157 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 28158 meas_count[1]
.sym 28195 meas_count[8]
.sym 28196 meas_count[9]
.sym 28197 meas_count[10]
.sym 28198 meas_count[11]
.sym 28199 meas_count[12]
.sym 28200 meas_count[13]
.sym 28201 meas_count[14]
.sym 28202 meas_count[15]
.sym 28237 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 28239 m1.count_fix_down[19]
.sym 28240 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 28242 m1.count_fix_up[13]
.sym 28244 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 28246 m1.count_fix_down[11]
.sym 28249 m1.count_fix_up[5]
.sym 28250 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 28251 meas_count[3]
.sym 28254 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28255 meas_count[5]
.sym 28297 meas_count[16]
.sym 28298 meas_count[17]
.sym 28299 meas_count[18]
.sym 28300 meas_count[19]
.sym 28301 meas_count[20]
.sym 28302 meas_count[21]
.sym 28303 meas_count[22]
.sym 28304 meas_count[23]
.sym 28340 m1.count_fix_up_SB_DFFESR_Q_E
.sym 28341 clk_count_var_pos_n[7]
.sym 28344 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28345 m1.count_fix_down[21]
.sym 28347 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 28348 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28349 clk_count_aper_n[22]
.sym 28350 m1.count_fix_up[6]
.sym 28352 bank.in[3]
.sym 28353 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28356 m1.count_fix_up[3]
.sym 28357 meas_count[13]
.sym 28358 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 28359 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 28360 COM_CS$SB_IO_IN
.sym 28361 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 28362 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28400 clk_count_var_neg_n[22]
.sym 28401 clk_count_var_neg_n[21]
.sym 28402 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 28403 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 28404 clk_count_var_neg_n[13]
.sym 28405 clk_count_var_neg_n[11]
.sym 28406 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 28441 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 28443 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[2]
.sym 28444 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 28445 COM_MOSI_SB_LUT4_I3_O[2]
.sym 28446 COM_MOSI_SB_LUT4_I3_O[1]
.sym 28450 m1.count_fix_down[23]
.sym 28452 meas_count[18]
.sym 28456 bank.in[21]
.sym 28459 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28460 reg_led[18]
.sym 28462 reg_led[8]
.sym 28463 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 28464 clk_count_reset_n[15]
.sym 28501 bank.pattern[12]
.sym 28503 bank.pattern[8]
.sym 28506 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28544 clk_count_var_neg_n[11]
.sym 28548 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 28549 bank.in[5]
.sym 28551 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 28552 clk_count_var_neg_n[22]
.sym 28554 clk_count_var_neg_n[21]
.sym 28555 bank.in[8]
.sym 28558 bank.in[22]
.sym 28559 bank.in[23]
.sym 28560 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 28562 COM_MOSI_SB_LUT4_I3_O[2]
.sym 28564 bank.in[6]
.sym 28565 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 28566 meas_count[1]
.sym 28603 reg_led[11]
.sym 28604 reg_led[20]
.sym 28605 reg_led[23]
.sym 28606 reg_led[18]
.sym 28607 reg_led[8]
.sym 28608 reg_led[6]
.sym 28609 reg_led[10]
.sym 28610 COM_MOSI_SB_LUT4_I3_O[0]
.sym 28656 bank.pattern[8]
.sym 28657 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 28661 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 28662 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28664 meas_count[3]
.sym 28667 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 28668 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 28705 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 28706 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[1]
.sym 28707 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 28708 clk_count_var_neg_n[9]
.sym 28709 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28710 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 28711 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 28712 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 28749 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28752 clk_count_fix_n[10]
.sym 28753 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 28754 COM_CS$SB_IO_IN
.sym 28756 count_down[3]
.sym 28758 reg_led[23]
.sym 28762 bank.in[10]
.sym 28763 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 28764 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 28766 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 28767 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 28768 COM_CS$SB_IO_IN
.sym 28770 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 28807 count_fix_down[8]
.sym 28808 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 28809 clk_count_rundown[1]
.sym 28810 count_up[1]
.sym 28811 count_fix_up[0]
.sym 28812 clk_count_rundown[2]
.sym 28813 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[2]
.sym 28814 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 28852 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 28854 bank.in[16]
.sym 28856 bank.in[23]
.sym 28858 bank.in[22]
.sym 28861 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 28862 m1.count_fix_down[0]
.sym 28863 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 28864 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 28865 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 28866 clk_count_reset_n[5]
.sym 28867 m1.clk_count[1]
.sym 28868 clk_count_reset_n[7]
.sym 28869 COM_MOSI_SB_LUT4_I3_O[2]
.sym 28870 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 28872 clk_count_reset_n[15]
.sym 28909 count_fix_down[0]
.sym 28910 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 28911 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[2]
.sym 28913 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 28914 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[2]
.sym 28915 count_fix_down[1]
.sym 28916 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 28956 clk_count_reset_n[6]
.sym 28958 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 28960 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 28961 m1.count_fix_up[0]
.sym 28962 clk_count_var_pos_n[1]
.sym 28963 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 28967 clk_count_reset_n[1]
.sym 28968 bank.in[13]
.sym 28969 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 28970 bank.in[15]
.sym 28972 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29011 clk_count_reset_n[1]
.sym 29012 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 29013 clk_count_reset_n[5]
.sym 29014 clk_count_reset_n[7]
.sym 29015 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 29016 clk_count_reset_n[15]
.sym 29017 clk_count_reset_n[3]
.sym 29018 clk_count_reset_n[2]
.sym 29049 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29054 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 29057 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 29058 clk_count_reset_n[19]
.sym 29059 bank.in[11]
.sym 29060 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 29061 m1.count_fix_down[1]
.sym 29063 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 29064 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[2]
.sym 29065 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 29066 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 29067 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 29070 clk_count_reset_n[3]
.sym 29072 bank.in[5]
.sym 29073 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 29075 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 29076 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 29113 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 29114 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 29115 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 29116 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 29117 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29118 clk_count_fix_n[4]
.sym 29119 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[0]
.sym 29120 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 29155 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29156 clk_count_reset_n[3]
.sym 29160 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 29164 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 29170 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 29171 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 29172 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 29176 COM_CS$SB_IO_IN
.sym 29215 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 29216 bank.out[10]
.sym 29217 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 29218 bank.addr[1]
.sym 29219 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 29220 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 29222 bank.himux_sel_SB_DFFE_Q_E
.sym 29258 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[0]
.sym 29263 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 29264 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 29266 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 29267 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 29272 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 29274 clk_count_fix_n[13]
.sym 29278 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 29322 bank.addr[3]
.sym 29323 bank.addr[2]
.sym 29324 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 29359 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 29362 bank.addr[1]
.sym 29364 bank.himux_sel_SB_DFFE_Q_E
.sym 29367 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[3]
.sym 29378 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 29380 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 29381 bank.himux_sel_SB_DFFE_Q_E
.sym 29422 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 29523 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 29563 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 29565 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 29571 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 29664 INT_IN_SIG_CTL$SB_IO_OUT
.sym 29665 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 29672 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 29692 $PACKER_VCC_NET
.sym 29697 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 29698 $PACKER_VCC_NET
.sym 29718 $PACKER_VCC_NET
.sym 29719 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 31160 COM_CS$SB_IO_IN
.sym 31286 COM_CS$SB_IO_IN
.sym 31299 m1.count_down[10]
.sym 31302 m1.count_down[2]
.sym 31394 m1.count_down[1]
.sym 31395 m1.count_down[2]
.sym 31396 m1.count_down[3]
.sym 31397 m1.count_down[4]
.sym 31398 m1.count_down[5]
.sym 31399 m1.count_down[6]
.sym 31400 m1.count_down[7]
.sym 31418 m1.count_down[4]
.sym 31428 m1.count_down[1]
.sym 31516 m1.count_down[8]
.sym 31517 m1.count_down[9]
.sym 31518 m1.count_down[10]
.sym 31519 m1.count_down[11]
.sym 31520 m1.count_down[12]
.sym 31521 m1.count_down[13]
.sym 31522 m1.count_down[14]
.sym 31523 m1.count_down[15]
.sym 31526 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 31527 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 31528 reg_led[22]
.sym 31534 m1.count_down[0]
.sym 31547 m1.count_fix_down[18]
.sym 31549 m1.count_down[8]
.sym 31551 m1.count_down[9]
.sym 31557 count_down[13]
.sym 31559 clk_count_rundown[18]
.sym 31560 count_fix_down[18]
.sym 31563 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 31564 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 31565 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 31566 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 31568 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 31569 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 31571 m1.count_fix_down[18]
.sym 31574 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31576 COM_MOSI_SB_LUT4_I3_O[2]
.sym 31578 m1.count_down[13]
.sym 31579 count_up[13]
.sym 31580 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 31582 m1.count_up[13]
.sym 31583 reg_led[18]
.sym 31586 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 31587 clk_count_var_pos_n[18]
.sym 31588 COM_MOSI_SB_LUT4_I3_O[1]
.sym 31591 m1.count_down[13]
.sym 31596 COM_MOSI_SB_LUT4_I3_O[2]
.sym 31597 clk_count_rundown[18]
.sym 31598 reg_led[18]
.sym 31599 COM_MOSI_SB_LUT4_I3_O[1]
.sym 31605 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 31608 m1.count_fix_down[18]
.sym 31614 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 31615 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 31616 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 31617 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 31620 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 31621 count_down[13]
.sym 31622 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31623 count_up[13]
.sym 31628 m1.count_up[13]
.sym 31632 count_fix_down[18]
.sym 31633 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 31634 clk_count_var_pos_n[18]
.sym 31635 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 31636 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31639 m1.count_down[16]
.sym 31640 m1.count_down[17]
.sym 31641 m1.count_down[18]
.sym 31642 m1.count_down[19]
.sym 31643 m1.count_down[20]
.sym 31644 m1.count_down[21]
.sym 31645 m1.count_down[22]
.sym 31646 m1.count_down[23]
.sym 31650 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 31656 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 31657 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 31658 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 31660 m1.count_fix_up[5]
.sym 31661 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[2]
.sym 31667 meas_count[6]
.sym 31668 meas_count[0]
.sym 31672 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 31684 meas_count[0]
.sym 31691 meas_count[3]
.sym 31702 meas_count[6]
.sym 31705 meas_count[1]
.sym 31706 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 31707 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 31708 meas_count[4]
.sym 31709 meas_count[5]
.sym 31711 meas_count[7]
.sym 31712 $nextpnr_ICESTORM_LC_1$O
.sym 31715 meas_count[0]
.sym 31718 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31720 meas_count[1]
.sym 31722 meas_count[0]
.sym 31724 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31726 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 31728 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31730 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 31732 meas_count[3]
.sym 31734 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31736 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 31738 meas_count[4]
.sym 31740 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 31742 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 31744 meas_count[5]
.sym 31746 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 31748 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 31751 meas_count[6]
.sym 31752 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 31754 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 31756 meas_count[7]
.sym 31758 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 31759 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31762 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31763 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31764 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 31765 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 31766 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31767 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 31768 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[2]
.sym 31769 count_down[17]
.sym 31773 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 31774 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 31775 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31776 m1.count_fix_up[3]
.sym 31778 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 31780 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 31781 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 31782 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31783 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 31786 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 31787 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 31788 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 31789 bank.pattern[11]
.sym 31790 bank.out[16]
.sym 31792 m1.count_down[10]
.sym 31794 m1.count_down[2]
.sym 31795 COM_MOSI$SB_IO_IN
.sym 31797 m1.count_fix_up[1]
.sym 31798 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 31803 meas_count[8]
.sym 31805 meas_count[10]
.sym 31809 meas_count[14]
.sym 31815 meas_count[12]
.sym 31821 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 31824 meas_count[13]
.sym 31826 meas_count[15]
.sym 31828 meas_count[9]
.sym 31830 meas_count[11]
.sym 31835 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 31838 meas_count[8]
.sym 31839 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 31841 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 31843 meas_count[9]
.sym 31845 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 31847 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 31850 meas_count[10]
.sym 31851 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 31853 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 31855 meas_count[11]
.sym 31857 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 31859 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 31861 meas_count[12]
.sym 31863 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 31865 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 31868 meas_count[13]
.sym 31869 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 31871 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 31874 meas_count[14]
.sym 31875 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 31877 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 31880 meas_count[15]
.sym 31881 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 31882 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31885 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 31886 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 31887 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31888 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31889 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 31890 bank.out[17]
.sym 31891 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 31892 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 31896 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[2]
.sym 31898 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[2]
.sym 31899 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 31900 m1.count_fix_up[9]
.sym 31901 meas_count[9]
.sym 31902 COM_MOSI_SB_LUT4_I3_O[2]
.sym 31903 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[0]
.sym 31908 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 31910 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 31911 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 31912 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 31913 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 31914 clk_count_aper_n[17]
.sym 31916 m1.count_down[16]
.sym 31917 bank.in[4]
.sym 31918 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31919 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 31920 clk_count_aper_n[12]
.sym 31921 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 31928 meas_count[18]
.sym 31937 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 31939 meas_count[21]
.sym 31940 meas_count[22]
.sym 31942 meas_count[16]
.sym 31943 meas_count[17]
.sym 31946 meas_count[20]
.sym 31949 meas_count[23]
.sym 31953 meas_count[19]
.sym 31958 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 31961 meas_count[16]
.sym 31962 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 31964 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 31967 meas_count[17]
.sym 31968 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 31970 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 31973 meas_count[18]
.sym 31974 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 31976 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 31978 meas_count[19]
.sym 31980 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 31982 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 31985 meas_count[20]
.sym 31986 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 31988 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 31990 meas_count[21]
.sym 31992 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 31994 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 31996 meas_count[22]
.sym 31998 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 32003 meas_count[23]
.sym 32004 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 32005 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32008 count_down[10]
.sym 32009 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 32011 count_down[16]
.sym 32013 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 32014 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 32015 count_down[14]
.sym 32021 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 32022 COM_MOSI_SB_LUT4_I3_O[1]
.sym 32023 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 32024 bank.out[22]
.sym 32025 clk_count_var_pos_n[18]
.sym 32027 COM_CS$SB_IO_IN
.sym 32028 COM_MOSI_SB_LUT4_I3_O[2]
.sym 32030 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32031 COM_CS$SB_IO_IN
.sym 32032 reg_led[11]
.sym 32033 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 32034 m1.count_fix_down[18]
.sym 32035 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 32036 bank.in[17]
.sym 32037 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 32038 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32039 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 32041 bank.pattern[17]
.sym 32042 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 32043 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 32049 bank.pattern[12]
.sym 32054 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 32057 meas_count[16]
.sym 32058 bank.in[5]
.sym 32060 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 32062 bank.in[3]
.sym 32063 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32066 bank.in[13]
.sym 32067 bank.in[21]
.sym 32074 bank.in[11]
.sym 32076 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32077 bank.in[4]
.sym 32080 bank.in[22]
.sym 32091 bank.in[22]
.sym 32096 bank.in[21]
.sym 32100 meas_count[16]
.sym 32102 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32106 bank.pattern[12]
.sym 32108 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 32109 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 32112 bank.in[13]
.sym 32120 bank.in[11]
.sym 32125 bank.in[3]
.sym 32126 bank.in[4]
.sym 32127 bank.in[5]
.sym 32128 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32129 COM_CS$SB_IO_IN_$glb_clk
.sym 32133 clk_count_reset_n[16]
.sym 32134 clk_count_reset_n[17]
.sym 32135 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 32136 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32137 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 32143 m1.count_up[10]
.sym 32144 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32145 clk_count_fix_n[21]
.sym 32147 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 32148 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32149 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32150 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 32151 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 32155 meas_count[6]
.sym 32156 bank.in[13]
.sym 32157 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32158 COM_MOSI_SB_LUT4_I3_O[0]
.sym 32159 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32160 bank.in[11]
.sym 32161 clk_count_var_neg_n[9]
.sym 32162 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 32163 bank.in[12]
.sym 32164 bank.in[15]
.sym 32165 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32166 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 32174 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32180 bank.in[13]
.sym 32189 bank.in[12]
.sym 32197 bank.in[8]
.sym 32206 bank.in[12]
.sym 32219 bank.in[8]
.sym 32237 bank.in[13]
.sym 32251 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32252 COM_CS$SB_IO_IN_$glb_clk
.sym 32255 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32256 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 32257 pattern[0]
.sym 32258 bank.pattern[17]
.sym 32259 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 32260 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 32261 bank.pattern[11]
.sym 32268 m1.count_fix_up[7]
.sym 32269 clk_count_reset_n[17]
.sym 32270 bank.in[10]
.sym 32273 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 32277 clk_count_reset_n[16]
.sym 32278 clk_count_fix_n[18]
.sym 32279 m1.count_down[2]
.sym 32280 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 32281 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 32282 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 32283 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32285 bank.pattern[11]
.sym 32286 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 32287 COM_MOSI$SB_IO_IN
.sym 32288 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32289 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32295 bank.in[23]
.sym 32296 bank.in[20]
.sym 32300 bank.in[18]
.sym 32304 bank.in[21]
.sym 32307 bank.in[8]
.sym 32308 bank.in[6]
.sym 32313 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 32320 bank.in[11]
.sym 32326 bank.in[10]
.sym 32330 bank.in[11]
.sym 32334 bank.in[20]
.sym 32340 bank.in[23]
.sym 32348 bank.in[18]
.sym 32355 bank.in[8]
.sym 32359 bank.in[6]
.sym 32364 bank.in[10]
.sym 32371 bank.in[21]
.sym 32374 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 32375 COM_CS$SB_IO_IN_$glb_clk
.sym 32377 clk_count_var_neg_n[0]
.sym 32378 clk_count_var_neg_n[14]
.sym 32379 clk_count_var_neg_n[16]
.sym 32380 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 32381 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[2]
.sym 32382 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 32390 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 32391 bank.in[17]
.sym 32392 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 32393 reg_led[20]
.sym 32394 clk_count_aper_n[14]
.sym 32395 m1.count_fix_down[22]
.sym 32396 clk_count_fix_n[16]
.sym 32397 COM_MOSI_SB_LUT4_I3_O[2]
.sym 32398 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32399 m1.count_fix_down[16]
.sym 32400 bank.in[21]
.sym 32401 bank.addr[1]
.sym 32402 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[2]
.sym 32403 pattern[0]
.sym 32404 bank.in[4]
.sym 32405 m1.count_fix_down[8]
.sym 32406 clk_count_aper_n[17]
.sym 32407 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 32408 clk_count_reset_n[12]
.sym 32409 m1.count_up[1]
.sym 32410 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32411 COM_MOSI_SB_LUT4_I3_O[1]
.sym 32412 bank.addr[0]
.sym 32419 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 32420 meas_count[1]
.sym 32422 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 32424 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 32425 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 32426 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 32428 clk_count_rundown[1]
.sym 32429 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32430 bank.in[9]
.sym 32431 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32432 COM_MOSI_SB_LUT4_I3_O[2]
.sym 32433 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 32435 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 32436 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32437 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32438 clk_count_fix_n[18]
.sym 32440 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 32441 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 32442 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 32443 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32448 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32452 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32457 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 32458 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 32459 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32460 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32464 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 32466 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32469 bank.in[9]
.sym 32475 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 32476 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 32477 clk_count_fix_n[18]
.sym 32478 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 32481 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 32482 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32483 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 32484 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32487 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 32489 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 32493 COM_MOSI_SB_LUT4_I3_O[2]
.sym 32494 meas_count[1]
.sym 32495 clk_count_rundown[1]
.sym 32496 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32497 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32498 COM_CS$SB_IO_IN_$glb_clk
.sym 32500 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[1]
.sym 32501 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 32502 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 32503 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]
.sym 32504 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 32505 clk_count_var_neg_n[1]
.sym 32506 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D
.sym 32507 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 32512 bank.in[23]
.sym 32513 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 32514 bank.in[13]
.sym 32516 bank.in[22]
.sym 32518 bank.in[9]
.sym 32519 COM_CS$SB_IO_IN
.sym 32520 bank.in[15]
.sym 32521 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 32522 bank.in[8]
.sym 32524 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 32525 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 32526 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 32527 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 32528 clk_count_aper_n[0]
.sym 32529 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 32531 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 32541 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 32546 m1.count_fix_up[0]
.sym 32550 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[1]
.sym 32553 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32554 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[2]
.sym 32555 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[0]
.sym 32557 clk_count_reset_n[1]
.sym 32560 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32562 clk_count_rundown[2]
.sym 32565 m1.count_fix_down[8]
.sym 32566 COM_MOSI_SB_LUT4_I3_O[2]
.sym 32567 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[3]
.sym 32568 count_up[1]
.sym 32569 m1.count_up[1]
.sym 32572 m1.clk_count[1]
.sym 32577 m1.count_fix_down[8]
.sym 32582 clk_count_rundown[2]
.sym 32583 COM_MOSI_SB_LUT4_I3_O[2]
.sym 32588 m1.clk_count[1]
.sym 32594 m1.count_up[1]
.sym 32601 m1.count_fix_up[0]
.sym 32605 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 32610 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[2]
.sym 32611 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[3]
.sym 32612 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[1]
.sym 32613 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[0]
.sym 32616 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32617 clk_count_reset_n[1]
.sym 32618 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32619 count_up[1]
.sym 32620 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32623 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 32624 bank.out[8]
.sym 32625 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 32626 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 32627 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[3]
.sym 32628 bank.addr[0]
.sym 32629 bank.in[11]
.sym 32630 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 32631 clk_count_fix_n[8]
.sym 32635 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 32637 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 32638 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32639 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 32640 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 32641 clk_count_reset_n[3]
.sym 32643 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[0]
.sym 32644 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 32647 bank.in[2]
.sym 32648 clk_count_reset_n[3]
.sym 32649 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 32650 clk_count_reset_n[2]
.sym 32651 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 32652 bank.in[11]
.sym 32653 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 32654 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 32655 bank.in[1]
.sym 32658 clk_count_reset_n[7]
.sym 32664 count_fix_down[0]
.sym 32668 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 32669 m1.count_fix_down[0]
.sym 32670 count_fix_down[1]
.sym 32671 clk_count_reset_n[2]
.sym 32672 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 32674 bank.in[4]
.sym 32675 m1.count_fix_down[1]
.sym 32677 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32678 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 32679 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 32680 reg_led[1]
.sym 32681 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 32682 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 32683 COM_MOSI_SB_LUT4_I3_O[1]
.sym 32687 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 32688 clk_count_aper_n[0]
.sym 32695 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 32698 m1.count_fix_down[0]
.sym 32703 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 32704 count_fix_down[1]
.sym 32705 COM_MOSI_SB_LUT4_I3_O[1]
.sym 32706 reg_led[1]
.sym 32709 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 32710 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 32711 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 32712 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 32721 count_fix_down[0]
.sym 32722 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 32723 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 32724 clk_count_aper_n[0]
.sym 32727 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 32728 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 32729 clk_count_reset_n[2]
.sym 32730 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 32735 m1.count_fix_down[1]
.sym 32741 bank.in[4]
.sym 32743 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32746 reg_led[1]
.sym 32747 clk_count_fix_n[5]
.sym 32748 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 32749 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[1]
.sym 32750 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32751 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[3]
.sym 32752 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_I2[2]
.sym 32753 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[0]
.sym 32758 clk_count_reset_n[0]
.sym 32759 COM_CS$SB_IO_IN
.sym 32760 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 32761 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 32763 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 32764 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 32765 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 32766 clk_count_reset_n[20]
.sym 32767 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 32768 bank.in[10]
.sym 32770 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 32772 clk_count_reset_n[15]
.sym 32773 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 32775 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32776 bank.addr[0]
.sym 32777 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 32778 clk_count_reset_n[1]
.sym 32779 COM_MOSI$SB_IO_IN
.sym 32780 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 32781 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 32794 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32796 bank.in[13]
.sym 32798 bank.in[15]
.sym 32805 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32807 bank.in[2]
.sym 32809 bank.in[5]
.sym 32812 bank.in[3]
.sym 32814 bank.in[7]
.sym 32815 bank.in[1]
.sym 32823 bank.in[1]
.sym 32828 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32832 bank.in[5]
.sym 32841 bank.in[7]
.sym 32846 bank.in[13]
.sym 32851 bank.in[15]
.sym 32858 bank.in[3]
.sym 32863 bank.in[2]
.sym 32866 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32867 COM_CS$SB_IO_IN_$glb_clk
.sym 32869 clk_count_fix_n[3]
.sym 32870 clk_count_fix_n[2]
.sym 32871 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 32872 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 32873 bank.clk_count_fix_n_SB_LUT4_O_3_I3[2]
.sym 32874 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 32875 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 32876 clk_count_fix_n[7]
.sym 32881 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 32882 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]
.sym 32883 clk_count_fix_n[13]
.sym 32884 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 32885 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 32886 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[0]
.sym 32887 clk_count_reset_n[5]
.sym 32889 clk_count_reset_n[7]
.sym 32890 m1.clk_count[1]
.sym 32891 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 32893 bank.addr[0]
.sym 32894 clk_count_reset_n[5]
.sym 32895 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 32896 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32897 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 32898 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 32899 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 32900 clk_count_reset_n[15]
.sym 32902 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 32904 bank.addr[1]
.sym 32910 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 32911 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 32912 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32914 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 32915 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 32917 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 32920 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 32921 bank.addr[1]
.sym 32922 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 32924 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32930 bank.clk_count_fix_n_SB_LUT4_O_3_I3[2]
.sym 32933 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 32934 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32935 clk_count_fix_n[13]
.sym 32936 bank.addr[0]
.sym 32938 bank.in[2]
.sym 32941 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 32944 bank.in[2]
.sym 32950 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 32955 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 32956 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32957 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 32958 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 32961 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 32962 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 32963 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 32964 clk_count_fix_n[13]
.sym 32967 bank.addr[1]
.sym 32968 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 32970 bank.addr[0]
.sym 32973 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 32980 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 32981 bank.clk_count_fix_n_SB_LUT4_O_3_I3[2]
.sym 32982 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 32987 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 32989 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 32990 COM_CS$SB_IO_IN_$glb_clk
.sym 32992 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32993 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 32994 clk_count_var_pos_n[8]
.sym 32995 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 32996 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 32997 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 32998 himux_sel[1]
.sym 32999 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 33001 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 33006 clk_count_fix_n[4]
.sym 33007 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 33008 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 33011 clk_count_reset_n[1]
.sym 33012 clk_count_fix_n[6]
.sym 33015 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 33016 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 33024 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 33037 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 33038 bank.addr[3]
.sym 33040 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 33044 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[3]
.sym 33045 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 33046 COM_CS$SB_IO_IN
.sym 33047 bank.addr[2]
.sym 33048 bank.addr[0]
.sym 33049 COM_MOSI$SB_IO_IN
.sym 33053 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[2]
.sym 33055 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 33056 bank.out[9]
.sym 33057 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 33059 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 33062 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 33063 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 33064 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33066 COM_MOSI$SB_IO_IN
.sym 33072 bank.out[9]
.sym 33073 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[2]
.sym 33074 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 33075 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[3]
.sym 33078 COM_MOSI$SB_IO_IN
.sym 33079 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 33080 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33081 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 33087 bank.addr[0]
.sym 33091 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 33093 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 33096 bank.addr[3]
.sym 33098 bank.addr[2]
.sym 33099 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 33109 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 33111 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 33113 COM_CLK$SB_IO_IN_$glb_clk
.sym 33114 COM_CS$SB_IO_IN
.sym 33115 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 33116 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E
.sym 33117 bank.addr[5]
.sym 33118 bank.addr[4]
.sym 33119 bank.addr[6]
.sym 33120 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 33121 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 33122 bank.addr[7]
.sym 33130 clk_count_fix_n[9]
.sym 33132 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 33133 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 33134 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 33135 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 33136 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 33137 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 33141 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 33144 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 33145 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 33147 himux_sel[1]
.sym 33149 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 33150 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33159 bank.addr[1]
.sym 33160 COM_CS$SB_IO_IN
.sym 33165 bank.addr[0]
.sym 33168 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 33178 bank.addr[2]
.sym 33185 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 33222 bank.addr[2]
.sym 33226 bank.addr[1]
.sym 33231 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 33232 bank.addr[0]
.sym 33233 bank.addr[1]
.sym 33234 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 33236 COM_CLK$SB_IO_IN_$glb_clk
.sym 33237 COM_CS$SB_IO_IN
.sym 33242 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 33245 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 33250 clk_count_fix_n[18]
.sym 33256 COM_CS$SB_IO_IN
.sym 33261 COM_CS$SB_IO_IN
.sym 33263 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 33269 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 33271 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 33284 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 33290 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 33330 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 33358 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 33359 COM_CS$SB_IO_IN_$glb_clk
.sym 33361 MUX_SLOPE_ANG_CTL$SB_IO_OUT
.sym 33362 MUX_REF_HI_CTL$SB_IO_OUT
.sym 33363 MUX_REF_LO_CTL$SB_IO_OUT
.sym 33365 MUX_REF_LO_CTL_SB_LUT4_I3_O[2]
.sym 33366 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 33367 MUX_REF_LO_CTL_SB_LUT4_I3_O[0]
.sym 33368 MUX_SIG_HI_CTL$SB_IO_OUT
.sym 33374 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 33378 m1.clk_count_aper_SB_DFFESR_Q_E
.sym 33381 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33413 bank.himux_sel_SB_DFFE_Q_E
.sym 33431 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 33449 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 33481 bank.himux_sel_SB_DFFE_Q_E
.sym 33482 COM_CS$SB_IO_IN_$glb_clk
.sym 34743 m1.count_down[14]
.sym 35132 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 35134 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 35228 reg_led[22]
.sym 35231 reg_led[19]
.sym 35251 m1.count_down[15]
.sym 35256 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35258 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 35266 m1.count_down[0]
.sym 35267 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35272 m1.count_down[7]
.sym 35274 m1.count_down[0]
.sym 35283 m1.count_down[2]
.sym 35284 m1.count_down[3]
.sym 35285 m1.count_down[4]
.sym 35290 m1.count_down[1]
.sym 35294 m1.count_down[5]
.sym 35295 m1.count_down[6]
.sym 35297 $nextpnr_ICESTORM_LC_3$O
.sym 35299 m1.count_down[0]
.sym 35303 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 35305 m1.count_down[1]
.sym 35307 m1.count_down[0]
.sym 35309 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 35312 m1.count_down[2]
.sym 35313 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 35315 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35318 m1.count_down[3]
.sym 35319 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 35321 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35324 m1.count_down[4]
.sym 35325 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 35327 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35329 m1.count_down[5]
.sym 35331 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 35333 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 35335 m1.count_down[6]
.sym 35337 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 35339 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35342 m1.count_down[7]
.sym 35343 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 35344 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35346 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 35347 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[0]
.sym 35348 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 35349 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 35350 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 35351 count_down[23]
.sym 35352 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 35354 count_down[22]
.sym 35357 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 35374 m1.count_down[3]
.sym 35375 bank.in[19]
.sym 35376 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 35377 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 35383 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35390 m1.count_down[10]
.sym 35391 m1.count_down[11]
.sym 35392 m1.count_down[12]
.sym 35393 m1.count_down[13]
.sym 35394 m1.count_down[14]
.sym 35404 m1.count_down[8]
.sym 35411 m1.count_down[15]
.sym 35413 m1.count_down[9]
.sym 35415 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35420 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 35423 m1.count_down[8]
.sym 35424 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 35426 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 35428 m1.count_down[9]
.sym 35430 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 35432 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 35435 m1.count_down[10]
.sym 35436 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 35438 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 35441 m1.count_down[11]
.sym 35442 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 35444 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 35447 m1.count_down[12]
.sym 35448 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 35450 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 35453 m1.count_down[13]
.sym 35454 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 35456 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 35459 m1.count_down[14]
.sym 35460 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 35462 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 35465 m1.count_down[15]
.sym 35466 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 35467 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35469 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 35470 count_down[18]
.sym 35471 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 35472 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 35473 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 35474 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 35475 count_down[21]
.sym 35476 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 35477 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 35483 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 35484 m1.count_fix_up[1]
.sym 35485 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 35486 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 35488 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 35492 COM_MOSI$SB_IO_IN
.sym 35493 COM_MOSI$SB_IO_IN
.sym 35495 COM_MOSI_SB_LUT4_I3_O[1]
.sym 35496 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 35500 COM_MOSI_SB_LUT4_I3_O[1]
.sym 35502 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 35506 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 35517 m1.count_down[22]
.sym 35522 m1.count_down[19]
.sym 35526 m1.count_down[23]
.sym 35527 m1.count_down[16]
.sym 35528 m1.count_down[17]
.sym 35531 m1.count_down[20]
.sym 35537 m1.count_down[18]
.sym 35538 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35540 m1.count_down[21]
.sym 35543 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 35546 m1.count_down[16]
.sym 35547 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 35549 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 35552 m1.count_down[17]
.sym 35553 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 35555 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 35557 m1.count_down[18]
.sym 35559 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 35561 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 35563 m1.count_down[19]
.sym 35565 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 35567 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 35570 m1.count_down[20]
.sym 35571 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 35573 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 35575 m1.count_down[21]
.sym 35577 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 35579 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 35582 m1.count_down[22]
.sym 35583 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 35587 m1.count_down[23]
.sym 35589 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 35590 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35591 clk$SB_IO_IN_$glb_clk
.sym 35592 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 35593 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35598 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[0]
.sym 35599 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 35600 bank.out[24]
.sym 35601 m1.count_down[20]
.sym 35605 m1.count_down[16]
.sym 35608 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 35609 COM_MOSI_SB_LUT4_I3_O[1]
.sym 35610 clk_count_rundown[23]
.sym 35611 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 35612 m1.count_up[8]
.sym 35614 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35615 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35618 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 35620 clk_count_var_pos_n[23]
.sym 35621 m1.count_down[12]
.sym 35622 bank.out[23]
.sym 35623 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 35624 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 35628 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 35634 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 35635 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 35637 meas_count[11]
.sym 35643 m1.count_down[17]
.sym 35644 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35649 count_down[17]
.sym 35651 clk_count_aper_n[17]
.sym 35652 clk_count_var_pos_n[7]
.sym 35653 meas_count[19]
.sym 35654 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35656 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 35657 meas_count[7]
.sym 35660 bank.pattern[11]
.sym 35662 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 35663 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35664 meas_count[22]
.sym 35665 meas_count[23]
.sym 35667 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35668 bank.pattern[11]
.sym 35669 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 35670 meas_count[11]
.sym 35675 meas_count[19]
.sym 35676 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35679 clk_count_var_pos_n[7]
.sym 35680 meas_count[7]
.sym 35681 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35682 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 35685 meas_count[22]
.sym 35686 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35691 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 35692 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 35693 count_down[17]
.sym 35694 clk_count_aper_n[17]
.sym 35698 meas_count[23]
.sym 35700 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35704 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 35705 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35712 m1.count_down[17]
.sym 35713 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 35714 clk$SB_IO_IN_$glb_clk
.sym 35716 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 35717 bank.out[19]
.sym 35718 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 35719 bank.out[20]
.sym 35720 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 35721 bank.out[22]
.sym 35722 bank.out[21]
.sym 35723 bank.out[18]
.sym 35726 bank.addr[0]
.sym 35727 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35728 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 35729 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 35730 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 35731 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 35732 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35733 bank.out[24]
.sym 35734 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 35735 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 35736 reg_led[11]
.sym 35737 COM_MOSI_SB_LUT4_I3_O[2]
.sym 35738 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 35742 clk_count_var_neg_n[18]
.sym 35743 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 35747 clk_count_reset_n[11]
.sym 35748 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 35749 bank.out_SB_DFFNR_Q_9_D_SB_LUT4_O_I3[3]
.sym 35750 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 35751 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[1]
.sym 35757 bank.out[16]
.sym 35761 COM_CS$SB_IO_IN
.sym 35762 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35765 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 35766 meas_count[17]
.sym 35767 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[3]
.sym 35768 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35770 meas_count[21]
.sym 35771 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 35774 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 35775 meas_count[10]
.sym 35777 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 35778 bank.pattern[17]
.sym 35783 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[2]
.sym 35784 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 35785 meas_count[12]
.sym 35786 bank.out[17]
.sym 35787 meas_count[14]
.sym 35788 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 35790 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 35792 bank.out[17]
.sym 35796 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35797 meas_count[10]
.sym 35798 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 35802 meas_count[17]
.sym 35803 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35804 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 35805 bank.pattern[17]
.sym 35808 meas_count[12]
.sym 35809 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35810 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35811 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 35814 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 35817 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 35820 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[2]
.sym 35821 bank.out[16]
.sym 35822 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[3]
.sym 35823 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 35826 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 35827 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35828 meas_count[21]
.sym 35829 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 35832 meas_count[14]
.sym 35834 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 35837 COM_CLK$SB_IO_IN_$glb_clk
.sym 35838 COM_CS$SB_IO_IN
.sym 35839 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35840 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 35841 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[3]
.sym 35842 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 35843 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[1]
.sym 35845 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35846 clk_count_var_neg_n[18]
.sym 35851 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 35852 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 35853 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[3]
.sym 35855 COM_MOSI_SB_LUT4_I3_O[0]
.sym 35856 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35857 meas_count[0]
.sym 35860 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 35861 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 35862 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 35863 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 35865 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35866 m1.count_down[3]
.sym 35867 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 35868 clk_count_aper_n[14]
.sym 35869 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 35870 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 35871 clk_count_fix_n[15]
.sym 35872 bank.in[18]
.sym 35873 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 35874 clk_count_fix_n[13]
.sym 35883 m1.count_down[16]
.sym 35884 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35887 clk_count_aper_n[12]
.sym 35888 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 35889 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35891 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35892 clk_count_aper_n[14]
.sym 35893 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 35894 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 35895 m1.count_down[10]
.sym 35896 count_down[10]
.sym 35899 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 35900 m1.count_down[14]
.sym 35911 count_down[14]
.sym 35915 m1.count_down[10]
.sym 35919 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 35920 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 35921 clk_count_aper_n[14]
.sym 35922 count_down[14]
.sym 35931 m1.count_down[16]
.sym 35943 clk_count_aper_n[12]
.sym 35944 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 35945 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 35946 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 35949 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35950 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 35951 count_down[10]
.sym 35952 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 35956 m1.count_down[14]
.sym 35959 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35962 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 35963 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 35964 bank.clk_count_fix_n_SB_LUT4_O_I3[3]
.sym 35965 bank.pattern[22]
.sym 35966 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35967 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[1]
.sym 35968 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 35969 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 35974 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 35976 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 35978 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 35979 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 35980 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 35981 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 35982 m1.count_up[6]
.sym 35983 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 35984 m1.count_up[7]
.sym 35988 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 35989 bank.in[13]
.sym 35990 clk_count_var_pos_n[13]
.sym 35993 bank.in[16]
.sym 35994 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 35995 bank.in[23]
.sym 35997 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 36003 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 36005 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 36008 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 36009 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 36011 bank.in[17]
.sym 36014 count_down[16]
.sym 36017 bank.in[16]
.sym 36021 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 36022 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 36029 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 36030 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36033 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 36051 bank.in[16]
.sym 36054 bank.in[17]
.sym 36060 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 36066 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 36067 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 36068 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 36069 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 36072 count_down[16]
.sym 36073 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 36074 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 36075 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 36082 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36083 COM_CS$SB_IO_IN_$glb_clk
.sym 36085 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36086 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36087 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 36088 count_fix_down[16]
.sym 36089 clk_count_rundown[16]
.sym 36090 count_down[3]
.sym 36091 clk_count_rundown[8]
.sym 36092 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[0]
.sym 36100 clk_count_reset_n[12]
.sym 36101 m1.count_up[5]
.sym 36102 m1.count_up[1]
.sym 36105 clk_count_reset_n[17]
.sym 36106 COM_MOSI_SB_LUT4_I3_O[1]
.sym 36107 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 36108 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 36109 bank.in[9]
.sym 36112 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 36115 bank.in[13]
.sym 36116 clk_count_var_pos_n[23]
.sym 36117 bank.in[12]
.sym 36118 clk_count_var_pos_n[15]
.sym 36119 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 36120 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 36127 bank.in[11]
.sym 36128 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 36130 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 36133 bank.in[17]
.sym 36134 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 36138 bank.in[21]
.sym 36141 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 36145 bank.in[16]
.sym 36146 bank.addr[1]
.sym 36149 bank.addr[0]
.sym 36152 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 36156 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36165 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36166 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 36167 bank.addr[0]
.sym 36168 bank.addr[1]
.sym 36174 bank.in[21]
.sym 36179 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 36186 bank.in[17]
.sym 36189 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 36190 bank.addr[1]
.sym 36191 bank.addr[0]
.sym 36192 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 36196 bank.in[16]
.sym 36201 bank.in[11]
.sym 36205 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 36206 COM_CS$SB_IO_IN_$glb_clk
.sym 36208 bank.in[8]
.sym 36209 bank.in[13]
.sym 36210 bank.in[12]
.sym 36211 bank.in[16]
.sym 36212 bank.in[23]
.sym 36213 bank.in[22]
.sym 36214 bank.in[9]
.sym 36215 bank.in[15]
.sym 36220 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 36221 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 36222 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 36223 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 36224 COM_MOSI_SB_LUT4_I3_O[2]
.sym 36225 m1.count_up[3]
.sym 36226 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 36227 bank.in[17]
.sym 36229 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36230 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 36231 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 36232 bank.in[10]
.sym 36233 bank.in[7]
.sym 36234 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 36236 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 36238 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 36240 clk_count_var_neg_n[0]
.sym 36241 bank.in[1]
.sym 36242 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36243 clk_count_reset_n[11]
.sym 36249 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[1]
.sym 36252 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]
.sym 36258 bank.in[14]
.sym 36264 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[0]
.sym 36265 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 36267 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 36269 bank.in[23]
.sym 36272 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 36276 bank.in[16]
.sym 36278 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 36282 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 36289 bank.in[14]
.sym 36296 bank.in[16]
.sym 36301 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 36306 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[1]
.sym 36307 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]
.sym 36308 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[0]
.sym 36309 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 36315 bank.in[23]
.sym 36328 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 36329 COM_CS$SB_IO_IN_$glb_clk
.sym 36331 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 36332 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 36333 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 36334 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 36335 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 36336 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 36337 clk_count_var_pos_n[1]
.sym 36338 clk_count_var_pos_n[7]
.sym 36343 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 36344 bank.in[14]
.sym 36345 clk_count_reset_n[7]
.sym 36346 bank.in[16]
.sym 36347 clk_count_var_neg_n[14]
.sym 36348 bank.in[15]
.sym 36349 bank.in[11]
.sym 36350 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 36351 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 36352 bank.in[13]
.sym 36354 bank.in[12]
.sym 36355 bank.in[12]
.sym 36356 clk_count_fix_n[11]
.sym 36357 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 36358 clk_count_fix_n[13]
.sym 36359 bank.in[23]
.sym 36361 bank.in[19]
.sym 36362 clk_count_fix_n[15]
.sym 36363 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36365 bank.in[15]
.sym 36366 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 36372 bank.in[8]
.sym 36374 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 36375 clk_count_fix_n[8]
.sym 36377 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 36378 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D
.sym 36379 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36380 count_fix_down[8]
.sym 36381 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 36385 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36391 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 36392 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 36397 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 36398 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 36400 bank.in[6]
.sym 36401 bank.in[1]
.sym 36405 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 36406 count_fix_down[8]
.sym 36407 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 36408 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 36414 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D
.sym 36419 bank.in[8]
.sym 36423 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36424 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 36425 clk_count_fix_n[8]
.sym 36426 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36432 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 36438 bank.in[1]
.sym 36442 bank.in[6]
.sym 36447 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 36451 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 36452 COM_CS$SB_IO_IN_$glb_clk
.sym 36454 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 36455 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 36456 clk_count_reset_n[23]
.sym 36457 clk_count_reset_n[19]
.sym 36458 clk_count_reset_n[0]
.sym 36459 clk_count_reset_n[11]
.sym 36460 clk_count_reset_n[12]
.sym 36461 clk_count_reset_n[20]
.sym 36467 clk_count_fix_n[18]
.sym 36468 clk_count_var_pos_n[22]
.sym 36470 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 36473 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 36474 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 36475 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 36477 clk_count_reset_n[1]
.sym 36478 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 36479 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 36480 bank.addr[0]
.sym 36482 bank.in[13]
.sym 36484 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 36486 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 36488 clk_count_var_pos_n[7]
.sym 36489 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 36495 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36496 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 36497 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 36498 COM_MOSI_SB_LUT4_I3_O[1]
.sym 36499 COM_CS$SB_IO_IN
.sym 36500 bank.in[10]
.sym 36501 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_I2[2]
.sym 36502 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 36503 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36505 clk_count_fix_n[0]
.sym 36506 pattern[0]
.sym 36507 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 36508 clk_count_var_neg_n[1]
.sym 36509 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36510 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 36511 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 36513 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 36514 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 36515 count_fix_up[0]
.sym 36517 clk_count_fix_n[1]
.sym 36519 bank.in[23]
.sym 36520 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 36521 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 36524 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 36525 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 36528 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 36529 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36530 pattern[0]
.sym 36531 clk_count_fix_n[0]
.sym 36534 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 36535 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 36536 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 36537 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 36540 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 36541 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 36542 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 36543 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 36546 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 36547 count_fix_up[0]
.sym 36548 COM_MOSI_SB_LUT4_I3_O[1]
.sym 36549 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 36552 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36553 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 36554 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_I2[2]
.sym 36555 COM_MOSI_SB_LUT4_I3_O[1]
.sym 36558 bank.in[23]
.sym 36567 bank.in[10]
.sym 36570 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36571 clk_count_fix_n[1]
.sym 36572 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 36573 clk_count_var_neg_n[1]
.sym 36575 COM_CLK$SB_IO_IN_$glb_clk
.sym 36576 COM_CS$SB_IO_IN
.sym 36577 clk_count_fix_n[11]
.sym 36578 clk_count_fix_n[13]
.sym 36579 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 36580 clk_count_fix_n[15]
.sym 36581 clk_count_fix_n[10]
.sym 36582 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 36583 clk_count_fix_n[1]
.sym 36584 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 36589 clk_count_reset_n[5]
.sym 36590 clk_count_reset_n[12]
.sym 36591 clk_count_fix_n[0]
.sym 36592 clk_count_reset_n[15]
.sym 36593 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 36595 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 36596 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 36597 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 36599 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 36600 clk_count_reset_n[23]
.sym 36601 m1.clk_count[11]
.sym 36602 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 36605 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 36606 clk_count_fix_n[20]
.sym 36608 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 36610 clk_count_fix_n[21]
.sym 36612 clk_count_fix_n[13]
.sym 36618 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[2]
.sym 36621 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[1]
.sym 36622 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]
.sym 36623 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 36627 m1.clk_count[11]
.sym 36628 m1.clk_count[1]
.sym 36630 bank.in[1]
.sym 36631 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 36634 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 36636 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 36637 clk_count_fix_n[15]
.sym 36638 clk_count_fix_n[10]
.sym 36639 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[3]
.sym 36640 clk_count_fix_n[1]
.sym 36642 clk_count_fix_n[11]
.sym 36643 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 36646 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 36647 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 36648 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 36654 bank.in[1]
.sym 36658 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 36663 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 36669 clk_count_fix_n[11]
.sym 36670 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 36671 clk_count_fix_n[15]
.sym 36672 m1.clk_count[11]
.sym 36676 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 36678 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 36681 m1.clk_count[1]
.sym 36682 clk_count_fix_n[1]
.sym 36683 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 36684 clk_count_fix_n[10]
.sym 36689 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 36693 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[3]
.sym 36694 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[2]
.sym 36695 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[1]
.sym 36696 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]
.sym 36697 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 36698 COM_CS$SB_IO_IN_$glb_clk
.sym 36712 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[2]
.sym 36717 bank.in[10]
.sym 36722 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36723 bank.in[7]
.sym 36726 clk_count_fix_n[15]
.sym 36727 clk_count_fix_n[16]
.sym 36728 clk_count_fix_n[23]
.sym 36729 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36730 bank.in[1]
.sym 36734 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36735 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 36743 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 36744 clk_count_fix_n[6]
.sym 36745 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 36746 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 36747 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 36749 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 36751 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 36752 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 36754 clk_count_fix_n[23]
.sym 36755 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 36756 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 36758 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 36759 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 36762 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 36764 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 36766 clk_count_fix_n[20]
.sym 36770 clk_count_fix_n[21]
.sym 36771 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 36776 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 36780 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 36786 clk_count_fix_n[20]
.sym 36787 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 36788 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 36789 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 36792 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 36798 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 36799 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 36800 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 36801 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 36804 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 36805 clk_count_fix_n[23]
.sym 36810 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 36811 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 36812 clk_count_fix_n[21]
.sym 36813 clk_count_fix_n[6]
.sym 36818 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 36820 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 36821 COM_CS$SB_IO_IN_$glb_clk
.sym 36835 clk_count_reset_n[3]
.sym 36838 clk_count_reset_n[6]
.sym 36839 clk_count_reset_n[2]
.sym 36840 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 36844 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 36846 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 36851 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 36854 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E
.sym 36855 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 36858 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 36864 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 36866 bank.in[1]
.sym 36868 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 36870 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 36872 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 36875 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 36880 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 36881 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 36885 bank.addr[3]
.sym 36886 bank.addr[2]
.sym 36891 bank.himux_sel_SB_DFFE_Q_E
.sym 36898 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 36903 bank.addr[3]
.sym 36904 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 36906 bank.addr[2]
.sym 36912 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 36916 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 36917 bank.addr[3]
.sym 36918 bank.addr[2]
.sym 36921 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 36930 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 36933 bank.in[1]
.sym 36942 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 36943 bank.himux_sel_SB_DFFE_Q_E
.sym 36944 COM_CS$SB_IO_IN_$glb_clk
.sym 36958 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36959 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 36960 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 36962 bank.in[1]
.sym 36963 clk_count_reset_n[15]
.sym 36964 clk_count_var_pos_n[8]
.sym 36965 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 36967 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 36968 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 36988 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 36989 bank.addr[5]
.sym 36991 COM_CS$SB_IO_IN
.sym 36998 bank.addr[4]
.sym 36999 bank.addr[6]
.sym 37000 bank.addr[3]
.sym 37001 bank.addr[2]
.sym 37003 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 37010 bank.addr[7]
.sym 37013 bank.addr[0]
.sym 37014 bank.addr[1]
.sym 37020 bank.addr[4]
.sym 37021 bank.addr[7]
.sym 37022 bank.addr[5]
.sym 37023 bank.addr[6]
.sym 37026 bank.addr[0]
.sym 37027 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 37028 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 37029 bank.addr[1]
.sym 37034 bank.addr[4]
.sym 37039 bank.addr[3]
.sym 37046 bank.addr[5]
.sym 37051 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 37052 bank.addr[2]
.sym 37053 bank.addr[3]
.sym 37056 bank.addr[5]
.sym 37057 bank.addr[6]
.sym 37058 bank.addr[4]
.sym 37059 bank.addr[7]
.sym 37064 bank.addr[6]
.sym 37067 COM_CLK$SB_IO_IN_$glb_clk
.sym 37068 COM_CS$SB_IO_IN
.sym 37082 clk_count_fix_n[17]
.sym 37086 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 37092 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 37099 clk_count_fix_n[20]
.sym 37103 clk_count_fix_n[21]
.sym 37114 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 37115 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 37124 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 37130 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 37137 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E
.sym 37170 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 37186 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 37187 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 37188 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 37189 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E
.sym 37190 COM_CS$SB_IO_IN_$glb_clk
.sym 37192 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[3]
.sym 37193 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[2]
.sym 37198 m1.sigmux_SB_DFFESS_Q_E
.sym 37199 INT_IN_SIG_CTL$SB_IO_OUT
.sym 37209 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 37211 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 37214 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 37227 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[2]
.sym 37233 MUX_SLOPE_ANG_CTL$SB_IO_OUT
.sym 37234 himux_sel[1]
.sym 37235 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 37236 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37237 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 37239 MUX_REF_LO_CTL_SB_LUT4_I3_O[0]
.sym 37240 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 37241 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 37242 MUX_REF_HI_CTL$SB_IO_OUT
.sym 37251 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[2]
.sym 37256 INT_IN_SIG_CTL$SB_IO_OUT
.sym 37259 MUX_REF_LO_CTL$SB_IO_OUT
.sym 37261 MUX_REF_LO_CTL_SB_LUT4_I3_O[2]
.sym 37264 MUX_SIG_HI_CTL$SB_IO_OUT
.sym 37268 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 37269 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 37272 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 37274 himux_sel[1]
.sym 37279 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 37281 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 37290 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 37291 MUX_REF_LO_CTL$SB_IO_OUT
.sym 37292 MUX_SLOPE_ANG_CTL$SB_IO_OUT
.sym 37293 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 37296 MUX_REF_LO_CTL_SB_LUT4_I3_O[2]
.sym 37298 INT_IN_SIG_CTL$SB_IO_OUT
.sym 37299 MUX_REF_LO_CTL_SB_LUT4_I3_O[0]
.sym 37302 MUX_SIG_HI_CTL$SB_IO_OUT
.sym 37303 himux_sel[1]
.sym 37304 MUX_REF_HI_CTL$SB_IO_OUT
.sym 37305 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37308 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37310 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 37312 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[2]
.sym 37313 clk$SB_IO_IN_$glb_clk
.sym 37314 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 37323 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 37324 m1.sigmux_SB_DFFESS_Q_E
.sym 37328 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[1]
.sym 37332 m1.sigmux_SB_DFFESS_Q_E
.sym 37341 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 37360 MUX_SLOPE_ANG_CTL$SB_IO_OUT
.sym 37363 MUX_REF_LO_CTL$SB_IO_OUT
.sym 37369 MUX_SLOPE_ANG_CTL$SB_IO_OUT
.sym 37379 MUX_REF_LO_CTL$SB_IO_OUT
.sym 38573 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 38836 bank.in[22]
.sym 38943 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 38959 reg_led[19]
.sym 38966 m1.count_fix_up[0]
.sym 39058 m1.count_fix_up[0]
.sym 39065 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 39081 bank.pattern[22]
.sym 39090 m1.count_fix_up[13]
.sym 39106 bank.in[22]
.sym 39114 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 39120 bank.in[19]
.sym 39154 bank.in[22]
.sym 39171 bank.in[19]
.sym 39175 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 39176 COM_CS$SB_IO_IN_$glb_clk
.sym 39179 m1.count_fix_up[1]
.sym 39180 m1.count_fix_up[2]
.sym 39181 m1.count_fix_up[3]
.sym 39182 m1.count_fix_up[4]
.sym 39183 m1.count_fix_up[5]
.sym 39184 m1.count_fix_up[6]
.sym 39185 m1.count_fix_up[7]
.sym 39205 clk_count_aper_n[22]
.sym 39207 m1.count_fix_up[6]
.sym 39208 m1.count_fix_up_SB_DFFESR_Q_E
.sym 39209 reg_led[23]
.sym 39213 m1.count_fix_up_SB_DFFESR_Q_E
.sym 39223 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 39224 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 39225 reg_led[23]
.sym 39226 clk_count_var_pos_n[23]
.sym 39227 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 39230 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39231 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 39234 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 39239 count_down[23]
.sym 39240 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 39241 m1.count_down[22]
.sym 39242 m1.count_down[23]
.sym 39243 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 39244 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 39245 COM_MOSI_SB_LUT4_I3_O[1]
.sym 39247 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 39248 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39253 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 39254 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39255 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 39260 COM_MOSI_SB_LUT4_I3_O[1]
.sym 39261 reg_led[23]
.sym 39264 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 39265 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 39266 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39267 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 39270 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 39271 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 39273 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 39279 m1.count_down[23]
.sym 39282 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 39283 count_down[23]
.sym 39284 clk_count_var_pos_n[23]
.sym 39285 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39297 m1.count_down[22]
.sym 39298 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39301 m1.count_fix_up[8]
.sym 39302 m1.count_fix_up[9]
.sym 39303 m1.count_fix_up[10]
.sym 39304 m1.count_fix_up[11]
.sym 39305 m1.count_fix_up[12]
.sym 39306 m1.count_fix_up[13]
.sym 39307 m1.count_fix_up[14]
.sym 39308 m1.count_fix_up[15]
.sym 39313 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[0]
.sym 39318 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39320 m1.count_up[13]
.sym 39322 clk_count_var_pos_n[23]
.sym 39324 m1.count_fix_up[2]
.sym 39326 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 39327 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 39328 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 39329 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 39331 m1.count_fix_up[17]
.sym 39333 meas_count[18]
.sym 39334 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39335 bank.in[22]
.sym 39342 clk_count_var_neg_n[18]
.sym 39343 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 39344 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 39345 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39347 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39348 clk_count_rundown[23]
.sym 39350 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 39352 m1.count_down[18]
.sym 39353 bank.pattern[22]
.sym 39355 m1.count_down[21]
.sym 39356 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 39357 count_down[22]
.sym 39358 count_down[18]
.sym 39359 meas_count[18]
.sym 39360 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 39361 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39363 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 39364 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 39365 clk_count_aper_n[22]
.sym 39367 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 39369 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 39373 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 39376 m1.count_down[18]
.sym 39382 clk_count_rundown[23]
.sym 39383 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39387 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 39388 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 39389 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 39390 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 39393 clk_count_aper_n[22]
.sym 39394 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 39395 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 39396 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 39399 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 39400 meas_count[18]
.sym 39401 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 39408 m1.count_down[21]
.sym 39411 count_down[22]
.sym 39412 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 39413 bank.pattern[22]
.sym 39414 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39417 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 39418 clk_count_var_neg_n[18]
.sym 39419 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39420 count_down[18]
.sym 39421 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39424 m1.count_fix_up[16]
.sym 39425 m1.count_fix_up[17]
.sym 39426 m1.count_fix_up[18]
.sym 39427 m1.count_fix_up[19]
.sym 39428 m1.count_fix_up[20]
.sym 39429 m1.count_fix_up[21]
.sym 39430 m1.count_fix_up[22]
.sym 39431 m1.count_fix_up[23]
.sym 39439 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 39440 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 39441 m1.count_down[19]
.sym 39442 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 39443 m1.count_fix_up[8]
.sym 39444 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 39446 clk_count_var_neg_n[18]
.sym 39448 m1.count_fix_up[10]
.sym 39450 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39452 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39454 m1.count_fix_up[0]
.sym 39455 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 39457 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39465 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39467 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39468 reg_led[11]
.sym 39469 COM_CS$SB_IO_IN
.sym 39470 count_down[21]
.sym 39473 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39478 COM_MOSI_SB_LUT4_I3_O[1]
.sym 39483 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39485 bank.out[23]
.sym 39487 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 39488 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[1]
.sym 39489 clk_count_rundown[11]
.sym 39491 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39492 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39493 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[0]
.sym 39495 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 39496 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 39498 COM_MOSI_SB_LUT4_I3_O[1]
.sym 39499 reg_led[11]
.sym 39500 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39501 clk_count_rundown[11]
.sym 39528 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39529 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39530 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39531 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39534 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 39535 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 39536 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 39537 count_down[21]
.sym 39540 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[1]
.sym 39541 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39542 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[0]
.sym 39543 bank.out[23]
.sym 39545 COM_CLK$SB_IO_IN_$glb_clk
.sym 39546 COM_CS$SB_IO_IN
.sym 39547 clk_count_rundown[11]
.sym 39548 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39549 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39550 count_fix_up[14]
.sym 39551 count_fix_up[10]
.sym 39552 count_fix_up[12]
.sym 39553 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[0]
.sym 39554 count_fix_up[16]
.sym 39560 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 39561 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39562 m1.count_fix_up[19]
.sym 39564 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39566 bank.in[19]
.sym 39570 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39572 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 39574 clk_count_fix_n[23]
.sym 39575 clk_count_reset_n[23]
.sym 39576 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 39577 bank.pattern[22]
.sym 39582 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 39588 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 39589 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39590 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 39591 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 39592 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[1]
.sym 39593 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[0]
.sym 39594 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39595 bank.out[18]
.sym 39596 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 39597 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 39598 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[3]
.sym 39599 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 39600 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 39601 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39602 bank.out[21]
.sym 39604 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 39605 bank.out[19]
.sym 39607 bank.out[20]
.sym 39608 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[1]
.sym 39609 count_fix_up[12]
.sym 39610 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39611 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 39612 bank.out_SB_DFFNR_Q_9_D_SB_LUT4_O_I3[3]
.sym 39615 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 39617 COM_CS$SB_IO_IN
.sym 39618 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[0]
.sym 39621 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 39623 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39624 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 39627 bank.out[18]
.sym 39628 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[1]
.sym 39629 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[0]
.sym 39630 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39633 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 39634 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39635 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39636 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 39639 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[3]
.sym 39640 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 39641 bank.out[19]
.sym 39642 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39645 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 39648 count_fix_up[12]
.sym 39651 bank.out[21]
.sym 39652 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[1]
.sym 39653 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[0]
.sym 39654 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39657 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 39658 bank.out_SB_DFFNR_Q_9_D_SB_LUT4_O_I3[3]
.sym 39659 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39660 bank.out[20]
.sym 39663 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 39664 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 39665 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 39666 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 39668 COM_CLK$SB_IO_IN_$glb_clk
.sym 39669 COM_CS$SB_IO_IN
.sym 39670 count_fix_up[11]
.sym 39671 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 39672 count_down[12]
.sym 39673 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39674 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[1]
.sym 39675 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39676 count_up[14]
.sym 39677 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 39682 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39683 clk_count_reset_n[14]
.sym 39684 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39687 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 39689 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39692 meas_count[20]
.sym 39696 reg_led[23]
.sym 39697 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 39698 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 39699 bank.in[14]
.sym 39701 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39702 m1.count_fix_down[21]
.sym 39704 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 39705 clk_count_var_pos_n[7]
.sym 39711 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 39712 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 39715 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 39716 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 39718 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 39719 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 39720 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 39722 clk_count_reset_n[11]
.sym 39724 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39725 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 39728 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 39729 clk_count_fix_n[21]
.sym 39730 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 39731 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39732 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39734 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 39735 bank.in[18]
.sym 39736 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 39737 count_down[12]
.sym 39738 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 39739 clk_count_var_neg_n[21]
.sym 39740 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 39742 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 39745 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 39746 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 39747 count_down[12]
.sym 39750 clk_count_var_neg_n[21]
.sym 39751 clk_count_fix_n[21]
.sym 39752 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 39753 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39756 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 39757 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 39758 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 39759 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 39762 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 39763 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 39764 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 39765 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 39768 clk_count_reset_n[11]
.sym 39769 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 39770 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 39771 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39780 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 39781 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 39782 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 39783 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 39788 bank.in[18]
.sym 39790 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 39791 COM_CS$SB_IO_IN_$glb_clk
.sym 39793 COM_MOSI_SB_LUT4_I3_2_O[1]
.sym 39794 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 39795 clk_count_rundown[12]
.sym 39796 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 39797 count_fix_down[12]
.sym 39799 count_fix_down[14]
.sym 39800 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 39808 m1.count_up[15]
.sym 39811 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39812 m1.count_down[12]
.sym 39818 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39819 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 39820 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39821 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 39825 bank.in[21]
.sym 39826 COM_MOSI_SB_LUT4_I3_O[1]
.sym 39827 bank.in[22]
.sym 39828 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39834 bank.in[22]
.sym 39836 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39838 clk_count_rundown[16]
.sym 39839 bank.in[18]
.sym 39842 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39843 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39844 clk_count_reset_n[16]
.sym 39846 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 39847 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39852 bank.in[10]
.sym 39854 bank.in[9]
.sym 39858 bank.in[23]
.sym 39859 bank.in[14]
.sym 39861 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39862 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39867 bank.in[14]
.sym 39875 bank.in[23]
.sym 39881 bank.in[9]
.sym 39886 bank.in[22]
.sym 39891 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39892 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 39893 clk_count_rundown[16]
.sym 39894 clk_count_reset_n[16]
.sym 39897 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39898 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39899 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 39900 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39904 bank.in[18]
.sym 39912 bank.in[10]
.sym 39913 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39914 COM_CS$SB_IO_IN_$glb_clk
.sym 39916 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 39917 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 39918 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 39919 clk_count_aper_n[14]
.sym 39920 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 39923 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 39928 m1.count_up[0]
.sym 39929 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 39932 clk_count_var_neg_n[0]
.sym 39937 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 39938 m1.count_fix_down[12]
.sym 39939 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 39940 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 39941 bank.clk_count_fix_n_SB_LUT4_O_I3[3]
.sym 39942 m1.count_fix_up[0]
.sym 39943 bank.addr[1]
.sym 39945 clk_count_var_pos_n[11]
.sym 39946 clk_count_var_neg_n[22]
.sym 39947 clk_count_reset_n[20]
.sym 39949 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39950 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39951 bank.in[16]
.sym 39959 m1.count_down[3]
.sym 39960 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39961 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 39963 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39964 COM_MOSI_SB_LUT4_I3_O[2]
.sym 39966 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 39967 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 39970 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 39971 bank.in[9]
.sym 39973 m1.count_fix_down[16]
.sym 39974 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 39975 clk_count_var_neg_n[16]
.sym 39976 count_fix_down[16]
.sym 39979 clk_count_rundown[8]
.sym 39980 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 39984 clk_count_var_pos_n[16]
.sym 39986 clk_count_fix_n[16]
.sym 39990 clk_count_var_pos_n[16]
.sym 39991 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 39992 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 39993 count_fix_down[16]
.sym 39996 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 39997 clk_count_fix_n[16]
.sym 39998 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39999 clk_count_var_neg_n[16]
.sym 40005 bank.in[9]
.sym 40009 m1.count_fix_down[16]
.sym 40014 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 40021 m1.count_down[3]
.sym 40026 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 40032 COM_MOSI_SB_LUT4_I3_O[2]
.sym 40033 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 40034 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 40035 clk_count_rundown[8]
.sym 40036 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40039 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40040 clk_count_var_pos_n[18]
.sym 40041 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 40042 clk_count_var_pos_n[16]
.sym 40043 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 40044 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 40045 clk_count_var_pos_n[14]
.sym 40046 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[2]
.sym 40051 bank.in[21]
.sym 40052 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 40053 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 40054 clk_count_aper_n[14]
.sym 40055 m1.count_fix_down[17]
.sym 40056 bank.in[18]
.sym 40059 bank.in[20]
.sym 40060 bank.in[19]
.sym 40061 m1.count_fix_down[20]
.sym 40062 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 40063 bank.in[23]
.sym 40064 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 40065 bank.in[22]
.sym 40067 clk_count_reset_n[23]
.sym 40068 clk_count_fix_n[14]
.sym 40069 clk_count_var_pos_n[22]
.sym 40070 clk_count_fix_n[23]
.sym 40071 clk_count_reset_n[0]
.sym 40072 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 40073 bank.in[20]
.sym 40074 bank.in[11]
.sym 40084 bank.in[14]
.sym 40085 bank.in[22]
.sym 40089 bank.in[11]
.sym 40096 bank.in[7]
.sym 40097 bank.in[21]
.sym 40104 bank.in[8]
.sym 40106 bank.in[12]
.sym 40109 COM_CS$SB_IO_IN
.sym 40111 bank.in[15]
.sym 40115 bank.in[7]
.sym 40119 bank.in[12]
.sym 40127 bank.in[11]
.sym 40132 bank.in[15]
.sym 40140 bank.in[22]
.sym 40145 bank.in[21]
.sym 40152 bank.in[8]
.sym 40156 bank.in[14]
.sym 40160 COM_CLK$SB_IO_IN_$glb_clk
.sym 40161 COM_CS$SB_IO_IN
.sym 40162 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 40163 clk_count_var_pos_n[22]
.sym 40164 clk_count_var_pos_n[11]
.sym 40165 clk_count_var_pos_n[0]
.sym 40166 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 40167 clk_count_var_pos_n[9]
.sym 40168 clk_count_var_pos_n[23]
.sym 40169 clk_count_var_pos_n[15]
.sym 40174 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 40175 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 40176 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 40177 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 40178 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 40179 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[2]
.sym 40181 clk_count_var_pos_n[13]
.sym 40182 bank.in[16]
.sym 40183 clk_count_var_pos_n[7]
.sym 40184 bank.addr[0]
.sym 40185 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 40186 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 40187 clk_count_reset_n[12]
.sym 40188 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 40189 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 40191 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 40192 clk_count_var_pos_n[7]
.sym 40193 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40194 clk_count_fix_n[10]
.sym 40196 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 40197 bank.in[14]
.sym 40207 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 40208 bank.in[1]
.sym 40209 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D
.sym 40213 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 40215 bank.in[10]
.sym 40216 bank.in[7]
.sym 40222 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 40230 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 40232 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 40237 bank.in[10]
.sym 40243 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 40248 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D
.sym 40254 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 40262 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 40266 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 40275 bank.in[1]
.sym 40281 bank.in[7]
.sym 40282 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 40283 COM_CS$SB_IO_IN_$glb_clk
.sym 40285 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40286 clk_count_fix_n[0]
.sym 40287 clk_count_fix_n[14]
.sym 40288 clk_count_fix_n[23]
.sym 40289 clk_count_fix_n[22]
.sym 40290 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 40291 clk_count_var_pos_n[3]
.sym 40292 clk_count_var_pos_n[6]
.sym 40298 clk_count_var_pos_n[23]
.sym 40299 clk_count_fix_n[20]
.sym 40300 clk_count_var_pos_n[0]
.sym 40301 clk_count_fix_n[21]
.sym 40302 clk_count_var_pos_n[15]
.sym 40303 m1.count_up[2]
.sym 40304 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 40305 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 40306 m1.clk_count[11]
.sym 40307 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 40308 bank.in[12]
.sym 40309 clk_count_reset_n[0]
.sym 40310 clk_count_var_pos_n[13]
.sym 40311 clk_count_var_pos_n[0]
.sym 40313 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 40314 clk_count_var_pos_n[3]
.sym 40316 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 40319 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 40320 clk_count_fix_n[0]
.sym 40326 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 40327 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 40328 bank.in[19]
.sym 40332 bank.in[11]
.sym 40335 bank.in[23]
.sym 40338 bank.in[12]
.sym 40344 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 40345 bank.in[20]
.sym 40353 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40359 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 40366 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 40371 bank.in[23]
.sym 40380 bank.in[19]
.sym 40384 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 40392 bank.in[11]
.sym 40396 bank.in[12]
.sym 40401 bank.in[20]
.sym 40405 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40406 COM_CS$SB_IO_IN_$glb_clk
.sym 40408 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 40409 clk_count_var_pos_n[4]
.sym 40410 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]
.sym 40411 clk_count_var_pos_n[5]
.sym 40412 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[2]
.sym 40413 clk_count_var_pos_n[10]
.sym 40414 clk_count_var_pos_n[12]
.sym 40415 clk_count_var_pos_n[2]
.sym 40420 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 40421 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 40422 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 40423 clk_count_fix_n[23]
.sym 40424 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 40425 bank.addr[0]
.sym 40426 clk_count_reset_n[23]
.sym 40428 clk_count_reset_n[19]
.sym 40429 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40430 clk_count_fix_n[16]
.sym 40432 clk_count_fix_n[14]
.sym 40433 clk_count_var_pos_n[11]
.sym 40434 clk_count_fix_n[12]
.sym 40435 clk_count_var_pos_n[1]
.sym 40436 clk_count_fix_n[8]
.sym 40438 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 40439 clk_count_reset_n[11]
.sym 40440 clk_count_fix_n[11]
.sym 40441 clk_count_reset_n[12]
.sym 40442 bank.addr[1]
.sym 40443 clk_count_reset_n[20]
.sym 40452 bank.in[15]
.sym 40457 bank.in[13]
.sym 40461 bank.in[7]
.sym 40463 bank.in[10]
.sym 40467 bank.in[1]
.sym 40468 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 40471 bank.in[11]
.sym 40476 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40479 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 40482 bank.in[11]
.sym 40488 bank.in[13]
.sym 40495 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 40502 bank.in[15]
.sym 40507 bank.in[10]
.sym 40514 bank.in[7]
.sym 40520 bank.in[1]
.sym 40526 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 40528 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40529 COM_CS$SB_IO_IN_$glb_clk
.sym 40543 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 40544 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 40545 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 40547 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 40548 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40550 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 40551 clk_count_reset_n[2]
.sym 40553 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 40556 clk_count_fix_n[23]
.sym 40557 clk_count_var_pos_n[20]
.sym 40558 clk_count_fix_n[22]
.sym 40559 clk_count_fix_n[19]
.sym 40560 clk_count_fix_n[10]
.sym 40561 clk_count_var_pos_n[10]
.sym 40562 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40564 clk_count_reset_n[19]
.sym 40572 clk_count_fix_n[3]
.sym 40575 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 40579 clk_count_fix_n[7]
.sym 40581 clk_count_fix_n[2]
.sym 40582 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 40583 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 40584 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 40585 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 40586 clk_count_fix_n[1]
.sym 40587 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 40589 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 40590 clk_count_fix_n[0]
.sym 40597 clk_count_fix_n[5]
.sym 40598 clk_count_fix_n[4]
.sym 40602 clk_count_fix_n[6]
.sym 40603 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 40604 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 40606 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 40607 clk_count_fix_n[0]
.sym 40610 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 40612 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 40613 clk_count_fix_n[1]
.sym 40616 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 40618 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 40619 clk_count_fix_n[2]
.sym 40622 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 40624 clk_count_fix_n[3]
.sym 40625 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 40628 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[4]
.sym 40630 clk_count_fix_n[4]
.sym 40631 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 40634 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[5]
.sym 40636 clk_count_fix_n[5]
.sym 40637 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 40640 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[6]
.sym 40642 clk_count_fix_n[6]
.sym 40643 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 40646 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[7]
.sym 40648 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 40649 clk_count_fix_n[7]
.sym 40669 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 40671 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 40673 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 40674 clk_count_reset_n[6]
.sym 40675 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 40678 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 40680 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 40682 clk_count_var_pos_n[19]
.sym 40683 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 40684 clk_count_var_pos_n[7]
.sym 40687 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 40688 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 40690 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[7]
.sym 40696 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 40697 clk_count_fix_n[13]
.sym 40698 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 40700 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 40701 clk_count_fix_n[15]
.sym 40702 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 40703 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 40704 clk_count_fix_n[14]
.sym 40706 clk_count_fix_n[12]
.sym 40708 clk_count_fix_n[8]
.sym 40712 clk_count_fix_n[11]
.sym 40716 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 40718 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 40720 clk_count_fix_n[10]
.sym 40722 clk_count_fix_n[9]
.sym 40724 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 40727 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[8]
.sym 40729 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 40730 clk_count_fix_n[8]
.sym 40733 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[9]
.sym 40735 clk_count_fix_n[9]
.sym 40736 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 40739 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[10]
.sym 40741 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 40742 clk_count_fix_n[10]
.sym 40745 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[11]
.sym 40747 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 40748 clk_count_fix_n[11]
.sym 40751 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[12]
.sym 40753 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 40754 clk_count_fix_n[12]
.sym 40757 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[13]
.sym 40759 clk_count_fix_n[13]
.sym 40760 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 40763 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[14]
.sym 40765 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 40766 clk_count_fix_n[14]
.sym 40769 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[15]
.sym 40771 clk_count_fix_n[15]
.sym 40772 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 40790 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 40792 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 40793 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 40794 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 40796 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 40797 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 40799 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 40801 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[3]
.sym 40810 clk_count_var_pos_n[13]
.sym 40813 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[15]
.sym 40819 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 40820 clk_count_fix_n[16]
.sym 40821 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 40823 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 40824 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 40826 clk_count_fix_n[23]
.sym 40827 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 40828 clk_count_fix_n[22]
.sym 40830 clk_count_fix_n[17]
.sym 40831 clk_count_fix_n[19]
.sym 40836 clk_count_fix_n[20]
.sym 40838 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 40842 clk_count_fix_n[18]
.sym 40847 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 40848 clk_count_fix_n[21]
.sym 40849 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 40850 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[16]
.sym 40852 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 40853 clk_count_fix_n[16]
.sym 40856 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[17]
.sym 40858 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 40859 clk_count_fix_n[17]
.sym 40862 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[18]
.sym 40864 clk_count_fix_n[18]
.sym 40865 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 40868 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[19]
.sym 40870 clk_count_fix_n[19]
.sym 40871 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 40874 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[20]
.sym 40876 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 40877 clk_count_fix_n[20]
.sym 40880 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[21]
.sym 40882 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 40883 clk_count_fix_n[21]
.sym 40886 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[22]
.sym 40888 clk_count_fix_n[22]
.sym 40889 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 40892 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[23]
.sym 40894 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 40895 clk_count_fix_n[23]
.sym 40913 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 40917 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 40919 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 40921 clk_count_var_pos_n[17]
.sym 40923 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 40925 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 40928 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40936 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[23]
.sym 40941 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 40942 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 40946 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 40947 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 40949 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 40960 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 40966 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 40970 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 40973 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[24]
.sym 40975 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 40979 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[25]
.sym 40981 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 40985 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[26]
.sym 40987 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 40991 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[27]
.sym 40994 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 40997 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[28]
.sym 41000 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 41003 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[29]
.sym 41005 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 41009 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[30]
.sym 41012 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 41015 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 41018 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 41023 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 41035 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 41036 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 41038 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 41040 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 41042 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 41046 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 41052 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 41056 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 41059 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 41066 m1.sigmux_SB_DFFESS_Q_E
.sym 41070 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[1]
.sym 41077 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 41081 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[2]
.sym 41082 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 41084 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 41086 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 41089 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 41090 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 41092 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 41099 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 41100 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 41103 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 41104 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 41106 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 41133 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[1]
.sym 41134 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[2]
.sym 41135 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 41136 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 41140 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 41141 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 41143 m1.sigmux_SB_DFFESS_Q_E
.sym 41144 clk$SB_IO_IN_$glb_clk
.sym 41145 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 41168 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 41171 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 41172 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 41191 MUX_REF_HI_CTL$SB_IO_OUT
.sym 41194 MUX_SIG_HI_CTL$SB_IO_OUT
.sym 41207 MUX_SIG_HI_CTL$SB_IO_OUT
.sym 41209 MUX_REF_HI_CTL$SB_IO_OUT
.sym 41792 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 41804 COM_CS$SB_IO_IN
.sym 42304 COM_CS$SB_IO_IN
.sym 42913 m1.count_fix_up[7]
.sym 42917 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 42919 COM_CS$SB_IO_IN
.sym 42921 m1.count_fix_up[3]
.sym 42938 m1.count_fix_up[0]
.sym 42945 m1.count_fix_up_SB_DFFESR_Q_E
.sym 42979 m1.count_fix_up[0]
.sym 43006 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]_$glb_sr
.sym 43009 bank.out[26]
.sym 43010 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 43013 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[3]
.sym 43038 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[1]
.sym 43040 m1.count_fix_up[9]
.sym 43044 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43053 m1.count_fix_up[0]
.sym 43055 m1.count_fix_up[5]
.sym 43059 m1.count_fix_up[1]
.sym 43061 m1.count_fix_up[0]
.sym 43062 m1.count_fix_up[4]
.sym 43064 m1.count_fix_up[6]
.sym 43065 m1.count_fix_up[7]
.sym 43068 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43076 m1.count_fix_up[2]
.sym 43077 m1.count_fix_up[3]
.sym 43082 $nextpnr_ICESTORM_LC_5$O
.sym 43084 m1.count_fix_up[0]
.sym 43088 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 43090 m1.count_fix_up[1]
.sym 43092 m1.count_fix_up[0]
.sym 43094 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 43096 m1.count_fix_up[2]
.sym 43098 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 43100 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 43102 m1.count_fix_up[3]
.sym 43104 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 43106 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 43108 m1.count_fix_up[4]
.sym 43110 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 43112 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 43115 m1.count_fix_up[5]
.sym 43116 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 43118 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 43120 m1.count_fix_up[6]
.sym 43122 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 43124 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 43126 m1.count_fix_up[7]
.sym 43128 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 43129 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]_$glb_sr
.sym 43132 count_up[22]
.sym 43133 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 43134 count_fix_up[22]
.sym 43135 clk_count_rundown[23]
.sym 43136 count_fix_down[19]
.sym 43137 count_fix_up[23]
.sym 43138 count_fix_down[11]
.sym 43139 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 43147 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 43148 reg_led[19]
.sym 43150 COM_MISO$SB_IO_OUT
.sym 43154 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43155 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 43156 m1.count_fix_up[12]
.sym 43157 reg_led[22]
.sym 43160 m1.count_fix_up[14]
.sym 43163 COM_MOSI_SB_LUT4_I3_O[2]
.sym 43165 COM_CS$SB_IO_IN
.sym 43167 COM_MOSI_SB_LUT4_I3_O[1]
.sym 43168 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 43175 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43176 m1.count_fix_up[11]
.sym 43178 m1.count_fix_up[13]
.sym 43191 m1.count_fix_up[10]
.sym 43193 m1.count_fix_up[12]
.sym 43195 m1.count_fix_up[14]
.sym 43196 m1.count_fix_up[15]
.sym 43197 m1.count_fix_up[8]
.sym 43198 m1.count_fix_up[9]
.sym 43205 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 43207 m1.count_fix_up[8]
.sym 43209 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 43211 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 43213 m1.count_fix_up[9]
.sym 43215 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 43217 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 43220 m1.count_fix_up[10]
.sym 43221 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 43223 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 43226 m1.count_fix_up[11]
.sym 43227 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 43229 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 43232 m1.count_fix_up[12]
.sym 43233 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 43235 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 43238 m1.count_fix_up[13]
.sym 43239 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 43241 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 43244 m1.count_fix_up[14]
.sym 43245 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 43247 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 43250 m1.count_fix_up[15]
.sym 43251 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 43252 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]_$glb_sr
.sym 43255 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 43256 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 43257 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[1]
.sym 43258 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 43260 bank.out[25]
.sym 43262 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 43266 clk_count_var_pos_n[14]
.sym 43268 m1.count_fix_down[19]
.sym 43269 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43271 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 43272 m1.count_fix_down[11]
.sym 43274 clk_count_reset_n[23]
.sym 43276 clk_count_fix_n[23]
.sym 43277 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 43280 clk_count_var_pos_n[14]
.sym 43281 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 43282 m1.count_fix_up[11]
.sym 43284 m1.clk_count[11]
.sym 43285 clk_count_var_pos_n[9]
.sym 43286 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43287 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 43288 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 43289 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[3]
.sym 43291 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 43300 m1.count_fix_up[20]
.sym 43301 m1.count_fix_up[21]
.sym 43302 m1.count_fix_up[22]
.sym 43306 m1.count_fix_up[18]
.sym 43307 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43313 m1.count_fix_up[17]
.sym 43315 m1.count_fix_up[19]
.sym 43319 m1.count_fix_up[23]
.sym 43320 m1.count_fix_up[16]
.sym 43328 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 43330 m1.count_fix_up[16]
.sym 43332 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 43334 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 43337 m1.count_fix_up[17]
.sym 43338 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 43340 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 43342 m1.count_fix_up[18]
.sym 43344 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 43346 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 43349 m1.count_fix_up[19]
.sym 43350 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 43352 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 43355 m1.count_fix_up[20]
.sym 43356 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 43358 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 43361 m1.count_fix_up[21]
.sym 43362 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 43364 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 43367 m1.count_fix_up[22]
.sym 43368 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 43373 m1.count_fix_up[23]
.sym 43374 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 43375 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]_$glb_sr
.sym 43378 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 43379 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[2]
.sym 43381 COM_MOSI_SB_LUT4_I3_O[3]
.sym 43382 clk_count_rundown[9]
.sym 43383 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 43384 count_up[9]
.sym 43385 count_fix_down[23]
.sym 43389 clk_count_var_pos_n[23]
.sym 43392 m1.count_fix_up[21]
.sym 43393 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43394 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 43396 m1.count_fix_up[18]
.sym 43397 m1.count_fix_up_SB_DFFESR_Q_E
.sym 43398 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 43400 m1.count_fix_up[20]
.sym 43402 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 43403 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 43405 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 43406 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 43408 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 43410 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 43411 COM_CS$SB_IO_IN
.sym 43413 m1.count_fix_up[7]
.sym 43421 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43423 m1.count_fix_up[10]
.sym 43426 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43427 m1.count_fix_up[16]
.sym 43428 m1.count_fix_up[12]
.sym 43429 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43430 count_fix_up[14]
.sym 43431 clk_count_reset_n[14]
.sym 43432 m1.count_fix_up[14]
.sym 43434 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 43436 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 43439 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 43440 clk_count_var_pos_n[14]
.sym 43441 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 43444 m1.clk_count[11]
.sym 43447 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 43448 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 43452 m1.clk_count[11]
.sym 43458 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 43459 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 43460 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 43461 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 43464 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 43465 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43466 count_fix_up[14]
.sym 43467 clk_count_var_pos_n[14]
.sym 43471 m1.count_fix_up[14]
.sym 43478 m1.count_fix_up[10]
.sym 43485 m1.count_fix_up[12]
.sym 43488 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 43489 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 43490 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43491 clk_count_reset_n[14]
.sym 43494 m1.count_fix_up[16]
.sym 43498 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43501 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 43503 reg_led[16]
.sym 43507 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[0]
.sym 43508 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43511 clk_count_var_pos_n[15]
.sym 43514 m1.count_fix_up[17]
.sym 43515 m1.count_fix_down[23]
.sym 43516 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 43517 COM_MOSI_SB_LUT4_I3_O[2]
.sym 43521 COM_MOSI_SB_LUT4_I3_O[1]
.sym 43522 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[2]
.sym 43525 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 43527 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43528 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 43530 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[0]
.sym 43542 m1.count_down[12]
.sym 43543 clk_count_var_pos_n[11]
.sym 43544 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 43545 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 43546 m1.count_up[14]
.sym 43548 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43550 COM_MOSI_SB_LUT4_I3_2_O[1]
.sym 43552 m1.count_fix_up[11]
.sym 43553 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 43554 count_fix_up[10]
.sym 43556 count_fix_down[14]
.sym 43559 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 43564 count_up[14]
.sym 43565 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43566 count_fix_up[11]
.sym 43568 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43569 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 43571 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 43572 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43573 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43576 m1.count_fix_up[11]
.sym 43581 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 43582 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43583 count_fix_up[10]
.sym 43584 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 43589 m1.count_down[12]
.sym 43593 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 43594 count_up[14]
.sym 43595 count_fix_down[14]
.sym 43596 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 43599 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43600 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43601 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 43602 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 43605 clk_count_var_pos_n[11]
.sym 43606 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43607 count_fix_up[11]
.sym 43608 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 43613 m1.count_up[14]
.sym 43617 COM_MOSI_SB_LUT4_I3_2_O[1]
.sym 43618 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 43619 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43620 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 43621 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43624 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43627 count_up[16]
.sym 43628 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43629 count_up[12]
.sym 43630 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43631 clk_count_rundown[14]
.sym 43634 clk_count_var_pos_n[18]
.sym 43636 bank.clk_count_fix_n_SB_LUT4_O_I3[3]
.sym 43638 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 43640 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 43641 bank.in[16]
.sym 43642 m1.count_up[14]
.sym 43644 clk_count_reset_n[20]
.sym 43647 clk_count_var_pos_n[11]
.sym 43650 clk_count_var_pos_n[18]
.sym 43653 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 43655 COM_MOSI_SB_LUT4_I3_O[2]
.sym 43656 clk_count_fix_n[22]
.sym 43658 clk_count_fix_n[12]
.sym 43665 clk_count_fix_n[12]
.sym 43667 clk_count_fix_n[22]
.sym 43672 m1.count_fix_down[14]
.sym 43674 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 43675 clk_count_rundown[12]
.sym 43677 m1.count_fix_down[21]
.sym 43678 m1.count_fix_down[12]
.sym 43679 COM_MOSI_SB_LUT4_I3_O[2]
.sym 43680 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 43681 COM_MOSI_SB_LUT4_I3_O[1]
.sym 43686 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43689 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 43691 clk_count_var_neg_n[22]
.sym 43693 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43695 reg_led[12]
.sym 43699 m1.count_fix_down[21]
.sym 43704 COM_MOSI_SB_LUT4_I3_O[2]
.sym 43705 clk_count_fix_n[12]
.sym 43706 clk_count_rundown[12]
.sym 43707 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 43711 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 43716 reg_led[12]
.sym 43717 COM_MOSI_SB_LUT4_I3_O[1]
.sym 43718 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43719 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 43724 m1.count_fix_down[12]
.sym 43737 m1.count_fix_down[14]
.sym 43740 clk_count_var_neg_n[22]
.sym 43741 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 43742 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43743 clk_count_fix_n[22]
.sym 43744 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43747 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[2]
.sym 43748 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[3]
.sym 43750 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 43751 reg_led[14]
.sym 43752 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 43753 reg_led[12]
.sym 43757 clk_count_var_pos_n[22]
.sym 43759 clk_count_var_pos_n[22]
.sym 43761 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 43762 bank.in[20]
.sym 43763 clk_count_reset_n[0]
.sym 43766 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43768 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 43771 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 43772 clk_count_var_pos_n[14]
.sym 43773 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 43774 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 43775 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 43776 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 43778 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 43779 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 43780 m1.clk_count[11]
.sym 43781 clk_count_var_pos_n[9]
.sym 43782 clk_count_fix_n[21]
.sym 43790 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 43791 bank.in[20]
.sym 43792 bank.in[14]
.sym 43793 COM_MOSI_SB_LUT4_I3_O[1]
.sym 43796 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 43798 bank.in[19]
.sym 43799 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 43800 count_fix_down[12]
.sym 43801 bank.in[21]
.sym 43806 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 43807 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43815 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 43819 reg_led[20]
.sym 43824 bank.in[19]
.sym 43827 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 43828 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 43829 count_fix_down[12]
.sym 43830 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 43834 bank.in[20]
.sym 43842 bank.in[14]
.sym 43845 reg_led[20]
.sym 43846 COM_MOSI_SB_LUT4_I3_O[1]
.sym 43847 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 43848 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 43866 bank.in[21]
.sym 43867 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 43868 COM_CS$SB_IO_IN_$glb_clk
.sym 43870 clk_count_var_neg_n[19]
.sym 43871 clk_count_var_neg_n[17]
.sym 43872 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 43873 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 43874 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 43875 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 43876 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 43877 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 43882 clk_count_reset_n[12]
.sym 43883 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43884 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 43885 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 43888 bank.in[14]
.sym 43889 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 43890 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 43892 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 43893 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 43894 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43895 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 43896 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43897 clk_count_reset_n[16]
.sym 43899 clk_count_reset_n[17]
.sym 43900 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43901 clk_count_reset_n[0]
.sym 43902 clk_count_fix_n[18]
.sym 43903 COM_CS$SB_IO_IN
.sym 43904 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 43905 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 43911 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 43912 clk_count_var_pos_n[18]
.sym 43913 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43914 clk_count_var_pos_n[16]
.sym 43916 bank.addr[0]
.sym 43917 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 43918 bank.addr[1]
.sym 43919 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 43920 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 43921 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 43922 bank.in[16]
.sym 43923 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 43924 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43925 clk_count_var_pos_n[23]
.sym 43927 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 43928 bank.in[14]
.sym 43931 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 43933 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 43936 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 43937 clk_count_var_neg_n[14]
.sym 43938 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 43939 clk_count_fix_n[14]
.sym 43941 bank.in[18]
.sym 43942 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 43944 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43945 clk_count_var_neg_n[14]
.sym 43946 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 43947 clk_count_fix_n[14]
.sym 43952 bank.in[18]
.sym 43956 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 43957 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 43958 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 43959 clk_count_var_pos_n[23]
.sym 43965 bank.in[16]
.sym 43968 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 43969 clk_count_var_pos_n[18]
.sym 43970 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 43971 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 43974 bank.addr[0]
.sym 43975 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 43976 bank.addr[1]
.sym 43977 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 43981 bank.in[14]
.sym 43986 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 43987 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 43988 clk_count_var_pos_n[16]
.sym 43989 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 43990 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43991 COM_CS$SB_IO_IN_$glb_clk
.sym 43993 clk_count_fix_n[8]
.sym 43994 clk_count_fix_n[20]
.sym 43995 clk_count_fix_n[18]
.sym 43996 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 43997 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 43998 clk_count_fix_n[21]
.sym 43999 clk_count_fix_n[17]
.sym 44000 clk_count_fix_n[12]
.sym 44005 clk_count_var_pos_n[13]
.sym 44006 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 44007 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 44008 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 44009 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 44012 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 44016 bank.in[21]
.sym 44017 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 44018 clk_count_reset_n[7]
.sym 44019 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[1]
.sym 44020 clk_count_var_pos_n[16]
.sym 44021 clk_count_fix_n[16]
.sym 44022 clk_count_fix_n[17]
.sym 44023 bank.in[21]
.sym 44024 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 44025 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 44027 bank.in[18]
.sym 44034 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 44041 bank.in[11]
.sym 44054 bank.in[23]
.sym 44055 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 44056 bank.in[9]
.sym 44061 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 44062 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 44063 bank.in[22]
.sym 44065 bank.in[15]
.sym 44067 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 44074 bank.in[22]
.sym 44082 bank.in[11]
.sym 44087 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 44094 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 44100 bank.in[9]
.sym 44103 bank.in[23]
.sym 44112 bank.in[15]
.sym 44113 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 44114 COM_CS$SB_IO_IN_$glb_clk
.sym 44116 clk_count_fix_n[16]
.sym 44117 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[3]
.sym 44118 clk_count_reset_n[8]
.sym 44119 clk_count_fix_n[19]
.sym 44120 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[2]
.sym 44121 clk_count_reset_n[10]
.sym 44122 clk_count_reset_n[9]
.sym 44123 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[1]
.sym 44130 clk_count_reset_n[20]
.sym 44131 clk_count_reset_n[11]
.sym 44132 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 44133 clk_count_fix_n[12]
.sym 44135 clk_count_fix_n[8]
.sym 44136 clk_count_reset_n[6]
.sym 44137 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 44138 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 44139 clk_count_var_pos_n[1]
.sym 44140 clk_count_fix_n[22]
.sym 44141 clk_count_var_pos_n[11]
.sym 44142 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 44143 bank.in[22]
.sym 44144 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 44145 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 44147 clk_count_var_pos_n[9]
.sym 44148 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44149 bank.in[8]
.sym 44150 clk_count_fix_n[12]
.sym 44159 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44164 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 44166 bank.in[23]
.sym 44168 bank.in[22]
.sym 44171 bank.addr[0]
.sym 44172 bank.in[14]
.sym 44175 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 44177 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 44179 bank.addr[1]
.sym 44184 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 44185 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 44186 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 44190 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 44191 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 44192 bank.addr[1]
.sym 44193 bank.addr[0]
.sym 44198 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 44204 bank.in[14]
.sym 44211 bank.in[23]
.sym 44214 bank.in[22]
.sym 44223 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 44226 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 44235 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 44236 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44237 COM_CS$SB_IO_IN_$glb_clk
.sym 44239 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 44240 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 44241 clk_count_reset_n[22]
.sym 44242 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[2]
.sym 44243 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[1]
.sym 44244 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 44245 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[2]
.sym 44246 clk_count_fix_n[9]
.sym 44251 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44254 clk_count_fix_n[19]
.sym 44256 clk_count_var_pos_n[20]
.sym 44257 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 44258 m1.clk_count[17]
.sym 44259 clk_count_fix_n[23]
.sym 44261 clk_count_fix_n[22]
.sym 44262 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 44266 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 44269 clk_count_reset_n[10]
.sym 44270 clk_count_fix_n[9]
.sym 44271 clk_count_reset_n[9]
.sym 44272 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 44273 clk_count_var_pos_n[9]
.sym 44274 clk_count_var_pos_n[6]
.sym 44281 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 44282 clk_count_fix_n[14]
.sym 44283 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 44285 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 44286 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 44287 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 44291 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 44292 clk_count_fix_n[22]
.sym 44294 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 44295 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 44296 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 44297 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 44302 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 44305 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 44307 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 44314 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 44321 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 44325 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 44326 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 44327 clk_count_fix_n[14]
.sym 44328 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 44332 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 44337 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 44338 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 44339 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 44340 clk_count_fix_n[22]
.sym 44343 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 44349 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 44358 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 44359 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 44360 COM_CS$SB_IO_IN_$glb_clk
.sym 44374 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 44375 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 44376 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 44377 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 44378 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 44379 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 44381 clk_count_var_pos_n[19]
.sym 44382 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 44383 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 44384 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 44385 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 44386 clk_count_reset_n[22]
.sym 44387 clk_count_fix_n[18]
.sym 44390 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 44391 COM_CS$SB_IO_IN
.sym 44392 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 44393 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 44395 clk_count_var_pos_n[12]
.sym 44396 clk_count_reset_n[20]
.sym 44397 clk_count_reset_n[16]
.sym 44403 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 44404 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 44406 clk_count_var_pos_n[5]
.sym 44409 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 44410 clk_count_var_pos_n[2]
.sym 44411 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 44412 clk_count_var_pos_n[4]
.sym 44413 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 44414 clk_count_var_pos_n[0]
.sym 44415 clk_count_var_pos_n[3]
.sym 44417 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 44418 clk_count_var_pos_n[1]
.sym 44421 clk_count_var_pos_n[7]
.sym 44426 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 44430 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 44434 clk_count_var_pos_n[6]
.sym 44435 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 44437 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 44438 clk_count_var_pos_n[0]
.sym 44441 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 44443 clk_count_var_pos_n[1]
.sym 44444 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 44447 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 44449 clk_count_var_pos_n[2]
.sym 44450 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 44453 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 44455 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 44456 clk_count_var_pos_n[3]
.sym 44459 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[4]
.sym 44461 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 44462 clk_count_var_pos_n[4]
.sym 44465 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[5]
.sym 44467 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 44468 clk_count_var_pos_n[5]
.sym 44471 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[6]
.sym 44473 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 44474 clk_count_var_pos_n[6]
.sym 44477 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[7]
.sym 44479 clk_count_var_pos_n[7]
.sym 44480 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 44497 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 44500 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 44505 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[3]
.sym 44506 clk_count_reset_n[0]
.sym 44507 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 44508 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[0]
.sym 44513 clk_count_var_pos_n[16]
.sym 44514 clk_count_reset_n[5]
.sym 44516 clk_count_reset_n[7]
.sym 44519 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 44521 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[7]
.sym 44526 clk_count_var_pos_n[11]
.sym 44528 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 44529 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 44530 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 44532 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 44534 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 44536 clk_count_var_pos_n[10]
.sym 44540 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 44545 clk_count_var_pos_n[9]
.sym 44546 clk_count_var_pos_n[8]
.sym 44547 clk_count_var_pos_n[13]
.sym 44548 clk_count_var_pos_n[15]
.sym 44550 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 44552 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 44553 clk_count_var_pos_n[14]
.sym 44555 clk_count_var_pos_n[12]
.sym 44558 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[8]
.sym 44560 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 44561 clk_count_var_pos_n[8]
.sym 44564 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[9]
.sym 44566 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 44567 clk_count_var_pos_n[9]
.sym 44570 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[10]
.sym 44572 clk_count_var_pos_n[10]
.sym 44573 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 44576 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[11]
.sym 44578 clk_count_var_pos_n[11]
.sym 44579 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 44582 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[12]
.sym 44584 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 44585 clk_count_var_pos_n[12]
.sym 44588 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[13]
.sym 44590 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 44591 clk_count_var_pos_n[13]
.sym 44594 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[14]
.sym 44596 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 44597 clk_count_var_pos_n[14]
.sym 44600 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[15]
.sym 44602 clk_count_var_pos_n[15]
.sym 44603 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 44622 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 44624 clk_count_reset_n[12]
.sym 44627 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44628 clk_count_reset_n[11]
.sym 44635 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 44644 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[15]
.sym 44649 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 44650 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 44651 clk_count_var_pos_n[17]
.sym 44652 clk_count_var_pos_n[20]
.sym 44653 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 44655 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 44657 clk_count_var_pos_n[19]
.sym 44661 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 44662 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 44666 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 44668 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 44673 clk_count_var_pos_n[16]
.sym 44674 clk_count_var_pos_n[22]
.sym 44676 clk_count_var_pos_n[23]
.sym 44678 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 44679 clk_count_var_pos_n[18]
.sym 44681 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[16]
.sym 44683 clk_count_var_pos_n[16]
.sym 44684 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 44687 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[17]
.sym 44689 clk_count_var_pos_n[17]
.sym 44690 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 44693 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[18]
.sym 44695 clk_count_var_pos_n[18]
.sym 44696 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 44699 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[19]
.sym 44701 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 44702 clk_count_var_pos_n[19]
.sym 44705 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[20]
.sym 44707 clk_count_var_pos_n[20]
.sym 44708 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 44711 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[21]
.sym 44713 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 44714 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 44717 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[22]
.sym 44719 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 44720 clk_count_var_pos_n[22]
.sym 44723 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[23]
.sym 44725 clk_count_var_pos_n[23]
.sym 44726 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 44745 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 44747 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 44752 m1.clk_count[29]
.sym 44753 clk_count_reset_n[19]
.sym 44757 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 44767 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[23]
.sym 44772 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 44775 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 44776 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 44778 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 44781 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 44783 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 44785 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 44801 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 44804 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[24]
.sym 44807 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 44810 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[25]
.sym 44812 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 44816 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[26]
.sym 44819 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 44822 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[27]
.sym 44824 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 44828 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[28]
.sym 44831 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 44834 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[29]
.sym 44836 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 44840 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[30]
.sym 44843 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 44846 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44849 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 44854 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 44866 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 44867 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 44868 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 44871 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44875 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 44884 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44886 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 44890 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44895 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44910 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44928 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44930 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44931 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44988 INT_IN_SIG_CTL$SB_IO_OUT
.sym 44992 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 45109 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 45499 COM_CS$SB_IO_IN
.sym 46135 COM_MOSI$SB_IO_IN
.sym 46610 COM_CS$SB_IO_IN
.sym 46623 COM_MOSI$SB_IO_IN
.sym 46627 COM_MOSI$SB_IO_IN
.sym 46723 m1.count_down[0]
.sym 46744 COM_MOSI_SB_LUT4_I3_O[1]
.sym 46751 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 46842 bank.out[27]
.sym 46843 bank.out[30]
.sym 46844 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 46845 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 46846 COM_MISO$SB_IO_OUT
.sym 46847 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[3]
.sym 46850 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 46853 m1.count_down[0]
.sym 46862 COM_CS$SB_IO_IN
.sym 46864 COM_MOSI_SB_LUT4_I3_O[2]
.sym 46867 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 46868 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 46869 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 46871 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[1]
.sym 46874 bank.out[25]
.sym 46881 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[2]
.sym 46884 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 46885 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 46890 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 46893 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[3]
.sym 46894 COM_CS$SB_IO_IN
.sym 46900 bank.out[25]
.sym 46901 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[1]
.sym 46904 COM_MOSI_SB_LUT4_I3_O[1]
.sym 46905 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[0]
.sym 46910 reg_led[22]
.sym 46914 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[1]
.sym 46915 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[3]
.sym 46916 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[2]
.sym 46917 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[0]
.sym 46920 COM_MOSI_SB_LUT4_I3_O[1]
.sym 46921 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 46922 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 46923 reg_led[22]
.sym 46938 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 46941 bank.out[25]
.sym 46961 COM_CLK$SB_IO_IN_$glb_clk
.sym 46962 COM_CS$SB_IO_IN
.sym 46963 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[0]
.sym 46964 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 46965 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 46966 count_fix_up[19]
.sym 46968 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[2]
.sym 46969 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 46970 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 46975 COM_CS$SB_IO_IN
.sym 46978 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 46980 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 46982 COM_CS$SB_IO_IN
.sym 46985 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[2]
.sym 46988 m1.count_up[22]
.sym 46994 m1.count_up[23]
.sym 46996 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 47006 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 47007 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 47008 m1.count_fix_down[19]
.sym 47011 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47012 m1.count_up[22]
.sym 47018 m1.count_fix_down[11]
.sym 47022 count_fix_up[22]
.sym 47025 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47026 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 47027 m1.count_fix_up[23]
.sym 47028 count_up[22]
.sym 47031 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47034 m1.count_fix_up[22]
.sym 47040 m1.count_up[22]
.sym 47043 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47044 count_fix_up[22]
.sym 47045 count_up[22]
.sym 47046 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 47050 m1.count_fix_up[22]
.sym 47058 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 47063 m1.count_fix_down[19]
.sym 47069 m1.count_fix_up[23]
.sym 47076 m1.count_fix_down[11]
.sym 47079 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47080 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 47081 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 47083 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47086 count_fix_up[18]
.sym 47087 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 47088 count_up[11]
.sym 47089 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[1]
.sym 47090 count_up[18]
.sym 47091 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 47092 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 47093 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 47098 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 47102 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 47103 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 47105 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 47110 m1.count_up[6]
.sym 47111 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 47112 m1.count_up[7]
.sym 47115 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 47116 clk_count_var_neg_n[19]
.sym 47117 clk_count_fix_n[20]
.sym 47118 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 47120 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 47128 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47130 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 47131 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 47133 count_fix_down[11]
.sym 47134 count_fix_down[23]
.sym 47135 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 47136 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[2]
.sym 47137 meas_count[9]
.sym 47138 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47139 clk_count_rundown[9]
.sym 47140 COM_CS$SB_IO_IN
.sym 47142 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 47145 count_up[11]
.sym 47148 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 47149 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 47151 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 47152 clk_count_reset_n[18]
.sym 47154 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[3]
.sym 47155 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 47156 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 47157 bank.out[24]
.sym 47158 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47160 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 47161 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 47162 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 47163 meas_count[9]
.sym 47166 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 47167 count_fix_down[11]
.sym 47168 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47169 count_up[11]
.sym 47172 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47173 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 47174 clk_count_reset_n[18]
.sym 47175 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 47178 count_fix_down[23]
.sym 47179 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 47180 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 47181 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 47190 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 47191 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[3]
.sym 47192 bank.out[24]
.sym 47193 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[2]
.sym 47202 clk_count_rundown[9]
.sym 47205 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47207 COM_CLK$SB_IO_IN_$glb_clk
.sym 47208 COM_CS$SB_IO_IN
.sym 47210 m1.count_up[1]
.sym 47211 m1.count_up[2]
.sym 47212 m1.count_up[3]
.sym 47213 m1.count_up[4]
.sym 47214 m1.count_up[5]
.sym 47215 m1.count_up[6]
.sym 47216 m1.count_up[7]
.sym 47222 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47223 meas_count[9]
.sym 47225 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 47229 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 47232 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[2]
.sym 47234 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 47236 m1.count_up[5]
.sym 47237 m1.count_up[8]
.sym 47238 clk_count_reset_n[18]
.sym 47239 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47242 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47244 m1.count_up[1]
.sym 47250 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 47251 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47252 clk_count_var_pos_n[9]
.sym 47255 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 47258 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 47260 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47261 COM_MOSI_SB_LUT4_I3_O[3]
.sym 47265 m1.count_fix_down[23]
.sym 47266 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 47267 m1.count_up[9]
.sym 47272 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47274 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 47278 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 47280 count_up[9]
.sym 47281 COM_MOSI_SB_LUT4_I3_O[0]
.sym 47283 clk_count_var_pos_n[9]
.sym 47284 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 47285 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47286 count_up[9]
.sym 47289 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 47290 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 47292 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 47301 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 47310 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 47313 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47314 COM_MOSI_SB_LUT4_I3_O[3]
.sym 47315 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47316 COM_MOSI_SB_LUT4_I3_O[0]
.sym 47320 m1.count_up[9]
.sym 47326 m1.count_fix_down[23]
.sym 47329 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47332 m1.count_up[8]
.sym 47333 m1.count_up[9]
.sym 47334 m1.count_up[10]
.sym 47335 m1.count_up[11]
.sym 47336 m1.count_up[12]
.sym 47337 m1.count_up[13]
.sym 47338 m1.count_up[14]
.sym 47339 m1.count_up[15]
.sym 47345 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47348 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47349 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 47355 COM_CS$SB_IO_IN
.sym 47356 clk_count_reset_n[22]
.sym 47358 m1.count_up[3]
.sym 47363 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47365 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 47367 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47373 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 47376 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 47378 bank.clk_count_fix_n_SB_LUT4_O_I3[3]
.sym 47379 bank.in[16]
.sym 47383 reg_led[16]
.sym 47384 count_up[16]
.sym 47385 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 47386 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 47388 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47391 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47395 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 47396 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47399 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47404 count_fix_up[16]
.sym 47406 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 47407 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 47408 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 47409 bank.clk_count_fix_n_SB_LUT4_O_I3[3]
.sym 47418 bank.in[16]
.sym 47442 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 47443 reg_led[16]
.sym 47444 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47445 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47448 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47449 count_fix_up[16]
.sym 47450 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 47451 count_up[16]
.sym 47452 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47453 COM_CS$SB_IO_IN_$glb_clk
.sym 47455 m1.count_up[16]
.sym 47456 m1.count_up[17]
.sym 47457 m1.count_up[18]
.sym 47458 m1.count_up[19]
.sym 47459 m1.count_up[20]
.sym 47460 m1.count_up[21]
.sym 47461 m1.count_up[22]
.sym 47462 m1.count_up[23]
.sym 47471 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 47472 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 47474 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 47475 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[3]
.sym 47478 m1.count_up[10]
.sym 47479 bank.in[14]
.sym 47480 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 47484 m1.count_up[22]
.sym 47485 bank.in[13]
.sym 47486 m1.count_up[23]
.sym 47487 bank.in[12]
.sym 47488 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47490 clk_count_reset_n[7]
.sym 47498 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 47500 reg_led[14]
.sym 47501 count_up[12]
.sym 47508 m1.count_up[12]
.sym 47510 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47511 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47518 clk_count_reset_n[12]
.sym 47520 m1.count_up[16]
.sym 47522 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47523 clk_count_reset_n[17]
.sym 47526 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47527 clk_count_rundown[14]
.sym 47529 clk_count_reset_n[17]
.sym 47531 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47549 m1.count_up[16]
.sym 47553 clk_count_reset_n[12]
.sym 47554 count_up[12]
.sym 47555 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47556 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 47559 m1.count_up[12]
.sym 47565 clk_count_rundown[14]
.sym 47566 COM_MOSI_SB_LUT4_I3_O[1]
.sym 47567 reg_led[14]
.sym 47568 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47574 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 47575 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 47576 clk$SB_IO_IN_$glb_clk
.sym 47578 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 47579 bank.in[17]
.sym 47580 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 47581 bank.in[18]
.sym 47582 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 47583 bank.in[19]
.sym 47584 bank.in[14]
.sym 47585 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 47591 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 47602 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 47603 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 47604 clk_count_fix_n[20]
.sym 47605 clk_count_reset_n[14]
.sym 47606 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 47607 clk_count_var_neg_n[19]
.sym 47608 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 47609 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 47610 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 47611 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 47613 clk_count_var_pos_n[22]
.sym 47619 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[2]
.sym 47620 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 47623 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 47627 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 47628 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 47629 clk_count_reset_n[14]
.sym 47630 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 47632 clk_count_reset_n[12]
.sym 47633 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 47634 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 47636 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 47637 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47638 clk_count_reset_n[0]
.sym 47640 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 47641 bank.in[14]
.sym 47642 clk_count_reset_n[16]
.sym 47644 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[3]
.sym 47647 bank.in[12]
.sym 47650 clk_count_reset_n[7]
.sym 47652 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 47653 clk_count_reset_n[16]
.sym 47654 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 47655 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 47658 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 47659 clk_count_reset_n[7]
.sym 47660 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 47661 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 47670 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 47671 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[2]
.sym 47672 clk_count_reset_n[0]
.sym 47673 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[3]
.sym 47678 bank.in[14]
.sym 47682 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 47683 clk_count_reset_n[12]
.sym 47684 clk_count_reset_n[14]
.sym 47685 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 47691 bank.in[12]
.sym 47698 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47699 COM_CS$SB_IO_IN_$glb_clk
.sym 47701 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 47702 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[3]
.sym 47703 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 47704 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[0]
.sym 47705 clk_count_var_pos_n[13]
.sym 47706 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 47707 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 47708 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[1]
.sym 47713 COM_CS$SB_IO_IN
.sym 47714 bank.in[21]
.sym 47716 bank.in[18]
.sym 47717 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 47719 m1.count_fix_down[22]
.sym 47721 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 47722 bank.in[17]
.sym 47724 COM_MOSI_SB_LUT4_I3_O[2]
.sym 47725 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 47726 clk_count_fix_n[17]
.sym 47727 bank.in[18]
.sym 47729 clk_count_reset_n[15]
.sym 47730 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 47731 bank.in[19]
.sym 47733 bank.in[14]
.sym 47734 clk_count_reset_n[18]
.sym 47735 clk_count_reset_n[17]
.sym 47736 m1.clk_count[17]
.sym 47742 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 47743 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 47744 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 47745 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 47746 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 47747 bank.in[19]
.sym 47748 clk_count_var_pos_n[14]
.sym 47749 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 47751 bank.in[17]
.sym 47752 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 47753 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 47754 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 47755 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 47756 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 47758 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 47759 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 47762 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 47763 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 47764 clk_count_reset_n[21]
.sym 47765 clk_count_var_pos_n[15]
.sym 47768 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 47769 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 47770 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 47772 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[1]
.sym 47773 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 47778 bank.in[19]
.sym 47782 bank.in[17]
.sym 47788 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 47790 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 47793 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 47794 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 47795 clk_count_var_pos_n[15]
.sym 47796 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 47799 clk_count_var_pos_n[14]
.sym 47800 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 47801 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 47802 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 47805 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[1]
.sym 47806 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 47807 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 47808 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 47811 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 47812 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 47813 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 47814 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 47817 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 47818 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 47819 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 47820 clk_count_reset_n[21]
.sym 47821 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 47822 COM_CS$SB_IO_IN_$glb_clk
.sym 47824 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 47825 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 47826 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47827 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 47828 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 47829 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 47830 clk_count_reset_n[21]
.sym 47831 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 47836 clk_count_var_pos_n[11]
.sym 47837 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 47838 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 47839 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 47840 COM_CS$SB_IO_IN
.sym 47841 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 47842 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 47843 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 47844 clk_count_var_pos_n[9]
.sym 47846 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 47847 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 47851 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47852 clk_count_reset_n[22]
.sym 47854 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 47855 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 47856 clk_count_fix_n[8]
.sym 47857 bank.in[17]
.sym 47858 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 47859 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47867 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 47872 bank.in[20]
.sym 47881 bank.in[17]
.sym 47884 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 47887 bank.in[18]
.sym 47890 bank.in[12]
.sym 47894 bank.in[8]
.sym 47896 bank.in[21]
.sym 47900 bank.in[8]
.sym 47904 bank.in[20]
.sym 47910 bank.in[18]
.sym 47918 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 47924 bank.in[12]
.sym 47931 bank.in[21]
.sym 47934 bank.in[17]
.sym 47943 bank.in[12]
.sym 47944 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 47945 COM_CS$SB_IO_IN_$glb_clk
.sym 47947 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 47948 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 47949 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 47950 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 47951 clk_count_reset_n[18]
.sym 47952 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47953 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47954 clk_count_reset_n[14]
.sym 47959 clk_count_reset_n[3]
.sym 47961 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 47964 m1.clk_count[11]
.sym 47966 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 47968 bank.in[20]
.sym 47972 clk_count_fix_n[18]
.sym 47974 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 47975 clk_count_reset_n[6]
.sym 47976 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 47977 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 47978 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 47979 clk_count_reset_n[21]
.sym 47980 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 47981 bank.in[16]
.sym 47982 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 47989 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 47990 clk_count_reset_n[22]
.sym 47992 clk_count_reset_n[17]
.sym 47993 clk_count_reset_n[7]
.sym 47996 m1.clk_count[17]
.sym 47997 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 47999 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48000 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 48001 clk_count_reset_n[6]
.sym 48003 bank.in[19]
.sym 48004 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 48005 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[3]
.sym 48006 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 48007 bank.in[16]
.sym 48008 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[2]
.sym 48009 clk_count_reset_n[5]
.sym 48012 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 48017 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 48022 bank.in[16]
.sym 48027 m1.clk_count[17]
.sym 48028 clk_count_reset_n[17]
.sym 48029 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 48030 clk_count_reset_n[22]
.sym 48034 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 48040 bank.in[19]
.sym 48045 clk_count_reset_n[6]
.sym 48046 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 48047 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 48048 clk_count_reset_n[7]
.sym 48054 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 48059 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 48063 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[3]
.sym 48064 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 48065 clk_count_reset_n[5]
.sym 48066 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[2]
.sym 48067 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48068 COM_CS$SB_IO_IN_$glb_clk
.sym 48070 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 48071 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 48072 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 48073 clk_count_reset_n[4]
.sym 48074 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 48075 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 48076 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[1]
.sym 48077 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 48082 reset
.sym 48083 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 48084 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 48085 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 48086 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 48087 m1.clk_count[19]
.sym 48091 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 48093 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 48094 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 48095 clk_count_reset_n[8]
.sym 48097 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 48098 clk_count_reset_n[18]
.sym 48099 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 48100 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 48101 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 48104 clk_count_reset_n[14]
.sym 48105 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 48112 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 48113 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 48114 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[2]
.sym 48115 clk_count_fix_n[17]
.sym 48117 clk_count_fix_n[12]
.sym 48122 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[0]
.sym 48123 m1.clk_count[1]
.sym 48126 bank.in[22]
.sym 48128 clk_count_fix_n[0]
.sym 48129 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 48134 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 48135 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 48138 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48139 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[1]
.sym 48142 m1.clk_count[17]
.sym 48146 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 48150 m1.clk_count[1]
.sym 48158 bank.in[22]
.sym 48162 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 48163 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 48164 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 48165 clk_count_fix_n[12]
.sym 48168 clk_count_fix_n[17]
.sym 48169 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 48170 m1.clk_count[17]
.sym 48171 clk_count_fix_n[0]
.sym 48176 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 48180 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[0]
.sym 48181 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[2]
.sym 48183 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[1]
.sym 48188 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 48190 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48191 COM_CS$SB_IO_IN_$glb_clk
.sym 48193 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 48194 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 48195 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 48196 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 48197 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 48198 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 48200 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 48205 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 48206 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 48207 m1.clk_count[19]
.sym 48208 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[0]
.sym 48209 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 48211 m1.clk_count[1]
.sym 48212 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 48216 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 48218 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 48219 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 48220 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 48221 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 48223 clk_count_reset_n[17]
.sym 48224 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 48225 clk_count_reset_n[23]
.sym 48226 clk_count_fix_n[17]
.sym 48228 m1.clk_count[17]
.sym 48234 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 48235 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 48243 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 48244 clk_count_reset_n[0]
.sym 48245 clk_count_reset_n[4]
.sym 48247 clk_count_reset_n[1]
.sym 48250 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 48251 clk_count_reset_n[5]
.sym 48253 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 48255 clk_count_reset_n[3]
.sym 48257 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 48261 clk_count_reset_n[7]
.sym 48262 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 48263 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 48264 clk_count_reset_n[6]
.sym 48265 clk_count_reset_n[2]
.sym 48266 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 48268 clk_count_reset_n[0]
.sym 48269 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 48272 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 48274 clk_count_reset_n[1]
.sym 48275 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 48278 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 48280 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 48281 clk_count_reset_n[2]
.sym 48284 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 48286 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 48287 clk_count_reset_n[3]
.sym 48290 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[4]
.sym 48292 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 48293 clk_count_reset_n[4]
.sym 48296 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[5]
.sym 48298 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 48299 clk_count_reset_n[5]
.sym 48302 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[6]
.sym 48304 clk_count_reset_n[6]
.sym 48305 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 48308 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 48310 clk_count_reset_n[7]
.sym 48311 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 48316 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 48317 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 48318 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 48320 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 48321 clk_count_reset_n[13]
.sym 48323 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 48329 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 48332 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 48333 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 48335 clk_count_reset_n[1]
.sym 48341 m1.clk_count[28]
.sym 48342 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 48343 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48344 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 48348 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 48349 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 48352 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[7]
.sym 48358 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 48364 clk_count_reset_n[10]
.sym 48365 clk_count_reset_n[8]
.sym 48366 clk_count_reset_n[9]
.sym 48367 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 48368 clk_count_reset_n[11]
.sym 48372 clk_count_reset_n[12]
.sym 48373 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 48376 clk_count_reset_n[14]
.sym 48379 clk_count_reset_n[15]
.sym 48381 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 48382 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 48383 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 48384 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 48385 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 48386 clk_count_reset_n[13]
.sym 48389 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[8]
.sym 48391 clk_count_reset_n[8]
.sym 48392 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 48395 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[9]
.sym 48397 clk_count_reset_n[9]
.sym 48398 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 48401 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[10]
.sym 48403 clk_count_reset_n[10]
.sym 48404 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 48407 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[11]
.sym 48409 clk_count_reset_n[11]
.sym 48410 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 48413 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[12]
.sym 48415 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 48416 clk_count_reset_n[12]
.sym 48419 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[13]
.sym 48421 clk_count_reset_n[13]
.sym 48422 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 48425 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[14]
.sym 48427 clk_count_reset_n[14]
.sym 48428 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 48431 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[15]
.sym 48433 clk_count_reset_n[15]
.sym 48434 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 48439 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 48440 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 48441 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 48442 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 48443 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 48444 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 48445 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 48446 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48452 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 48456 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 48458 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 48464 clk_count_reset_n[21]
.sym 48465 m1.state_SB_DFFESR_Q_E
.sym 48469 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 48475 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[15]
.sym 48482 clk_count_reset_n[16]
.sym 48485 clk_count_reset_n[19]
.sym 48486 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 48487 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 48488 clk_count_reset_n[21]
.sym 48489 clk_count_reset_n[22]
.sym 48491 clk_count_reset_n[20]
.sym 48495 clk_count_reset_n[17]
.sym 48497 clk_count_reset_n[23]
.sym 48500 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 48502 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 48504 clk_count_reset_n[18]
.sym 48506 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 48507 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 48508 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 48510 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 48512 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[16]
.sym 48514 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 48515 clk_count_reset_n[16]
.sym 48518 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[17]
.sym 48520 clk_count_reset_n[17]
.sym 48521 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 48524 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[18]
.sym 48526 clk_count_reset_n[18]
.sym 48527 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 48530 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[19]
.sym 48532 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 48533 clk_count_reset_n[19]
.sym 48536 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[20]
.sym 48538 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 48539 clk_count_reset_n[20]
.sym 48542 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[21]
.sym 48544 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 48545 clk_count_reset_n[21]
.sym 48548 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[22]
.sym 48550 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 48551 clk_count_reset_n[22]
.sym 48554 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[23]
.sym 48556 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 48557 clk_count_reset_n[23]
.sym 48562 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 48563 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 48564 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 48566 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 48567 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 48568 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 48569 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48575 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 48579 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48582 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 48586 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 48590 clk_count_reset_n[18]
.sym 48591 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 48595 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 48598 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[23]
.sym 48604 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 48608 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 48610 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 48614 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 48616 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 48620 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 48631 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 48633 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 48635 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[24]
.sym 48638 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 48641 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[25]
.sym 48644 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 48647 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[26]
.sym 48649 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 48653 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[27]
.sym 48656 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 48659 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[28]
.sym 48661 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 48665 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[29]
.sym 48668 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 48671 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3[30]
.sym 48674 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 48677 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 48680 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 48704 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 48706 INT_IN_P_CTL$SB_IO_OUT
.sym 48708 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 48709 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 48721 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 48735 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 48759 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 48762 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 48882 COM_CLK$SB_IO_IN
.sym 48902 COM_CLK$SB_IO_IN
.sym 48942 COM_CLK$SB_IO_IN
.sym 49034 COM_CLK$SB_IO_IN
.sym 49832 COM_MOSI$SB_IO_IN
.sym 50574 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 50577 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 50600 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 50619 m1.count_down[0]
.sym 50659 m1.count_down[0]
.sym 50668 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50670 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 50673 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 50677 bank.out[29]
.sym 50678 bank.out[28]
.sym 50695 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50704 m1.count_down[0]
.sym 50705 m1.count_fix_up[19]
.sym 50712 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[0]
.sym 50713 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 50717 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[2]
.sym 50718 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 50719 COM_MOSI_SB_LUT4_I3_O[1]
.sym 50720 bank.out[26]
.sym 50721 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 50723 count_fix_up[19]
.sym 50724 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 50725 COM_CS$SB_IO_IN
.sym 50726 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 50730 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 50734 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[1]
.sym 50735 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[3]
.sym 50737 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 50738 reg_led[19]
.sym 50739 bank.out[30]
.sym 50740 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 50742 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 50743 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 50757 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[0]
.sym 50758 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[2]
.sym 50759 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[1]
.sym 50760 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[3]
.sym 50763 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 50764 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 50765 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 50766 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 50771 bank.out[30]
.sym 50772 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 50775 COM_MOSI_SB_LUT4_I3_O[1]
.sym 50776 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 50777 reg_led[19]
.sym 50778 count_fix_up[19]
.sym 50781 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 50782 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 50783 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 50784 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 50787 bank.out[26]
.sym 50789 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 50792 COM_CLK$SB_IO_IN_$glb_clk
.sym 50793 COM_CS$SB_IO_IN
.sym 50795 count_up[21]
.sym 50797 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 50798 count_down[20]
.sym 50799 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[2]
.sym 50800 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50801 clk_count_rundown[20]
.sym 50819 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 50821 meas_count[20]
.sym 50824 clk_count_var_pos_n[19]
.sym 50835 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 50837 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 50838 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50839 count_fix_down[19]
.sym 50840 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 50841 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 50842 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 50843 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 50847 COM_MOSI_SB_LUT4_I3_O[2]
.sym 50848 count_fix_up[23]
.sym 50849 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 50850 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 50853 clk_count_var_neg_n[19]
.sym 50855 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50856 clk_count_reset_n[23]
.sym 50858 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 50859 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 50861 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 50864 clk_count_rundown[19]
.sym 50865 m1.count_fix_up[19]
.sym 50866 clk_count_fix_n[23]
.sym 50868 clk_count_var_neg_n[19]
.sym 50869 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50870 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 50871 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 50874 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 50875 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 50876 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 50877 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50880 clk_count_fix_n[23]
.sym 50881 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 50886 m1.count_fix_up[19]
.sym 50898 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 50899 clk_count_rundown[19]
.sym 50900 COM_MOSI_SB_LUT4_I3_O[2]
.sym 50901 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 50904 count_fix_down[19]
.sym 50907 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 50910 clk_count_reset_n[23]
.sym 50911 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 50912 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 50913 count_fix_up[23]
.sym 50914 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 50915 clk$SB_IO_IN_$glb_clk
.sym 50917 count_fix_up[21]
.sym 50918 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 50919 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 50920 count_fix_up[20]
.sym 50921 m1.count_fix_up_SB_DFFESR_Q_E
.sym 50922 clk_count_rundown[19]
.sym 50923 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 50929 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 50932 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 50935 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 50944 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 50947 m1.count_up[11]
.sym 50950 m1.count_up[2]
.sym 50951 m1.count_up[13]
.sym 50952 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 50961 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 50962 count_up[18]
.sym 50963 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 50965 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 50966 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 50969 m1.count_up[23]
.sym 50970 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 50973 m1.count_up[11]
.sym 50974 count_fix_up[18]
.sym 50976 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 50978 m1.count_fix_up[18]
.sym 50981 meas_count[20]
.sym 50982 m1.count_up[18]
.sym 50985 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 50986 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 50987 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 50988 clk_count_fix_n[20]
.sym 50993 m1.count_fix_up[18]
.sym 50997 meas_count[20]
.sym 50999 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 51000 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 51005 m1.count_up[11]
.sym 51009 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 51010 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 51011 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 51012 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 51016 m1.count_up[18]
.sym 51021 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 51022 count_up[18]
.sym 51023 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 51024 count_fix_up[18]
.sym 51028 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 51030 clk_count_fix_n[20]
.sym 51034 m1.count_up[23]
.sym 51037 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 51038 clk$SB_IO_IN_$glb_clk
.sym 51040 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[3]
.sym 51041 count_up[20]
.sym 51042 count_fix_down[20]
.sym 51043 count_down[19]
.sym 51044 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 51045 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51046 count_fix_up[17]
.sym 51047 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 51052 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 51057 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 51060 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51061 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 51064 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 51065 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 51066 clk_count_reset_n[21]
.sym 51067 m1.count_up[0]
.sym 51068 m1.count_up[18]
.sym 51070 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 51071 m1.count_up[0]
.sym 51072 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51073 m1.count_down[19]
.sym 51074 m1.count_up[21]
.sym 51083 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51084 m1.count_up[3]
.sym 51085 m1.count_up[4]
.sym 51086 m1.count_up[5]
.sym 51087 m1.count_up[0]
.sym 51091 m1.count_up[0]
.sym 51099 m1.count_up[2]
.sym 51103 m1.count_up[6]
.sym 51104 m1.count_up[7]
.sym 51106 m1.count_up[1]
.sym 51113 $nextpnr_ICESTORM_LC_6$O
.sym 51115 m1.count_up[0]
.sym 51119 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 51121 m1.count_up[1]
.sym 51123 m1.count_up[0]
.sym 51125 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 51128 m1.count_up[2]
.sym 51129 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 51131 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 51134 m1.count_up[3]
.sym 51135 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 51137 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 51140 m1.count_up[4]
.sym 51141 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 51143 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 51146 m1.count_up[5]
.sym 51147 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 51149 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 51152 m1.count_up[6]
.sym 51153 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 51155 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 51158 m1.count_up[7]
.sym 51159 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 51160 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51162 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 51163 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 51164 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51165 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 51166 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 51167 clk_count_var_neg_n[20]
.sym 51169 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 51170 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[3]
.sym 51181 meas_count[0]
.sym 51187 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 51190 m1.count_fix_down[20]
.sym 51192 m1.count_down[0]
.sym 51194 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51195 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 51197 bank.in[19]
.sym 51199 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 51204 m1.count_up[8]
.sym 51211 m1.count_up[15]
.sym 51214 m1.count_up[10]
.sym 51215 m1.count_up[11]
.sym 51217 m1.count_up[13]
.sym 51222 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51229 m1.count_up[9]
.sym 51232 m1.count_up[12]
.sym 51234 m1.count_up[14]
.sym 51236 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 51239 m1.count_up[8]
.sym 51240 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 51242 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 51244 m1.count_up[9]
.sym 51246 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 51248 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 51250 m1.count_up[10]
.sym 51252 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 51254 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 51256 m1.count_up[11]
.sym 51258 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 51260 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 51262 m1.count_up[12]
.sym 51264 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 51266 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 51268 m1.count_up[13]
.sym 51270 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 51272 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 51274 m1.count_up[14]
.sym 51276 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 51278 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 51281 m1.count_up[15]
.sym 51282 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 51283 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51285 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 51286 count_down[0]
.sym 51287 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 51289 count_up[19]
.sym 51290 count_up[17]
.sym 51291 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 51292 count_up[0]
.sym 51293 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 51298 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 51300 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 51305 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 51310 m1.count_up[20]
.sym 51311 bank.in[16]
.sym 51312 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 51315 clk_count_var_pos_n[19]
.sym 51316 clk_count_reset_n[14]
.sym 51317 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 51321 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 51322 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 51328 m1.count_up[17]
.sym 51329 m1.count_up[18]
.sym 51332 m1.count_up[21]
.sym 51333 m1.count_up[22]
.sym 51334 m1.count_up[23]
.sym 51335 m1.count_up[16]
.sym 51338 m1.count_up[19]
.sym 51345 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51347 m1.count_up[20]
.sym 51359 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 51361 m1.count_up[16]
.sym 51363 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 51365 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 51368 m1.count_up[17]
.sym 51369 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 51371 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 51374 m1.count_up[18]
.sym 51375 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 51377 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 51379 m1.count_up[19]
.sym 51381 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 51383 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 51386 m1.count_up[20]
.sym 51387 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 51389 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 51392 m1.count_up[21]
.sym 51393 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 51395 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 51398 m1.count_up[22]
.sym 51399 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 51404 m1.count_up[23]
.sym 51405 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 51406 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 51409 count_fix_down[17]
.sym 51410 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 51411 clk_count_rundown[17]
.sym 51412 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51413 clk_count_rundown[22]
.sym 51414 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 51415 clk_count_rundown[0]
.sym 51416 count_fix_down[22]
.sym 51421 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 51425 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51433 clk_count_var_pos_n[17]
.sym 51436 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 51437 clk_count_var_pos_n[0]
.sym 51438 m1.clk_count[11]
.sym 51441 clk_count_var_pos_n[15]
.sym 51443 m1.count_up[2]
.sym 51450 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 51451 bank.in[17]
.sym 51452 bank.in[13]
.sym 51454 clk_count_var_pos_n[13]
.sym 51455 clk_count_var_pos_n[0]
.sym 51457 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 51459 clk_count_reset_n[22]
.sym 51460 COM_MOSI_SB_LUT4_I3_O[2]
.sym 51461 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 51462 COM_MOSI_SB_LUT4_I3_O[2]
.sym 51463 COM_CS$SB_IO_IN
.sym 51465 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 51467 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 51469 bank.in[18]
.sym 51471 bank.in[16]
.sym 51472 clk_count_rundown[0]
.sym 51473 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 51474 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 51478 clk_count_rundown[22]
.sym 51479 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 51481 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 51483 clk_count_reset_n[22]
.sym 51484 clk_count_rundown[22]
.sym 51485 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 51486 COM_MOSI_SB_LUT4_I3_O[2]
.sym 51491 bank.in[16]
.sym 51495 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 51496 clk_count_var_pos_n[0]
.sym 51497 clk_count_rundown[0]
.sym 51498 COM_MOSI_SB_LUT4_I3_O[2]
.sym 51503 bank.in[17]
.sym 51507 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 51508 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 51509 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 51510 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 51515 bank.in[18]
.sym 51521 bank.in[13]
.sym 51525 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 51526 clk_count_var_pos_n[13]
.sym 51527 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 51528 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 51530 COM_CLK$SB_IO_IN_$glb_clk
.sym 51531 COM_CS$SB_IO_IN
.sym 51532 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 51534 clk_count_var_pos_n[19]
.sym 51535 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 51537 clk_count_var_pos_n[20]
.sym 51538 clk_count_var_pos_n[17]
.sym 51539 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 51546 COM_MOSI_SB_LUT4_I3_O[2]
.sym 51548 bank.in[17]
.sym 51551 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 51552 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51555 reg_led[17]
.sym 51556 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51557 clk_count_reset_n[21]
.sym 51559 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 51560 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 51561 clk_count_var_pos_n[17]
.sym 51563 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 51564 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 51565 reset
.sym 51573 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51574 clk_count_var_neg_n[17]
.sym 51575 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 51576 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 51577 clk_count_var_pos_n[13]
.sym 51578 clk_count_var_pos_n[11]
.sym 51579 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 51580 clk_count_var_pos_n[22]
.sym 51582 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 51583 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 51584 bank.in[13]
.sym 51585 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 51586 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 51587 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 51588 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[1]
.sym 51589 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 51590 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[3]
.sym 51591 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51593 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 51595 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[2]
.sym 51596 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 51598 m1.clk_count[11]
.sym 51599 clk_count_var_pos_n[7]
.sym 51600 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[0]
.sym 51601 clk_count_var_pos_n[15]
.sym 51602 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 51603 clk_count_fix_n[17]
.sym 51604 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51606 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[0]
.sym 51608 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[1]
.sym 51612 clk_count_var_pos_n[15]
.sym 51613 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 51614 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 51615 clk_count_var_pos_n[13]
.sym 51618 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 51619 clk_count_var_neg_n[17]
.sym 51620 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51621 clk_count_fix_n[17]
.sym 51624 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 51625 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 51626 clk_count_var_pos_n[22]
.sym 51627 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 51632 bank.in[13]
.sym 51636 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 51637 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51638 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 51639 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 51642 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[2]
.sym 51643 clk_count_var_pos_n[7]
.sym 51644 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 51645 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[3]
.sym 51648 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 51649 m1.clk_count[11]
.sym 51650 clk_count_var_pos_n[11]
.sym 51651 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 51652 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51653 COM_CS$SB_IO_IN_$glb_clk
.sym 51655 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 51656 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 51657 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 51658 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 51661 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 51667 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 51671 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 51672 bank.in[13]
.sym 51673 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 51675 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 51679 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 51680 clk_count_reset_n[2]
.sym 51681 bank.in[18]
.sym 51682 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 51684 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 51685 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 51687 bank.in[21]
.sym 51688 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 51690 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51696 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 51697 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 51698 bank.in[21]
.sym 51699 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 51700 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 51701 clk_count_reset_n[1]
.sym 51702 clk_count_var_pos_n[17]
.sym 51703 m1.clk_count[17]
.sym 51705 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 51706 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 51707 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 51708 clk_count_reset_n[18]
.sym 51709 clk_count_reset_n[3]
.sym 51710 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 51711 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 51712 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 51713 clk_count_var_pos_n[1]
.sym 51714 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51716 m1.clk_count[1]
.sym 51717 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 51718 clk_count_var_pos_n[0]
.sym 51719 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 51720 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 51721 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 51722 clk_count_reset_n[20]
.sym 51723 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 51724 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 51726 clk_count_reset_n[6]
.sym 51727 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 51729 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 51730 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 51731 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 51732 clk_count_reset_n[6]
.sym 51735 clk_count_reset_n[1]
.sym 51736 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 51737 clk_count_reset_n[20]
.sym 51738 m1.clk_count[1]
.sym 51741 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 51742 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 51743 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 51744 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 51747 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 51748 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 51749 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 51750 clk_count_var_pos_n[0]
.sym 51753 clk_count_var_pos_n[17]
.sym 51754 m1.clk_count[17]
.sym 51755 m1.clk_count[1]
.sym 51756 clk_count_var_pos_n[1]
.sym 51759 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 51760 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 51761 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 51762 clk_count_reset_n[3]
.sym 51767 bank.in[21]
.sym 51771 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 51772 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 51773 clk_count_reset_n[18]
.sym 51774 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 51775 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51776 COM_CS$SB_IO_IN_$glb_clk
.sym 51779 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 51782 reset
.sym 51790 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 51792 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 51794 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 51795 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 51796 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 51797 clk_count_reset_n[1]
.sym 51798 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 51800 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 51801 CMPR_OUT_CTL_P$SB_IO_IN
.sym 51802 m1.clk_count[1]
.sym 51803 reset
.sym 51804 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 51805 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 51806 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 51808 clk_count_reset_n[14]
.sym 51809 reset
.sym 51810 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 51819 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 51820 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 51821 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 51822 clk_count_fix_n[19]
.sym 51823 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 51824 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 51825 m1.clk_count[19]
.sym 51826 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 51828 bank.in[14]
.sym 51829 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 51830 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 51832 clk_count_reset_n[15]
.sym 51833 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 51834 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 51836 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 51837 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51838 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 51840 clk_count_reset_n[2]
.sym 51841 bank.in[18]
.sym 51843 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 51844 clk_count_reset_n[23]
.sym 51845 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 51846 clk_count_reset_n[19]
.sym 51847 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 51848 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51852 clk_count_reset_n[15]
.sym 51853 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 51854 clk_count_reset_n[23]
.sym 51855 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 51858 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 51859 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51860 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 51864 clk_count_reset_n[19]
.sym 51865 clk_count_fix_n[19]
.sym 51866 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 51867 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 51870 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 51871 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 51872 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 51873 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 51878 bank.in[18]
.sym 51882 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 51883 clk_count_reset_n[19]
.sym 51884 clk_count_reset_n[2]
.sym 51885 m1.clk_count[19]
.sym 51888 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 51889 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 51890 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 51891 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 51897 bank.in[14]
.sym 51898 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51899 COM_CS$SB_IO_IN_$glb_clk
.sym 51901 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 51903 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 51904 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 51905 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 51906 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51907 m1.clk_count[1]
.sym 51908 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 51913 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 51915 m1.clk_count[17]
.sym 51917 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 51919 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 51923 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 51925 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 51927 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 51928 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 51929 m1.clk_count[11]
.sym 51932 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 51933 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 51934 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51943 clk_count_fix_n[8]
.sym 51944 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 51947 m1.clk_count[11]
.sym 51949 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 51951 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 51954 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 51955 clk_count_fix_n[18]
.sym 51957 m1.clk_count[19]
.sym 51960 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 51962 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 51963 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 51965 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 51966 clk_count_fix_n[16]
.sym 51969 clk_count_fix_n[19]
.sym 51975 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 51984 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 51987 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 51988 clk_count_fix_n[8]
.sym 51989 clk_count_fix_n[18]
.sym 51990 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 51994 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 52002 m1.clk_count[11]
.sym 52005 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 52011 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 52012 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 52014 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52017 clk_count_fix_n[16]
.sym 52018 m1.clk_count[19]
.sym 52019 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 52020 clk_count_fix_n[19]
.sym 52024 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52025 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 52026 m1.state_SB_DFFESR_Q_E
.sym 52027 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 52028 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 52029 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 52030 m1.crossr_SB_LUT4_I1_O[2]
.sym 52031 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52036 m1.clk_count[28]
.sym 52039 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 52041 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 52047 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 52048 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 52051 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 52054 clk_count_var_pos_n[17]
.sym 52055 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 52058 m1.clk_count[19]
.sym 52071 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 52072 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 52075 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 52076 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 52078 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 52079 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[1]
.sym 52082 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 52087 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[2]
.sym 52090 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[0]
.sym 52095 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[3]
.sym 52098 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 52104 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 52110 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[2]
.sym 52111 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[1]
.sym 52112 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[0]
.sym 52113 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[3]
.sym 52118 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 52122 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 52130 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 52141 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 52147 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52148 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 52149 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52150 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52151 CMPR_OUT_CTL_P_SB_LUT4_I2_O[1]
.sym 52152 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 52153 CMPR_OUT_CTL_P_SB_LUT4_I2_O[3]
.sym 52154 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 52159 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 52170 m1.state_SB_DFFESR_Q_E
.sym 52171 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 52173 m1.clk_count[26]
.sym 52174 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52175 m1.clk_count[27]
.sym 52176 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 52177 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 52178 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 52179 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 52189 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 52192 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 52198 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 52200 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 52202 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 52205 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 52221 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 52229 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 52236 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 52248 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 52251 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 52265 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 52270 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52271 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 52272 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 52273 CMPR_OUT_CTL_P_SB_LUT4_I2_O[0]
.sym 52274 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52275 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 52276 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 52277 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 52286 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 52292 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 52293 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 52296 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52305 m1.state_SB_DFFESR_Q_E
.sym 52313 m1.clk_count[17]
.sym 52316 m1.clk_count[28]
.sym 52317 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 52318 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 52320 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 52321 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 52322 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 52324 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 52330 m1.clk_count[19]
.sym 52333 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 52337 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 52338 m1.state_SB_DFFESR_Q_E
.sym 52339 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52341 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 52342 m1.clk_count[29]
.sym 52345 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52346 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 52347 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 52350 m1.clk_count[28]
.sym 52358 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 52364 m1.clk_count[19]
.sym 52371 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 52375 m1.clk_count[29]
.sym 52380 m1.clk_count[17]
.sym 52386 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 52387 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 52388 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 52389 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 52390 m1.state_SB_DFFESR_Q_E
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 52393 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 52394 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 52395 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 52396 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 52397 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 52398 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 52399 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 52400 CMPR_OUT_CTL_P_SB_LUT4_I2_O[2]
.sym 52412 CMPR_OUT_CTL_P$SB_IO_IN
.sym 52414 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 52425 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 52442 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52444 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 52445 m1.clk_count[26]
.sym 52446 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52447 m1.clk_count[27]
.sym 52449 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52456 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52463 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52465 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52468 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52469 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52470 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52474 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52476 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52479 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52480 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52481 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52482 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 52491 m1.clk_count[27]
.sym 52498 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52500 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52503 m1.clk_count[26]
.sym 52509 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 52511 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52528 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 52534 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 52536 CMPR_OUT_CTL_P$SB_IO_IN
.sym 52639 clk$SB_IO_IN
.sym 52653 m1.sigmux_SB_DFFESS_Q_E
.sym 52683 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 52701 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 52709 clk$SB_IO_IN
.sym 52713 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 52731 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 53419 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 53922 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 54408 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 54530 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 54545 bank.out[27]
.sym 54548 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[2]
.sym 54550 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 54557 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 54558 bank.out[28]
.sym 54563 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[3]
.sym 54565 bank.out[29]
.sym 54570 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 54571 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 54572 COM_CS$SB_IO_IN
.sym 54588 bank.out[29]
.sym 54589 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 54612 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 54613 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 54614 bank.out[28]
.sym 54615 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 54618 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 54619 bank.out[27]
.sym 54620 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[2]
.sym 54621 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[3]
.sym 54623 COM_CLK$SB_IO_IN_$glb_clk
.sym 54624 COM_CS$SB_IO_IN
.sym 54646 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 54649 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[3]
.sym 54652 COM_MOSI_SB_LUT4_I3_O[2]
.sym 54653 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 54655 clk_count_var_pos_n[20]
.sym 54666 count_fix_up[21]
.sym 54667 count_up[21]
.sym 54669 m1.count_down[20]
.sym 54670 m1.count_up[21]
.sym 54675 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 54676 COM_MOSI_SB_LUT4_I3_O[2]
.sym 54677 clk_count_reset_n[21]
.sym 54678 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 54680 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 54682 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 54685 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 54689 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 54690 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 54691 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 54697 clk_count_rundown[20]
.sym 54708 m1.count_up[21]
.sym 54717 count_up[21]
.sym 54718 count_fix_up[21]
.sym 54719 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 54720 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 54726 m1.count_down[20]
.sym 54729 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 54730 clk_count_rundown[20]
.sym 54731 COM_MOSI_SB_LUT4_I3_O[2]
.sym 54732 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 54735 clk_count_reset_n[21]
.sym 54736 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 54737 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 54738 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 54741 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 54745 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 54746 clk$SB_IO_IN_$glb_clk
.sym 54754 bank.pattern[19]
.sym 54765 clk_count_reset_n[21]
.sym 54766 m1.count_up[21]
.sym 54772 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54775 bank.in[20]
.sym 54776 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 54780 clk_count_var_neg_n[20]
.sym 54782 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 54790 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54791 clk_count_var_neg_n[20]
.sym 54792 count_fix_up[20]
.sym 54793 count_down[20]
.sym 54795 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 54798 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 54799 clk_count_var_pos_n[19]
.sym 54800 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 54802 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 54803 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 54807 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 54808 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 54813 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 54814 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 54817 m1.clk_count[19]
.sym 54818 m1.count_fix_up[20]
.sym 54819 bank.pattern[19]
.sym 54820 m1.count_fix_up[21]
.sym 54822 m1.count_fix_up[21]
.sym 54828 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54829 clk_count_var_neg_n[20]
.sym 54830 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 54831 count_down[20]
.sym 54834 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 54835 clk_count_var_pos_n[19]
.sym 54836 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 54837 bank.pattern[19]
.sym 54843 m1.count_fix_up[20]
.sym 54846 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 54847 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 54848 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 54852 m1.clk_count[19]
.sym 54858 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 54859 count_fix_up[20]
.sym 54860 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 54861 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 54868 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54877 meas_count[0]
.sym 54882 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 54889 bank.in[19]
.sym 54891 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 54894 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 54895 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 54898 clk_count_reset_n[0]
.sym 54899 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54900 m1.count_fix_up_SB_DFFESR_Q_E
.sym 54903 m1.clk_count[19]
.sym 54904 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 54913 m1.count_up[20]
.sym 54914 count_fix_down[20]
.sym 54915 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 54918 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 54921 count_up[20]
.sym 54923 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 54926 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 54927 clk_count_var_pos_n[20]
.sym 54930 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 54931 count_down[19]
.sym 54932 m1.count_fix_up[17]
.sym 54933 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 54935 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 54936 m1.count_down[19]
.sym 54937 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 54938 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 54940 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 54941 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 54942 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 54943 m1.count_fix_down[20]
.sym 54945 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 54946 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 54947 clk_count_var_pos_n[20]
.sym 54948 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 54953 m1.count_up[20]
.sym 54959 m1.count_fix_down[20]
.sym 54965 m1.count_down[19]
.sym 54969 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 54970 count_down[19]
.sym 54971 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 54972 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 54975 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 54976 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 54977 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 54978 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 54981 m1.count_fix_up[17]
.sym 54987 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 54988 count_fix_down[20]
.sym 54989 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 54990 count_up[20]
.sym 54991 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54996 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55007 m1.count_up[20]
.sym 55011 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 55014 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 55019 count_up[0]
.sym 55021 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 55024 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 55026 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 55027 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 55028 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55035 count_up[0]
.sym 55036 clk_count_var_pos_n[17]
.sym 55037 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 55038 count_up[19]
.sym 55041 count_fix_up[17]
.sym 55043 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55045 bank.in[20]
.sym 55048 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 55049 meas_count[0]
.sym 55050 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55052 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 55053 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 55054 clk_count_reset_n[20]
.sym 55055 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 55058 clk_count_reset_n[0]
.sym 55059 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55060 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 55062 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 55065 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55068 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 55069 meas_count[0]
.sym 55070 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 55074 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 55075 count_fix_up[17]
.sym 55076 clk_count_var_pos_n[17]
.sym 55077 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 55080 count_up[0]
.sym 55081 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55082 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 55083 clk_count_reset_n[0]
.sym 55086 clk_count_reset_n[20]
.sym 55089 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 55095 bank.in[20]
.sym 55106 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55107 count_up[19]
.sym 55110 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55111 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 55112 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55113 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 55114 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.sym 55115 COM_CS$SB_IO_IN_$glb_clk
.sym 55119 m1.count_up[0]
.sym 55130 clk_count_var_pos_n[17]
.sym 55138 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55148 COM_MOSI_SB_LUT4_I3_O[1]
.sym 55149 bank.in[21]
.sym 55151 clk_count_var_pos_n[20]
.sym 55152 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55159 m1.count_down[0]
.sym 55163 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 55165 count_fix_down[22]
.sym 55166 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55167 m1.count_up[17]
.sym 55168 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 55169 m1.count_up[19]
.sym 55171 clk_count_var_neg_n[0]
.sym 55173 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55176 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 55181 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 55182 count_down[0]
.sym 55183 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 55184 m1.count_up[0]
.sym 55185 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 55187 clk_count_var_pos_n[22]
.sym 55192 m1.count_down[0]
.sym 55197 count_down[0]
.sym 55198 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 55199 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 55200 clk_count_var_neg_n[0]
.sym 55210 m1.count_up[19]
.sym 55217 m1.count_up[17]
.sym 55221 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 55222 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 55223 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 55224 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 55228 m1.count_up[0]
.sym 55233 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 55234 clk_count_var_pos_n[22]
.sym 55235 count_fix_down[22]
.sym 55236 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 55237 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 55238 clk$SB_IO_IN_$glb_clk
.sym 55242 bank.in[21]
.sym 55247 bank.in[20]
.sym 55254 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 55259 clk_count_var_neg_n[0]
.sym 55260 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 55263 m1.count_up[0]
.sym 55267 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 55268 CMPR_OUT_CTL_P_SB_LUT4_I0_1_O
.sym 55270 reset
.sym 55271 bank.in[20]
.sym 55272 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 55273 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55275 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 55283 clk_count_rundown[17]
.sym 55285 count_up[17]
.sym 55288 COM_MOSI_SB_LUT4_I3_O[2]
.sym 55291 m1.count_fix_down[17]
.sym 55293 reg_led[17]
.sym 55296 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 55298 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 55299 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 55300 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55301 m1.count_fix_down[22]
.sym 55302 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 55304 m1.clk_count[17]
.sym 55305 count_fix_down[17]
.sym 55306 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 55307 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 55308 COM_MOSI_SB_LUT4_I3_O[1]
.sym 55312 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 55315 m1.count_fix_down[17]
.sym 55320 reg_led[17]
.sym 55321 COM_MOSI_SB_LUT4_I3_O[1]
.sym 55322 COM_MOSI_SB_LUT4_I3_O[2]
.sym 55323 clk_count_rundown[17]
.sym 55327 m1.clk_count[17]
.sym 55332 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 55333 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 55334 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 55335 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 55341 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 55344 count_fix_down[17]
.sym 55345 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 55346 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 55347 count_up[17]
.sym 55352 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 55359 m1.count_fix_down[22]
.sym 55360 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_I3_O_$glb_ce
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55365 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 55366 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 55367 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 55368 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 55369 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 55370 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 55378 bank.in[19]
.sym 55379 m1.count_fix_down[17]
.sym 55380 bank.in[20]
.sym 55386 bank.in[21]
.sym 55387 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 55389 clk_count_var_pos_n[20]
.sym 55390 m1.clk_count[17]
.sym 55392 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 55394 m1.clk_count[19]
.sym 55395 reset
.sym 55396 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 55397 bank.in[20]
.sym 55406 clk_count_var_pos_n[19]
.sym 55407 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 55411 bank.in[20]
.sym 55414 bank.in[21]
.sym 55417 clk_count_var_pos_n[20]
.sym 55420 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 55421 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 55422 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55426 clk_count_var_pos_n[9]
.sym 55427 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 55429 bank.in[17]
.sym 55433 bank.in[19]
.sym 55434 m1.clk_count[19]
.sym 55437 clk_count_var_pos_n[20]
.sym 55438 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 55439 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 55440 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 55449 bank.in[19]
.sym 55455 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 55456 clk_count_var_pos_n[19]
.sym 55457 m1.clk_count[19]
.sym 55458 clk_count_var_pos_n[9]
.sym 55467 bank.in[20]
.sym 55473 bank.in[17]
.sym 55481 bank.in[21]
.sym 55483 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55484 COM_CS$SB_IO_IN_$glb_clk
.sym 55486 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 55487 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 55488 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 55489 m1.clk_count[11]
.sym 55490 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 55491 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 55492 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 55493 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 55501 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 55503 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 55509 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 55510 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 55511 clk_count_var_pos_n[19]
.sym 55514 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 55515 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 55516 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 55517 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 55518 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 55520 m1.clk_count[19]
.sym 55521 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 55528 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 55534 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 55538 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 55539 CMPR_OUT_CTL_P$SB_IO_IN
.sym 55540 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 55543 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55545 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 55546 m1.clk_count[11]
.sym 55549 clk_count_reset_n[11]
.sym 55554 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 55555 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 55556 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 55560 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 55561 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 55562 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 55563 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 55567 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 55569 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 55572 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 55573 CMPR_OUT_CTL_P$SB_IO_IN
.sym 55574 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55575 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 55578 m1.clk_count[11]
.sym 55581 clk_count_reset_n[11]
.sym 55596 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 55597 CMPR_OUT_CTL_P$SB_IO_IN
.sym 55598 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55599 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 55609 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 55610 m1.clk_count[17]
.sym 55611 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 55612 m1.clk_count[19]
.sym 55613 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 55614 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 55615 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 55616 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 55624 m1.clk_count[11]
.sym 55632 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 55633 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 55634 m1.clk_count[1]
.sym 55635 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55639 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 55640 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 55642 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 55652 reset
.sym 55655 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55668 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55675 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 55690 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55692 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 55710 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55729 reset
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55732 m1.clk_count[24]
.sym 55733 m1.clk_count[25]
.sym 55734 m1.clk_count[26]
.sym 55735 m1.clk_count[27]
.sym 55736 m1.clk_count[28]
.sym 55737 m1.clk_count[29]
.sym 55738 m1.clk_count[30]
.sym 55739 m1.clk_count[31]
.sym 55747 m1.clk_count[19]
.sym 55748 reset
.sym 55756 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 55758 reset
.sym 55761 reset
.sym 55765 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55774 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 55781 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 55782 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55784 reset
.sym 55791 m1.clk_count[26]
.sym 55792 m1.clk_count[27]
.sym 55793 m1.clk_count[28]
.sym 55794 m1.clk_count[29]
.sym 55795 m1.clk_count[30]
.sym 55796 m1.clk_count[31]
.sym 55797 m1.clk_count[24]
.sym 55798 m1.clk_count[25]
.sym 55801 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 55803 m1.clk_count[1]
.sym 55806 m1.clk_count[30]
.sym 55807 m1.clk_count[29]
.sym 55808 m1.clk_count[28]
.sym 55809 m1.clk_count[31]
.sym 55818 m1.clk_count[30]
.sym 55826 m1.clk_count[24]
.sym 55830 m1.clk_count[25]
.sym 55831 m1.clk_count[24]
.sym 55832 m1.clk_count[26]
.sym 55833 m1.clk_count[27]
.sym 55836 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 55838 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 55843 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 55844 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 55845 m1.clk_count[1]
.sym 55848 m1.clk_count[31]
.sym 55852 reset
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55857 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 55858 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 55870 m1.clk_count[27]
.sym 55878 m1.clk_count[26]
.sym 55885 m1.clk_count[29]
.sym 55896 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55898 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 55901 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55903 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 55905 m1.clk_count[25]
.sym 55906 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 55908 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 55909 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 55911 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55913 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 55914 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55916 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55917 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55918 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 55919 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 55923 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 55924 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 55926 m1.crossr_SB_LUT4_I1_O[2]
.sym 55927 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55929 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 55930 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 55931 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55932 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 55935 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 55936 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 55937 m1.crossr_SB_LUT4_I1_O[2]
.sym 55938 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 55941 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55942 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55943 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55944 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 55947 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 55948 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55954 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 55955 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55960 m1.clk_count[25]
.sym 55965 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 55967 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55968 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 55972 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 55973 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 55978 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 55979 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 55980 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 55981 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55982 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 55983 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
.sym 55984 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55985 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 55993 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 55996 m1.state_SB_DFFESR_Q_E
.sym 55998 reset
.sym 56002 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 56003 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56004 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 56005 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56008 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56009 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56011 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 56013 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56020 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 56021 m1.state_SB_DFFESR_Q_E
.sym 56022 CMPR_OUT_CTL_P_SB_LUT4_I2_O[0]
.sym 56023 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 56024 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 56025 m1.crossr_SB_LUT4_I1_O[2]
.sym 56026 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56028 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56029 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56030 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 56032 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56034 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56036 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 56037 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56038 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56039 CMPR_OUT_CTL_P_SB_LUT4_I2_O[1]
.sym 56041 CMPR_OUT_CTL_P_SB_LUT4_I2_O[3]
.sym 56042 CMPR_OUT_CTL_P_SB_LUT4_I2_O[2]
.sym 56044 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56045 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 56046 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 56048 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56049 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 56053 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 56054 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 56055 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 56058 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56059 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56061 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56064 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56065 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 56067 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56071 CMPR_OUT_CTL_P_SB_LUT4_I2_O[1]
.sym 56072 CMPR_OUT_CTL_P_SB_LUT4_I2_O[2]
.sym 56076 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 56077 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 56079 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 56082 CMPR_OUT_CTL_P_SB_LUT4_I2_O[2]
.sym 56083 CMPR_OUT_CTL_P_SB_LUT4_I2_O[3]
.sym 56084 CMPR_OUT_CTL_P_SB_LUT4_I2_O[0]
.sym 56085 CMPR_OUT_CTL_P_SB_LUT4_I2_O[1]
.sym 56088 m1.crossr_SB_LUT4_I1_O[2]
.sym 56089 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56090 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 56094 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 56095 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56096 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56097 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 56098 m1.state_SB_DFFESR_Q_E
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56100 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56101 m1.crossr[0]
.sym 56102 m1.crossr[1]
.sym 56103 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56104 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 56105 m1.crossr[2]
.sym 56106 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56107 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 56108 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 56117 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 56128 CMPR_OUT_CTL_P_SB_LUT4_I2_O[2]
.sym 56129 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 56132 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 56135 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 56142 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56143 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 56146 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56147 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 56151 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56154 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 56155 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56157 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56160 m1.state_SB_DFFESR_Q_E
.sym 56161 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 56162 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56163 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56164 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 56166 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56168 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56171 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56175 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56176 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 56177 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56181 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56182 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56183 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 56184 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56187 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56189 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56193 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 56194 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56195 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 56196 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 56199 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56201 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56205 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 56207 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56208 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56211 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 56214 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56217 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56218 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56219 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56221 m1.state_SB_DFFESR_Q_E
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56223 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56225 INT_IN_P_CTL_SB_DFFESR_Q_E[2]
.sym 56226 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56228 INT_IN_N_CTL$SB_IO_OUT
.sym 56229 INT_IN_P_CTL$SB_IO_OUT
.sym 56230 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 56237 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 56265 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56272 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56273 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 56274 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56276 CMPR_OUT_CTL_P$SB_IO_IN
.sym 56277 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56278 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56279 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 56280 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56281 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 56282 INT_IN_P_CTL_SB_DFFESR_Q_E[2]
.sym 56283 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56289 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 56295 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 56296 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56299 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56300 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56304 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 56305 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56307 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56310 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56311 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 56312 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56313 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 56317 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56319 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 56322 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56324 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56325 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 56328 INT_IN_P_CTL_SB_DFFESR_Q_E[2]
.sym 56330 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 56331 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 56335 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 56336 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 56337 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 56341 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 56342 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 56343 CMPR_OUT_CTL_P$SB_IO_IN
.sym 56514 clk$SB_IO_IN
.sym 56536 clk$SB_IO_IN
.sym 56693 COM_CS$SB_IO_IN
.sym 56729 COM_CS$SB_IO_IN
.sym 56738 COM_CS$SB_IO_IN
.sym 56739 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 56756 COM_CS$SB_IO_IN
.sym 57007 COM_CS$SB_IO_IN
.sym 57135 COM_CS$SB_IO_IN
.sym 57137 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 57249 COM_CS$SB_IO_IN
.sym 57499 COM_CS$SB_IO_IN
.sym 57621 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 57623 COM_CS$SB_IO_IN
.sym 57749 COM_CS$SB_IO_IN
.sym 57851 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 57987 COM_CS$SB_IO_IN
.sym 57996 COM_CS$SB_IO_IN
.sym 58111 COM_CS$SB_IO_IN
.sym 58120 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 58467 COM_MISO$SB_IO_OUT
.sym 58479 COM_CS$SB_IO_IN
.sym 58481 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 58487 COM_CS$SB_IO_IN
.sym 58611 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 58620 bank.in[19]
.sym 58630 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58689 bank.in[19]
.sym 58698 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58699 COM_CS$SB_IO_IN_$glb_clk
.sym 58729 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 58753 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 58756 meas_count[0]
.sym 58812 meas_count[0]
.sym 58821 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 58822 clk$SB_IO_IN_$glb_clk
.sym 58849 COM_CS$SB_IO_IN
.sym 58857 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 58867 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58879 bank.in[20]
.sym 58911 bank.in[20]
.sym 58944 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 58945 COM_CS$SB_IO_IN_$glb_clk
.sym 58967 bank.in[20]
.sym 58971 COM_CS$SB_IO_IN
.sym 58973 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 58979 COM_CS$SB_IO_IN
.sym 58999 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 59014 m1.count_up[0]
.sym 59036 m1.count_up[0]
.sym 59067 CMPR_OUT_CTL_P_SB_LUT4_I0_O
.sym 59068 clk$SB_IO_IN_$glb_clk
.sym 59069 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]_$glb_sr
.sym 59076 reg_led[17]
.sym 59096 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 59098 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 59100 bank.in[20]
.sym 59117 bank.in[19]
.sym 59126 bank.in[20]
.sym 59131 COM_CS$SB_IO_IN
.sym 59156 bank.in[20]
.sym 59187 bank.in[19]
.sym 59191 COM_CLK$SB_IO_IN_$glb_clk
.sym 59192 COM_CS$SB_IO_IN
.sym 59220 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 59221 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 59224 reset
.sym 59234 m1.clk_count[1]
.sym 59236 reset
.sym 59237 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59245 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59252 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 59253 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 59254 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 59261 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 59263 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 59264 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 59265 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 59266 $nextpnr_ICESTORM_LC_7$O
.sym 59268 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 59272 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 59274 m1.clk_count[1]
.sym 59278 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 59279 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59281 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 59282 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 59284 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[4]
.sym 59285 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59286 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 59288 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 59290 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 59291 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59293 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 59294 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[4]
.sym 59296 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[6]
.sym 59297 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59298 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 59300 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 59302 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 59303 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59304 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 59306 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[6]
.sym 59308 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 59309 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59310 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 59312 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 59313 reset
.sym 59314 clk$SB_IO_IN_$glb_clk
.sym 59327 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 59328 m1.clk_count[1]
.sym 59333 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59338 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 59340 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 59345 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 59346 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 59348 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 59349 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 59351 m1.clk_count[19]
.sym 59352 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 59362 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 59363 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 59365 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 59367 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 59368 m1.clk_count[11]
.sym 59372 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 59377 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 59379 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59382 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 59384 reset
.sym 59387 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59389 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 59390 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59391 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 59393 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 59395 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[10]
.sym 59396 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59397 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 59399 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 59401 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[11]
.sym 59402 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59403 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 59405 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[10]
.sym 59407 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[12]
.sym 59408 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59409 m1.clk_count[11]
.sym 59411 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[11]
.sym 59413 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[13]
.sym 59414 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59416 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 59417 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[12]
.sym 59419 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[14]
.sym 59420 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59422 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 59423 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[13]
.sym 59425 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[15]
.sym 59426 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59428 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 59429 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[14]
.sym 59431 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59432 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59433 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 59435 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[15]
.sym 59436 reset
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59451 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 59462 reset
.sym 59463 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 59465 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 59469 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 59472 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 59474 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 59475 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59481 m1.clk_count[17]
.sym 59483 m1.clk_count[19]
.sym 59484 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 59486 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 59490 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 59491 reset
.sym 59493 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 59495 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 59496 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 59499 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59507 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59512 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[17]
.sym 59513 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59515 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 59516 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 59518 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[18]
.sym 59519 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59521 m1.clk_count[17]
.sym 59522 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[17]
.sym 59524 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[19]
.sym 59525 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59526 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 59528 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[18]
.sym 59530 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[20]
.sym 59531 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59533 m1.clk_count[19]
.sym 59534 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[19]
.sym 59536 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[21]
.sym 59537 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59539 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 59540 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[20]
.sym 59542 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[22]
.sym 59543 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59544 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 59546 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[21]
.sym 59548 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[23]
.sym 59549 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59551 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 59552 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[22]
.sym 59554 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 59555 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59556 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 59558 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[23]
.sym 59559 reset
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59578 m1.clk_count[17]
.sym 59579 reset
.sym 59591 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 59594 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 59595 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 59597 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 59598 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 59604 m1.clk_count[25]
.sym 59614 m1.clk_count[27]
.sym 59618 m1.clk_count[31]
.sym 59619 m1.clk_count[24]
.sym 59620 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59621 m1.clk_count[26]
.sym 59623 m1.clk_count[28]
.sym 59624 m1.clk_count[29]
.sym 59628 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59630 reset
.sym 59633 m1.clk_count[30]
.sym 59635 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[25]
.sym 59636 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59638 m1.clk_count[24]
.sym 59639 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 59641 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[26]
.sym 59642 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59644 m1.clk_count[25]
.sym 59645 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[25]
.sym 59647 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[27]
.sym 59648 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59650 m1.clk_count[26]
.sym 59651 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[26]
.sym 59653 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[28]
.sym 59654 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59655 m1.clk_count[27]
.sym 59657 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[27]
.sym 59659 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[29]
.sym 59660 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59662 m1.clk_count[28]
.sym 59663 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[28]
.sym 59665 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[30]
.sym 59666 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59668 m1.clk_count[29]
.sym 59669 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[29]
.sym 59671 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[31]
.sym 59672 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59673 m1.clk_count[30]
.sym 59675 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[30]
.sym 59679 m1.clk_count[31]
.sym 59680 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59681 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[31]
.sym 59682 reset
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59711 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59716 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59744 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 59745 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 59755 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 59756 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 59757 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 59772 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 59773 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 59774 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 59778 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 59780 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 59805 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59833 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 59840 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59851 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59854 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59855 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 59857 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59860 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59862 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 59863 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59864 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 59865 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 59870 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
.sym 59871 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59873 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59877 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 59880 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 59883 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59885 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59889 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59890 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
.sym 59891 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59894 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 59895 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 59896 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59897 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59900 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59901 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59903 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 59906 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 59909 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
.sym 59913 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 59914 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59920 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 59921 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59925 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59927 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59947 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59972 m1.crossr[0]
.sym 59977 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59979 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 59980 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 59981 m1.crossr[1]
.sym 59987 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 59988 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59991 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59993 CMPR_OUT_CTL_P$SB_IO_IN
.sym 59994 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59999 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 60000 m1.crossr[2]
.sym 60001 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60006 CMPR_OUT_CTL_P$SB_IO_IN
.sym 60012 m1.crossr[0]
.sym 60017 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 60019 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 60024 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60025 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60026 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60029 m1.crossr[1]
.sym 60035 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 60036 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 60037 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 60041 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60042 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 60043 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60047 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 60048 m1.crossr[1]
.sym 60049 m1.crossr[2]
.sym 60050 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 60052 clk$SB_IO_IN_$glb_clk
.sym 60095 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 60097 INT_IN_P_CTL_SB_DFFESR_Q_E[2]
.sym 60099 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 60103 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 60109 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 60110 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 60111 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 60115 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 60117 CMPR_OUT_CTL_P$SB_IO_IN
.sym 60121 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60123 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 60125 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 60134 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 60135 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 60136 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 60137 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 60140 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 60141 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 60142 CMPR_OUT_CTL_P$SB_IO_IN
.sym 60153 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 60154 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 60155 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60159 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 60160 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 60161 CMPR_OUT_CTL_P$SB_IO_IN
.sym 60164 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 60166 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 60174 INT_IN_P_CTL_SB_DFFESR_Q_E[2]
.sym 60175 clk$SB_IO_IN_$glb_clk
.sym 60176 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 60193 INT_IN_P_CTL_SB_DFFESR_Q_E[2]
.sym 60199 INT_IN_N_CTL$SB_IO_OUT
.sym 60312 INT_IN_SIG_CTL$SB_IO_OUT
.sym 60415 COM_CS$SB_IO_IN
.sym 60429 COM_CS$SB_IO_IN
.sym 60431 COM_CS$SB_IO_IN
.sym 60523 COM_MOSI$SB_IO_IN
.sym 60568 COM_MOSI$SB_IO_IN
.sym 60958 COM_MOSI$SB_IO_IN
.sym 61066 COM_CS$SB_IO_IN
.sym 61558 COM_CS$SB_IO_IN
.sym 62287 COM_INTERUPT$SB_IO_OUT
.sym 62542 COM_CS$SB_IO_IN
.sym 62968 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 62972 bank.in[17]
.sym 63012 bank.in[17]
.sym 63020 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 63021 COM_CS$SB_IO_IN_$glb_clk
.sym 63168 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 63418 CMPR_OUT_CTL_P$SB_IO_IN
.sym 63909 CMPR_OUT_CTL_P$SB_IO_IN
.sym 64021 INT_IN_P_CTL$SB_IO_OUT
.sym 64030 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 64035 CMPR_OUT_CTL_P$SB_IO_IN
.sym 64130 CMPR_OUT_CTL_P$SB_IO_IN
.sym 64151 CMPR_OUT_CTL_P$SB_IO_IN
.sym 64246 COM_MOSI$SB_IO_IN
.sym 64260 COM_MOSI$SB_IO_IN
.sym 64413 COM_INTERUPT$SB_IO_OUT
.sym 64915 COM_INTERUPT$SB_IO_OUT
.sym 65389 COM_MOSI$SB_IO_IN
.sym 65402 COM_INTERUPT$SB_IO_OUT
.sym 65898 COM_INTERUPT$SB_IO_OUT
.sym 66140 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 66166 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 66204 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 66636 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 67128 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
.sym 67841 $PACKER_GND_NET
.sym 68095 COM_INTERUPT$SB_IO_OUT
.sym 68241 COM_MISO$SB_IO_OUT
.sym 68621 COM_MISO$SB_IO_OUT
.sym 69117 COM_MISO$SB_IO_OUT
.sym 69609 COM_MISO$SB_IO_OUT
.sym 71812 INT_IN_N_CTL$SB_IO_OUT
.sym 71837 $PACKER_GND_NET
.sym 71857 $PACKER_GND_NET
.sym 71867 COM_MISO$SB_IO_OUT
.sym 71870 COM_INTERUPT$SB_IO_OUT
.sym 71878 COM_MISO$SB_IO_OUT
.sym 71890 COM_INTERUPT$SB_IO_OUT
.sym 72045 COM_CS$SB_IO_IN
.sym 75645 INT_IN_P_CTL$SB_IO_OUT
.sym 75651 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 75661 INT_IN_SIG_CTL$SB_IO_OUT
.sym 75671 INT_IN_SIG_CTL$SB_IO_OUT
.sym 75687 INT_IN_SIG_CTL$SB_IO_OUT
.sym 75693 INT_IN_N_CTL$SB_IO_OUT
.sym 75697 COM_CS$SB_IO_IN
.sym 75708 COM_CS$SB_IO_IN
.sym 78867 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 78868 INT_IN_N_CTL$SB_IO_OUT
.sym 78871 INT_IN_P_CTL$SB_IO_OUT
.sym 78878 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 78880 INT_IN_P_CTL$SB_IO_OUT
.sym 78881 INT_IN_N_CTL$SB_IO_OUT
.sym 104175 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 104176 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 104197 clk_count_aper_n[6]
.sym 104198 m1.clk_count_aper[6]
.sym 104199 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 104200 m1.clk_count_aper[8]
.sym 104201 m1.clk_count_aper[6]
.sym 104202 clk_count_aper_n[6]
.sym 104203 clk_count_aper_n[3]
.sym 104204 m1.clk_count_aper[3]
.sym 104212 clk_count_aper_n[3]
.sym 104213 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 104214 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 104215 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 104216 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 104219 m1.clk_count_aper[0]
.sym 104220 clk_count_aper_n[0]
.sym 104805 m1.count_fix_up[4]
.sym 104841 m1.count_fix_up[15]
.sym 104846 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 104847 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 104848 count_fix_up[4]
.sym 104866 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 104867 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 104868 pattern[4]
.sym 104871 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 104872 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 104883 bank.in[1]
.sym 104884 bank.in[2]
.sym 104886 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 104887 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 104888 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 104891 COM_MOSI_SB_LUT4_I3_1_O[1]
.sym 104892 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 104893 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 104894 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 104895 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 104896 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 104901 m1.count_fix_down[4]
.sym 104909 count_fix_down[4]
.sym 104910 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 104911 COM_MOSI_SB_LUT4_I3_O[2]
.sym 104912 clk_count_rundown[4]
.sym 104923 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 104924 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 104925 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 104937 bank.in[4]
.sym 104942 bank.in[4]
.sym 104943 bank.in[5]
.sym 104944 bank.in[3]
.sym 104946 bank.in[3]
.sym 104947 bank.in[5]
.sym 104948 bank.in[4]
.sym 104949 reg_led[4]
.sym 104950 COM_MOSI_SB_LUT4_I3_O[1]
.sym 104951 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[2]
.sym 104952 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O[3]
.sym 104974 clk_count_aper_n[28]
.sym 104975 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 104976 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 104977 m1.count_fix_up[6]
.sym 104983 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 104984 bank.out[14]
.sym 104986 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 104987 COM_MOSI$SB_IO_IN
.sym 104988 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 104989 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 104990 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 104991 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 104992 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 104997 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 104998 count_fix_up[6]
.sym 104999 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 105000 pattern[6]
.sym 105003 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 105004 bank.out[13]
.sym 105009 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[0]
.sym 105010 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[1]
.sym 105011 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[2]
.sym 105012 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0[3]
.sym 105013 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 105014 bank.out[12]
.sym 105015 bank.out_SB_DFFNR_Q_17_D_SB_LUT4_O_I2[2]
.sym 105016 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 105018 reg_led[6]
.sym 105019 COM_MOSI_SB_LUT4_I3_O[1]
.sym 105020 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 105021 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 105022 bank.out[11]
.sym 105023 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 105024 bank.out_SB_DFFNR_Q_18_D_SB_LUT4_O_I3[3]
.sym 105025 bank.in[5]
.sym 105033 bank.in[2]
.sym 105037 bank.in[7]
.sym 105049 bank.in[6]
.sym 105065 bank.in[4]
.sym 105075 bank.himux_sel_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 105076 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 105081 bank.in[5]
.sym 105100 bank.in[1]
.sym 105101 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 105123 m1.clk_count_aper[5]
.sym 105124 clk_count_aper_n[5]
.sym 105125 bank.in[7]
.sym 105131 clk_count_aper_n[5]
.sym 105132 m1.clk_count_aper[5]
.sym 105133 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 105134 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 105135 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 105136 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 105137 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 105138 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105139 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 105140 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 105143 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105144 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 105148 clk_count_aper_n[6]
.sym 105149 bank.in[2]
.sym 105154 m1.clk_count_aper[0]
.sym 105159 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 105160 m1.clk_count_aper[0]
.sym 105163 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 105164 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105167 m1.clk_count_aper[3]
.sym 105168 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 105171 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 105172 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 105175 m1.clk_count_aper[5]
.sym 105176 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 105179 m1.clk_count_aper[6]
.sym 105180 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105183 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 105184 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 105187 m1.clk_count_aper[8]
.sym 105188 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105191 m1.clk_count_aper[9]
.sym 105192 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 105195 m1.clk_count_aper[10]
.sym 105196 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 105199 m1.clk_count_aper[11]
.sym 105200 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 105203 m1.clk_count_aper[12]
.sym 105204 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 105207 m1.clk_count_aper[13]
.sym 105208 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 105211 m1.clk_count_aper[14]
.sym 105212 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 105215 m1.clk_count_aper[15]
.sym 105216 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 105219 m1.clk_count_aper[16]
.sym 105220 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 105223 m1.clk_count_aper[17]
.sym 105224 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 105227 m1.clk_count_aper[18]
.sym 105228 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 105231 m1.clk_count_aper[19]
.sym 105232 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 105235 m1.clk_count_aper[20]
.sym 105236 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 105239 m1.clk_count_aper[21]
.sym 105240 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 105243 m1.clk_count_aper[22]
.sym 105244 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 105247 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 105248 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 105251 m1.clk_count_aper[24]
.sym 105252 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 105255 m1.clk_count_aper[25]
.sym 105256 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 105259 m1.clk_count_aper[26]
.sym 105260 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 105263 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 105264 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 105267 m1.clk_count_aper[28]
.sym 105268 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 105271 m1.clk_count_aper[29]
.sym 105272 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 105275 m1.clk_count_aper[30]
.sym 105276 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 105279 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 105280 m1.clk_count_aper_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 105763 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 105764 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 105770 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 105771 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 105772 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 105785 m1.count_down[4]
.sym 105793 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 105794 COM_MOSI$SB_IO_IN
.sym 105795 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 105796 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 105797 bank.in[15]
.sym 105802 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 105803 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 105804 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 105806 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 105807 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 105808 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 105809 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 105810 count_fix_up[15]
.sym 105811 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 105812 bank.pattern[15]
.sym 105813 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 105814 COM_MOSI$SB_IO_IN
.sym 105815 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 105816 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 105819 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 105820 count_down[4]
.sym 105822 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 105823 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 105824 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 105827 bank.in[1]
.sym 105828 bank.in[2]
.sym 105830 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 105831 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 105832 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 105834 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 105835 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105836 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 105839 bank.in[1]
.sym 105840 bank.in[2]
.sym 105841 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[0]
.sym 105842 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[1]
.sym 105843 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O[2]
.sym 105844 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 105846 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 105847 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105848 COM_MOSI_SB_LUT4_I3_O[1]
.sym 105850 COM_MOSI_SB_LUT4_I3_O[2]
.sym 105851 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 105852 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 105853 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 105854 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 105855 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 105856 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 105859 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 105860 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 105862 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 105863 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 105864 COM_MOSI_SB_LUT4_I3_I1[1]
.sym 105866 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 105867 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 105868 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 105869 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 105870 COM_MOSI_SB_LUT4_I3_I1[1]
.sym 105871 COM_MOSI_SB_LUT4_I3_1_O[2]
.sym 105872 COM_MOSI$SB_IO_IN
.sym 105875 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 105876 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 105879 bank.in[2]
.sym 105880 bank.in[1]
.sym 105881 m1.count_down[7]
.sym 105886 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 105887 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 105888 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 105889 bank.in[4]
.sym 105895 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 105896 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 105897 pattern[7]
.sym 105898 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 105899 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 105900 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 105901 bank.in[9]
.sym 105905 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105906 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 105907 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 105908 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 105913 clk_count_var_neg_n[7]
.sym 105914 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105915 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 105916 count_down[7]
.sym 105918 count_up[4]
.sym 105919 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105920 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 105921 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 105922 count_fix_down[7]
.sym 105923 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 105924 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 105925 bank.in[9]
.sym 105929 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[0]
.sym 105930 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[1]
.sym 105931 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[2]
.sym 105932 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0[3]
.sym 105933 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 105934 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]
.sym 105935 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]
.sym 105936 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]
.sym 105938 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 105939 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 105940 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[2]
.sym 105941 count_up[7]
.sym 105942 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105943 COM_MOSI_SB_LUT4_I3_O[2]
.sym 105944 clk_count_rundown[7]
.sym 105945 bank.in[3]
.sym 105951 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 105952 bank.out[15]
.sym 105956 m1.count_fix_down[0]
.sym 105957 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 105958 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 105959 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105960 count_up[5]
.sym 105961 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105962 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 105963 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 105964 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 105965 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 105966 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105967 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 105968 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 105969 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 105970 clk_count_fix_n[10]
.sym 105971 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 105972 clk_count_aper_n[10]
.sym 105974 clk_count_reset_n[5]
.sym 105975 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 105976 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 105977 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 105978 count_fix_down[6]
.sym 105979 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 105980 clk_count_aper_n[6]
.sym 105981 clk_count_reset_n[7]
.sym 105982 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 105983 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 105984 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105993 bank.in[7]
.sym 105997 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 105998 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 105999 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[2]
.sym 106000 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 106001 clk_count_aper_n[29]
.sym 106002 pattern[5]
.sym 106003 COM_MOSI$SB_IO_IN
.sym 106004 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 106007 COM_MOSI$SB_IO_IN
.sym 106008 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 106009 clk_count_aper_n[30]
.sym 106010 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 106011 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 106012 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 106013 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 106017 bank.in[4]
.sym 106021 bank.himux_sel_SB_LUT4_I3_O[0]
.sym 106022 bank.himux_sel_SB_LUT4_I3_O[1]
.sym 106023 bank.himux_sel_SB_LUT4_I3_O[2]
.sym 106024 bank.himux_sel_SB_LUT4_I3_O[3]
.sym 106025 bank.in[5]
.sym 106029 bank.in[9]
.sym 106036 bank.in[5]
.sym 106037 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 106038 count_down[1]
.sym 106039 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 106040 clk_count_aper_n[25]
.sym 106041 bank.in[6]
.sym 106045 bank.in[10]
.sym 106049 bank.in[2]
.sym 106053 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[0]
.sym 106054 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[1]
.sym 106055 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 106056 bank.out_SB_DFFNR_Q_19_D_SB_LUT4_O_I0[3]
.sym 106064 bank.in[3]
.sym 106065 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 106066 bank.out[8]
.sym 106067 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[2]
.sym 106068 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2[3]
.sym 106069 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 106073 bank.in[6]
.sym 106077 bank.in[1]
.sym 106081 bank.in[4]
.sym 106085 bank.in[7]
.sym 106089 bank.in[5]
.sym 106093 bank.in[6]
.sym 106097 bank.in[3]
.sym 106101 bank.in[2]
.sym 106105 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 106109 bank.in[1]
.sym 106116 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106118 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 106119 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 106120 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 106124 clk_count_aper_n[15]
.sym 106126 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106127 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106128 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 106129 clk_count_aper_n[13]
.sym 106130 m1.clk_count_aper[13]
.sym 106131 clk_count_aper_n[15]
.sym 106132 m1.clk_count_aper[15]
.sym 106133 bank.in[6]
.sym 106137 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106138 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 106139 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 106140 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 106141 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 106142 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106143 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106144 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 106148 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 106152 clk_count_aper_n[9]
.sym 106156 m1.clk_count_aper[0]
.sym 106157 clk_count_aper_n[9]
.sym 106158 m1.clk_count_aper[9]
.sym 106159 clk_count_aper_n[10]
.sym 106160 m1.clk_count_aper[10]
.sym 106161 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 106162 clk_count_aper_n[14]
.sym 106163 m1.clk_count_aper[14]
.sym 106164 m1.clk_count_aper[11]
.sym 106165 clk_count_aper_n[12]
.sym 106166 m1.clk_count_aper[12]
.sym 106167 clk_count_aper_n[17]
.sym 106168 m1.clk_count_aper[17]
.sym 106172 clk_count_aper_n[10]
.sym 106173 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 106174 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 106175 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 106176 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 106177 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 106178 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 106179 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 106180 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 106181 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 106182 m1.clk_count_aper[21]
.sym 106183 m1.clk_count_aper[20]
.sym 106184 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 106185 clk_count_aper_n[22]
.sym 106186 m1.clk_count_aper[22]
.sym 106187 clk_count_aper_n[28]
.sym 106188 m1.clk_count_aper[28]
.sym 106189 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106190 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106191 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 106192 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 106193 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 106194 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 106195 m1.clk_count_aper[19]
.sym 106196 m1.clk_count_aper[16]
.sym 106197 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 106198 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 106199 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 106200 m1.clk_count_aper[21]
.sym 106202 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 106203 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 106204 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 106205 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 106206 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 106207 m1.clk_count_aper[24]
.sym 106208 m1.clk_count_aper[18]
.sym 106212 clk_count_aper_n[29]
.sym 106216 clk_count_aper_n[25]
.sym 106220 clk_count_aper_n[28]
.sym 106224 clk_count_aper_n[30]
.sym 106228 clk_count_aper_n[26]
.sym 106229 clk_count_aper_n[26]
.sym 106230 m1.clk_count_aper[26]
.sym 106231 clk_count_aper_n[29]
.sym 106232 m1.clk_count_aper[29]
.sym 106233 clk_count_aper_n[25]
.sym 106234 m1.clk_count_aper[25]
.sym 106235 clk_count_aper_n[30]
.sym 106236 m1.clk_count_aper[30]
.sym 106240 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 106733 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[0]
.sym 106734 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[1]
.sym 106735 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[2]
.sym 106736 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0[3]
.sym 106737 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 106738 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 106739 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 106740 COM_MOSI$SB_IO_IN
.sym 106743 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 106744 COM_MOSI$SB_IO_IN
.sym 106753 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 106754 count_fix_down[15]
.sym 106755 COM_MOSI_SB_LUT4_I3_O[1]
.sym 106756 reg_led[15]
.sym 106757 clk_count_rundown[15]
.sym 106758 COM_MOSI_SB_LUT4_I3_O[2]
.sym 106759 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 106760 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 106761 bank.in[13]
.sym 106767 COM_MOSI_SB_LUT4_I3_O[1]
.sym 106768 reg_led[13]
.sym 106771 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 106772 clk_count_fix_n[15]
.sym 106773 bank.in[15]
.sym 106777 clk_count_aper_n[15]
.sym 106778 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 106779 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 106780 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 106781 clk_count_var_neg_n[15]
.sym 106782 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106783 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 106784 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 106785 m1.count_down[11]
.sym 106789 count_down[11]
.sym 106790 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 106791 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 106792 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 106793 m1.count_fix_down[15]
.sym 106797 m1.count_fix_up[9]
.sym 106801 reg_led[8]
.sym 106802 COM_MOSI_SB_LUT4_I3_O[1]
.sym 106803 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 106804 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106805 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 106809 m1.count_down[9]
.sym 106817 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 106818 count_fix_down[9]
.sym 106819 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 106820 count_down[9]
.sym 106825 m1.count_fix_down[9]
.sym 106829 m1.count_up[4]
.sym 106833 m1.count_down[5]
.sym 106837 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 106838 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 106839 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 106840 bank.clk_count_reset_n_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 106841 clk_count_aper_n[9]
.sym 106842 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 106843 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 106844 count_fix_up[9]
.sym 106847 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 106848 meas_count[4]
.sym 106849 meas_count[5]
.sym 106850 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 106851 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 106852 count_down[5]
.sym 106853 m1.count_up[10]
.sym 106857 m1.count_fix_up[5]
.sym 106861 m1.count_up[7]
.sym 106865 m1.count_fix_down[10]
.sym 106869 COM_MOSI_SB_LUT4_I3_O[1]
.sym 106870 reg_led[9]
.sym 106871 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 106872 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 106873 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 106874 count_fix_down[10]
.sym 106875 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106876 count_up[10]
.sym 106877 m1.count_fix_down[7]
.sym 106881 m1.count_fix_down[6]
.sym 106885 count_fix_up[5]
.sym 106886 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 106887 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[2]
.sym 106888 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[3]
.sym 106889 m1.count_fix_up[7]
.sym 106893 m1.count_fix_up[3]
.sym 106897 m1.count_fix_down[5]
.sym 106901 m1.count_up[5]
.sym 106905 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 106909 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 106910 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 106911 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 106912 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 106913 COM_MOSI_SB_LUT4_I3_O[2]
.sym 106914 clk_count_rundown[5]
.sym 106915 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 106916 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 106918 count_fix_down[5]
.sym 106919 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 106920 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 106921 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 106925 reg_led[7]
.sym 106926 COM_MOSI_SB_LUT4_I3_O[1]
.sym 106927 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 106928 count_fix_up[7]
.sym 106929 count_down[3]
.sym 106930 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 106931 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 106932 count_fix_up[3]
.sym 106933 m1.count_down[6]
.sym 106937 m1.count_up[3]
.sym 106941 reg_led[10]
.sym 106942 COM_MOSI_SB_LUT4_I3_O[1]
.sym 106943 COM_MOSI_SB_LUT4_I3_O[2]
.sym 106944 clk_count_rundown[10]
.sym 106945 clk_count_fix_n[6]
.sym 106946 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 106947 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 106948 bank.out_SB_DFFNR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 106949 COM_MOSI_SB_LUT4_I3_O[2]
.sym 106950 clk_count_rundown[6]
.sym 106951 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 106952 count_down[6]
.sym 106953 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 106957 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106958 count_up[3]
.sym 106959 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 106960 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 106961 clk_count_aper_n[5]
.sym 106962 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 106963 COM_MOSI_SB_LUT4_I3_O[1]
.sym 106964 reg_led[5]
.sym 106965 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[0]
.sym 106966 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[1]
.sym 106967 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 106968 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O[3]
.sym 106969 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 106970 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106971 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 106972 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 106973 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 106977 m1.count_fix_up[1]
.sym 106981 m1.count_up[6]
.sym 106985 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 106986 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 106987 bank.clk_count_fix_n_SB_LUT4_O_4_I3[2]
.sym 106988 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 106989 m1.count_fix_down[2]
.sym 106993 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 106994 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 106995 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 106996 count_fix_up[1]
.sym 106997 m1.count_down[1]
.sym 107001 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107002 count_up[6]
.sym 107003 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 107004 clk_count_reset_n[6]
.sym 107005 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 107006 count_fix_down[2]
.sym 107007 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 107008 pattern[2]
.sym 107009 bank.in[3]
.sym 107013 bank.in[15]
.sym 107017 bank.in[12]
.sym 107024 bank.in[11]
.sym 107025 bank.in[1]
.sym 107029 bank.in[17]
.sym 107033 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 107034 clk_count_aper_n[3]
.sym 107035 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 107036 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 107037 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 107038 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 107039 bank.addr[0]
.sym 107040 bank.addr[1]
.sym 107044 clk_count_aper_n[5]
.sym 107045 bank.addr[0]
.sym 107046 bank.addr[1]
.sym 107047 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 107048 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 107049 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 107056 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 107064 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107071 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 107072 bank.out[10]
.sym 107074 m1.clk_count_aper[0]
.sym 107075 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 107078 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 107079 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 107082 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 107083 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 107086 m1.clk_count_aper[3]
.sym 107087 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 107090 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 107091 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[4]
.sym 107094 m1.clk_count_aper[5]
.sym 107095 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[5]
.sym 107098 m1.clk_count_aper[6]
.sym 107099 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[6]
.sym 107102 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 107103 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[7]
.sym 107106 m1.clk_count_aper[8]
.sym 107107 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 107110 m1.clk_count_aper[9]
.sym 107111 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[9]
.sym 107114 m1.clk_count_aper[10]
.sym 107115 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[10]
.sym 107118 m1.clk_count_aper[11]
.sym 107119 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[11]
.sym 107122 m1.clk_count_aper[12]
.sym 107123 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[12]
.sym 107126 m1.clk_count_aper[13]
.sym 107127 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[13]
.sym 107130 m1.clk_count_aper[14]
.sym 107131 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[14]
.sym 107134 m1.clk_count_aper[15]
.sym 107135 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[15]
.sym 107138 m1.clk_count_aper[16]
.sym 107139 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 107142 m1.clk_count_aper[17]
.sym 107143 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[17]
.sym 107146 m1.clk_count_aper[18]
.sym 107147 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 107150 m1.clk_count_aper[19]
.sym 107151 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 107154 m1.clk_count_aper[20]
.sym 107155 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 107158 m1.clk_count_aper[21]
.sym 107159 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 107162 m1.clk_count_aper[22]
.sym 107163 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[22]
.sym 107166 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 107167 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[23]
.sym 107170 m1.clk_count_aper[24]
.sym 107171 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[24]
.sym 107174 m1.clk_count_aper[25]
.sym 107175 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[25]
.sym 107178 m1.clk_count_aper[26]
.sym 107179 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[26]
.sym 107182 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 107183 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[27]
.sym 107186 m1.clk_count_aper[28]
.sym 107187 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[28]
.sym 107190 m1.clk_count_aper[29]
.sym 107191 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[29]
.sym 107194 m1.clk_count_aper[30]
.sym 107195 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[30]
.sym 107198 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 107199 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[31]
.sym 107202 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107203 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 107204 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 107681 m1.count_fix_up[13]
.sym 107685 clk_count_var_pos_n[13]
.sym 107686 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 107687 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 107688 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 107690 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 107691 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 107692 count_fix_up[13]
.sym 107693 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 107694 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 107695 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 107696 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 107699 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 107700 count_fix_down[13]
.sym 107707 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 107708 clk_count_fix_n[13]
.sym 107709 m1.count_fix_down[13]
.sym 107713 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 107717 m1.count_down[15]
.sym 107722 meas_count[13]
.sym 107723 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 107724 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 107725 count_up[8]
.sym 107726 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107727 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 107728 count_fix_up[8]
.sym 107729 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 107730 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 107731 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 107732 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 107735 COM_MOSI_SB_LUT4_I3_O[2]
.sym 107736 clk_count_rundown[13]
.sym 107737 m1.count_up[8]
.sym 107741 m1.count_fix_up[8]
.sym 107745 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 107746 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 107747 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107748 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107749 m1.count_down[8]
.sym 107753 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 107754 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 107755 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[2]
.sym 107756 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_I2[3]
.sym 107757 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107758 count_up[15]
.sym 107759 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 107760 clk_count_reset_n[15]
.sym 107761 meas_count[15]
.sym 107762 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 107763 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 107764 count_down[15]
.sym 107765 m1.count_up[15]
.sym 107770 clk_count_var_pos_n[15]
.sym 107771 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 107772 bank.out_SB_DFFNR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 107775 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 107776 meas_count[8]
.sym 107777 clk_count_fix_n[11]
.sym 107778 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 107779 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107780 clk_count_var_neg_n[11]
.sym 107783 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107784 clk_count_var_neg_n[9]
.sym 107785 clk_count_aper_n[13]
.sym 107786 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 107787 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107788 clk_count_var_neg_n[13]
.sym 107793 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[8]
.sym 107794 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 107795 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 107796 bank.out_SB_DFFNR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107797 bank.in[15]
.sym 107801 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 107802 count_down[8]
.sym 107803 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 107804 bank.pattern[8]
.sym 107807 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 107808 bank.out[22]
.sym 107810 m1.count_fix_down[0]
.sym 107815 m1.count_fix_down[1]
.sym 107816 m1.count_fix_down[0]
.sym 107819 m1.count_fix_down[2]
.sym 107820 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107823 m1.count_fix_down[3]
.sym 107824 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 107827 m1.count_fix_down[4]
.sym 107828 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 107831 m1.count_fix_down[5]
.sym 107832 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 107835 m1.count_fix_down[6]
.sym 107836 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 107839 m1.count_fix_down[7]
.sym 107840 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 107843 m1.count_fix_down[8]
.sym 107844 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 107847 m1.count_fix_down[9]
.sym 107848 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 107851 m1.count_fix_down[10]
.sym 107852 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 107855 m1.count_fix_down[11]
.sym 107856 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 107859 m1.count_fix_down[12]
.sym 107860 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 107863 m1.count_fix_down[13]
.sym 107864 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 107867 m1.count_fix_down[14]
.sym 107868 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 107871 m1.count_fix_down[15]
.sym 107872 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 107875 m1.count_fix_down[16]
.sym 107876 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 107879 m1.count_fix_down[17]
.sym 107880 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 107883 m1.count_fix_down[18]
.sym 107884 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 107887 m1.count_fix_down[19]
.sym 107888 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 107891 m1.count_fix_down[20]
.sym 107892 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 107895 m1.count_fix_down[21]
.sym 107896 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 107899 m1.count_fix_down[22]
.sym 107900 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 107903 m1.count_fix_down[23]
.sym 107904 m1.count_fix_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 107905 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 107906 meas_count[6]
.sym 107907 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 107908 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 107911 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 107912 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 107917 bank.in[7]
.sym 107921 bank.in[5]
.sym 107927 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 107928 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107937 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 107938 clk_count_var_pos_n[1]
.sym 107939 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 107940 himux_sel[1]
.sym 107941 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 107942 count_down[2]
.sym 107943 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 107944 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 107945 m1.count_down[2]
.sym 107950 meas_count[3]
.sym 107951 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 107952 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 107953 m1.count_up[2]
.sym 107957 m1.count_fix_up[2]
.sym 107961 m1.count_fix_down[3]
.sym 107965 count_up[2]
.sym 107966 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107967 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 107968 count_fix_up[2]
.sym 107969 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 107970 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.sym 107971 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 107972 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 107973 bank.in[3]
.sym 107977 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 107978 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107979 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 107980 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_O[3]
.sym 107981 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 107982 count_fix_down[3]
.sym 107983 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 107984 clk_count_reset_n[3]
.sym 107985 COM_MOSI_SB_LUT4_I3_O[1]
.sym 107986 reg_led[3]
.sym 107987 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 107988 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 107989 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 107990 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 107991 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107992 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107994 clk_count_rundown[3]
.sym 107995 COM_MOSI_SB_LUT4_I3_O[2]
.sym 107996 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 108001 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 108008 bank.in[18]
.sym 108013 bank.in[22]
.sym 108020 bank.in[16]
.sym 108021 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 108022 COM_MOSI$SB_IO_IN
.sym 108023 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 108024 clk_count_aper_n[26]
.sym 108025 bank.in[13]
.sym 108029 bank.in[23]
.sym 108036 clk_count_aper_n[0]
.sym 108045 bank.in[6]
.sym 108052 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108065 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 108076 clk_count_aper_n[17]
.sym 108079 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108080 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108084 clk_count_aper_n[13]
.sym 108088 clk_count_aper_n[14]
.sym 108089 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 108096 clk_count_aper_n[12]
.sym 108100 clk_count_aper_n[22]
.sym 108103 bank.count[1]
.sym 108104 bank.count[0]
.sym 108105 bank.count[5]
.sym 108106 bank.count[0]
.sym 108107 bank.count[1]
.sym 108108 bank.count[2]
.sym 108112 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 108116 bank.count[0]
.sym 108117 bank.count[0]
.sym 108118 bank.count[1]
.sym 108119 bank.count[2]
.sym 108120 bank.count[5]
.sym 108121 bank.count[3]
.sym 108122 bank.count[4]
.sym 108123 bank.count[6]
.sym 108124 bank.count[7]
.sym 108128 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 108130 bank.count[0]
.sym 108135 bank.count[1]
.sym 108139 bank.count[2]
.sym 108140 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[2]
.sym 108143 bank.count[3]
.sym 108144 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 108147 bank.count[4]
.sym 108148 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[4]
.sym 108151 bank.count[5]
.sym 108152 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[5]
.sym 108155 bank.count[6]
.sym 108156 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[6]
.sym 108159 bank.count[7]
.sym 108160 bank.count_SB_DFFNR_Q_D_SB_LUT4_O_I3[7]
.sym 108641 m1.count_down[13]
.sym 108645 reg_led[18]
.sym 108646 COM_MOSI_SB_LUT4_I3_O[1]
.sym 108647 COM_MOSI_SB_LUT4_I3_O[2]
.sym 108648 clk_count_rundown[18]
.sym 108649 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 108653 m1.count_fix_down[18]
.sym 108657 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 108658 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 108659 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 108660 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 108661 count_up[13]
.sym 108662 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108663 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 108664 count_down[13]
.sym 108665 m1.count_up[13]
.sym 108669 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 108670 count_fix_down[18]
.sym 108671 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 108672 clk_count_var_pos_n[18]
.sym 108674 meas_count[0]
.sym 108679 meas_count[1]
.sym 108680 meas_count[0]
.sym 108683 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 108684 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 108687 meas_count[3]
.sym 108688 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 108691 meas_count[4]
.sym 108692 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 108695 meas_count[5]
.sym 108696 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 108699 meas_count[6]
.sym 108700 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 108703 meas_count[7]
.sym 108704 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 108707 meas_count[8]
.sym 108708 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 108711 meas_count[9]
.sym 108712 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 108715 meas_count[10]
.sym 108716 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 108719 meas_count[11]
.sym 108720 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 108723 meas_count[12]
.sym 108724 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 108727 meas_count[13]
.sym 108728 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 108731 meas_count[14]
.sym 108732 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 108735 meas_count[15]
.sym 108736 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 108739 meas_count[16]
.sym 108740 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 108743 meas_count[17]
.sym 108744 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 108747 meas_count[18]
.sym 108748 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 108751 meas_count[19]
.sym 108752 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 108755 meas_count[20]
.sym 108756 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 108759 meas_count[21]
.sym 108760 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 108763 meas_count[22]
.sym 108764 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 108767 meas_count[23]
.sym 108768 control.count_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 108773 bank.in[22]
.sym 108777 bank.in[21]
.sym 108783 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108784 meas_count[16]
.sym 108786 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 108787 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 108788 bank.pattern[12]
.sym 108789 bank.in[13]
.sym 108793 bank.in[11]
.sym 108798 bank.in[3]
.sym 108799 bank.in[4]
.sym 108800 bank.in[5]
.sym 108801 bank.in[12]
.sym 108809 bank.in[8]
.sym 108821 bank.in[13]
.sym 108833 bank.in[11]
.sym 108837 bank.in[20]
.sym 108841 bank.in[23]
.sym 108845 bank.in[18]
.sym 108849 bank.in[8]
.sym 108853 bank.in[6]
.sym 108857 bank.in[10]
.sym 108861 bank.in[21]
.sym 108865 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 108869 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 108870 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108871 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 108872 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 108875 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 108876 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 108877 bank.in[9]
.sym 108881 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 108882 clk_count_fix_n[18]
.sym 108883 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[18]
.sym 108884 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 108885 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 108886 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 108887 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 108888 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 108891 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 108892 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 108893 meas_count[1]
.sym 108894 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 108895 COM_MOSI_SB_LUT4_I3_O[2]
.sym 108896 clk_count_rundown[1]
.sym 108897 m1.count_fix_down[8]
.sym 108903 COM_MOSI_SB_LUT4_I3_O[2]
.sym 108904 clk_count_rundown[2]
.sym 108905 m1.clk_count[1]
.sym 108909 m1.count_up[1]
.sym 108913 m1.count_fix_up[0]
.sym 108917 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 108921 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[0]
.sym 108922 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[1]
.sym 108923 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[2]
.sym 108924 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I2_O[3]
.sym 108925 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108926 count_up[1]
.sym 108927 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 108928 clk_count_reset_n[1]
.sym 108929 m1.count_fix_down[0]
.sym 108933 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 108934 count_fix_down[1]
.sym 108935 COM_MOSI_SB_LUT4_I3_O[1]
.sym 108936 reg_led[1]
.sym 108937 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 108938 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 108939 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 108940 bank.out_SB_DFFNR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 108945 clk_count_aper_n[0]
.sym 108946 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 108947 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 108948 count_fix_down[0]
.sym 108949 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 108950 clk_count_reset_n[2]
.sym 108951 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 108952 bank.himux_sel_SB_LUT4_I3_I2[3]
.sym 108953 m1.count_fix_down[1]
.sym 108960 bank.in[4]
.sym 108961 bank.in[1]
.sym 108965 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 108969 bank.in[5]
.sym 108973 bank.in[7]
.sym 108980 bank.in[13]
.sym 108981 bank.in[15]
.sym 108985 bank.in[3]
.sym 108989 bank.in[2]
.sym 108996 bank.in[2]
.sym 109000 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 109001 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109002 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 109003 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 109004 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 109005 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 109006 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 109007 clk_count_fix_n[13]
.sym 109008 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 109010 bank.addr[0]
.sym 109011 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 109012 bank.addr[1]
.sym 109016 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 109018 bank.clk_count_fix_n_SB_LUT4_O_3_I3[0]
.sym 109019 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 109020 bank.clk_count_fix_n_SB_LUT4_O_3_I3[2]
.sym 109021 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 109025 COM_MOSI$SB_IO_IN
.sym 109029 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 109030 bank.out[9]
.sym 109031 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[2]
.sym 109032 bank.out_SB_DFFNR_Q_20_D_SB_LUT4_O_I2[3]
.sym 109033 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 109034 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 109035 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 109036 COM_MOSI$SB_IO_IN
.sym 109037 bank.addr[0]
.sym 109043 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109044 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 109046 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 109047 bank.addr[3]
.sym 109048 bank.addr[2]
.sym 109055 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 109056 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 109077 bank.addr[2]
.sym 109081 bank.addr[1]
.sym 109085 bank.addr[1]
.sym 109086 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 109087 bank.addr[0]
.sym 109088 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 109101 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 109129 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 109570 m1.count_down[0]
.sym 109575 m1.count_down[1]
.sym 109576 m1.count_down[0]
.sym 109579 m1.count_down[2]
.sym 109580 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109583 m1.count_down[3]
.sym 109584 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109587 m1.count_down[4]
.sym 109588 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109591 m1.count_down[5]
.sym 109592 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109595 m1.count_down[6]
.sym 109596 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109599 m1.count_down[7]
.sym 109600 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109603 m1.count_down[8]
.sym 109604 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109607 m1.count_down[9]
.sym 109608 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109611 m1.count_down[10]
.sym 109612 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 109615 m1.count_down[11]
.sym 109616 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 109619 m1.count_down[12]
.sym 109620 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 109623 m1.count_down[13]
.sym 109624 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 109627 m1.count_down[14]
.sym 109628 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 109631 m1.count_down[15]
.sym 109632 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 109635 m1.count_down[16]
.sym 109636 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 109639 m1.count_down[17]
.sym 109640 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 109643 m1.count_down[18]
.sym 109644 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 109647 m1.count_down[19]
.sym 109648 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 109651 m1.count_down[20]
.sym 109652 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 109655 m1.count_down[21]
.sym 109656 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 109659 m1.count_down[22]
.sym 109660 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 109663 m1.count_down[23]
.sym 109664 m1.count_down_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 109665 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109666 meas_count[11]
.sym 109667 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 109668 bank.pattern[11]
.sym 109671 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109672 meas_count[19]
.sym 109673 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109674 meas_count[7]
.sym 109675 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 109676 clk_count_var_pos_n[7]
.sym 109679 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109680 meas_count[22]
.sym 109681 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 109682 count_down[17]
.sym 109683 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 109684 clk_count_aper_n[17]
.sym 109687 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109688 meas_count[23]
.sym 109691 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109692 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109693 m1.count_down[17]
.sym 109699 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 109700 bank.out[17]
.sym 109702 meas_count[10]
.sym 109703 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109704 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 109705 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109706 meas_count[17]
.sym 109707 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 109708 bank.pattern[17]
.sym 109709 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 109710 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109711 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109712 meas_count[12]
.sym 109715 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 109716 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 109717 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 109718 bank.out[16]
.sym 109719 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[2]
.sym 109720 bank.out_SB_DFFNR_Q_13_D_SB_LUT4_O_I2[3]
.sym 109721 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109722 meas_count[21]
.sym 109723 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 109724 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 109727 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 109728 meas_count[14]
.sym 109729 m1.count_down[10]
.sym 109733 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 109734 count_down[14]
.sym 109735 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 109736 clk_count_aper_n[14]
.sym 109741 m1.count_down[16]
.sym 109749 clk_count_aper_n[12]
.sym 109750 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 109751 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109752 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109753 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 109754 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109755 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 109756 count_down[10]
.sym 109757 m1.count_down[14]
.sym 109769 bank.in[16]
.sym 109773 bank.in[17]
.sym 109777 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 109781 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 109782 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 109783 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 109784 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 109785 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 109786 count_down[16]
.sym 109787 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[16]
.sym 109788 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 109797 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 109798 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 109799 bank.addr[0]
.sym 109800 bank.addr[1]
.sym 109801 bank.in[21]
.sym 109805 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 109809 bank.in[17]
.sym 109813 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 109814 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 109815 bank.addr[0]
.sym 109816 bank.addr[1]
.sym 109817 bank.in[16]
.sym 109821 bank.in[11]
.sym 109825 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 109829 bank.in[14]
.sym 109833 bank.in[16]
.sym 109837 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 109841 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[0]
.sym 109842 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[1]
.sym 109843 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]
.sym 109844 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 109845 bank.in[23]
.sym 109857 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 109858 count_fix_down[8]
.sym 109859 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 109860 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 109861 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D
.sym 109868 bank.in[8]
.sym 109869 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 109870 clk_count_fix_n[8]
.sym 109871 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 109872 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109873 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 109877 bank.in[1]
.sym 109884 bank.in[6]
.sym 109885 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 109889 clk_count_fix_n[0]
.sym 109890 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 109891 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 109892 pattern[0]
.sym 109893 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 109894 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 109895 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 109896 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 109897 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[0]
.sym 109898 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[1]
.sym 109899 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[2]
.sym 109900 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O[3]
.sym 109901 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 109902 COM_MOSI_SB_LUT4_I3_O[1]
.sym 109903 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 109904 count_fix_up[0]
.sym 109905 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 109906 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 109907 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_LUT4_I0_I2[2]
.sym 109908 COM_MOSI_SB_LUT4_I3_O[1]
.sym 109909 bank.in[23]
.sym 109913 bank.in[10]
.sym 109917 clk_count_fix_n[1]
.sym 109918 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 109919 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109920 clk_count_var_neg_n[1]
.sym 109921 bank.in[1]
.sym 109928 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 109929 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 109933 m1.clk_count[11]
.sym 109934 clk_count_fix_n[11]
.sym 109935 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 109936 clk_count_fix_n[15]
.sym 109939 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 109940 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 109941 m1.clk_count[1]
.sym 109942 clk_count_fix_n[1]
.sym 109943 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 109944 clk_count_fix_n[10]
.sym 109945 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 109949 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]
.sym 109950 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[1]
.sym 109951 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[2]
.sym 109952 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[3]
.sym 109956 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 109960 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 109961 bank.clk_count_fix_n_SB_LUT4_O_5_I3[0]
.sym 109962 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 109963 clk_count_fix_n[20]
.sym 109964 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 109965 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 109969 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 109970 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 109971 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 109972 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 109975 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 109976 clk_count_fix_n[23]
.sym 109977 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 109978 clk_count_fix_n[6]
.sym 109979 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 109980 clk_count_fix_n[21]
.sym 109984 bank.clk_count_fix_n_SB_LUT4_O_1_I3[0]
.sym 109985 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 109990 bank.addr[3]
.sym 109991 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 109992 bank.addr[2]
.sym 109996 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 109998 bank.addr[2]
.sym 109999 bank.addr[3]
.sym 110000 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 110004 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 110005 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 110009 bank.in[1]
.sym 110016 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 110017 bank.addr[5]
.sym 110018 bank.addr[6]
.sym 110019 bank.addr[7]
.sym 110020 bank.addr[4]
.sym 110021 bank.addr[0]
.sym 110022 bank.addr[1]
.sym 110023 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 110024 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 110025 bank.addr[4]
.sym 110029 bank.addr[3]
.sym 110033 bank.addr[5]
.sym 110038 bank.addr[3]
.sym 110039 bank.addr[2]
.sym 110040 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 110041 bank.addr[4]
.sym 110042 bank.addr[5]
.sym 110043 bank.addr[6]
.sym 110044 bank.addr[7]
.sym 110045 bank.addr[6]
.sym 110065 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D
.sym 110078 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 110079 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 110080 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 110083 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 110084 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 110087 himux_sel[1]
.sym 110088 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 110091 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 110092 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 110097 MUX_REF_LO_CTL_SB_LUT4_I3_I0[0]
.sym 110098 MUX_REF_LO_CTL_SB_LUT4_I3_I0[1]
.sym 110099 MUX_SLOPE_ANG_CTL$SB_IO_OUT
.sym 110100 MUX_REF_LO_CTL$SB_IO_OUT
.sym 110102 MUX_REF_LO_CTL_SB_LUT4_I3_O[0]
.sym 110103 INT_IN_SIG_CTL$SB_IO_OUT
.sym 110104 MUX_REF_LO_CTL_SB_LUT4_I3_O[2]
.sym 110105 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110106 himux_sel[1]
.sym 110107 MUX_REF_HI_CTL$SB_IO_OUT
.sym 110108 MUX_SIG_HI_CTL$SB_IO_OUT
.sym 110111 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 110112 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110545 bank.in[22]
.sym 110557 bank.in[19]
.sym 110562 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 110563 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 110564 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 110567 COM_MOSI_SB_LUT4_I3_O[1]
.sym 110568 reg_led[23]
.sym 110569 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 110570 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 110571 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 110572 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 110574 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 110575 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 110576 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 110577 m1.count_down[23]
.sym 110581 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 110582 count_down[23]
.sym 110583 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 110584 clk_count_var_pos_n[23]
.sym 110589 m1.count_down[22]
.sym 110593 m1.count_down[18]
.sym 110599 COM_MOSI_SB_LUT4_I3_O[2]
.sym 110600 clk_count_rundown[23]
.sym 110601 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 110602 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 110603 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 110604 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 110605 clk_count_aper_n[22]
.sym 110606 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]
.sym 110607 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 110608 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 110610 meas_count[18]
.sym 110611 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 110612 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 110613 m1.count_down[21]
.sym 110617 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 110618 count_down[22]
.sym 110619 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 110620 bank.pattern[22]
.sym 110621 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 110622 count_down[18]
.sym 110623 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110624 clk_count_var_neg_n[18]
.sym 110625 reg_led[11]
.sym 110626 COM_MOSI_SB_LUT4_I3_O[1]
.sym 110627 COM_MOSI_SB_LUT4_I3_O[2]
.sym 110628 clk_count_rundown[11]
.sym 110645 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110646 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110647 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110648 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 110649 count_down[21]
.sym 110650 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[1]
.sym 110651 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[21]
.sym 110652 COM_MOSI_SB_LUT4_I3_2_I1[2]
.sym 110653 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[0]
.sym 110654 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0[1]
.sym 110655 bank.out[23]
.sym 110656 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 110658 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 110659 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 110660 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 110661 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[0]
.sym 110662 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0[1]
.sym 110663 bank.out[18]
.sym 110664 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 110665 COM_MOSI_SB_LUT4_I3_2_I1[1]
.sym 110666 COM_MOSI_SB_LUT4_I3_1_O[0]
.sym 110667 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110668 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110669 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 110670 bank.out[19]
.sym 110671 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 110672 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[3]
.sym 110675 count_fix_up[12]
.sym 110676 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 110677 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[0]
.sym 110678 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0[1]
.sym 110679 bank.out[21]
.sym 110680 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 110681 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 110682 bank.out[20]
.sym 110683 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3[2]
.sym 110684 bank.out_SB_DFFNR_Q_9_D_SB_LUT4_O_I3[3]
.sym 110685 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 110686 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 110687 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 110688 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 110690 count_down[12]
.sym 110691 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 110692 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 110693 clk_count_fix_n[21]
.sym 110694 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 110695 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110696 clk_count_var_neg_n[21]
.sym 110697 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 110698 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 110699 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 110700 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 110701 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 110702 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 110703 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 110704 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 110705 clk_count_reset_n[11]
.sym 110706 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 110707 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 110708 bank.out_SB_DFFNR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 110713 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 110714 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 110715 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 110716 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 110717 bank.in[18]
.sym 110721 bank.in[14]
.sym 110725 bank.in[23]
.sym 110729 bank.in[9]
.sym 110733 bank.in[22]
.sym 110737 clk_count_reset_n[16]
.sym 110738 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 110739 COM_MOSI_SB_LUT4_I3_O[2]
.sym 110740 clk_count_rundown[16]
.sym 110741 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110742 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110743 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110744 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 110745 bank.in[18]
.sym 110749 bank.in[10]
.sym 110753 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 110754 count_fix_down[16]
.sym 110755 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 110756 clk_count_var_pos_n[16]
.sym 110757 clk_count_fix_n[16]
.sym 110758 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 110759 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110760 clk_count_var_neg_n[16]
.sym 110764 bank.in[9]
.sym 110765 m1.count_fix_down[16]
.sym 110769 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 110773 m1.count_down[3]
.sym 110777 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 110781 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 110782 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 110783 COM_MOSI_SB_LUT4_I3_O[2]
.sym 110784 clk_count_rundown[8]
.sym 110785 bank.in[7]
.sym 110789 bank.in[12]
.sym 110793 bank.in[11]
.sym 110797 bank.in[15]
.sym 110801 bank.in[22]
.sym 110805 bank.in[21]
.sym 110809 bank.in[8]
.sym 110813 bank.in[14]
.sym 110820 bank.in[10]
.sym 110821 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 110825 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_DFFE_Q_D
.sym 110829 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 110833 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 110837 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 110841 bank.in[1]
.sym 110845 bank.in[7]
.sym 110849 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D
.sym 110853 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 110857 bank.in[23]
.sym 110861 bank.in[19]
.sym 110865 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 110869 bank.in[11]
.sym 110873 bank.in[12]
.sym 110877 bank.in[20]
.sym 110881 bank.in[11]
.sym 110885 bank.in[13]
.sym 110889 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 110893 bank.in[15]
.sym 110897 bank.in[10]
.sym 110904 bank.in[7]
.sym 110905 bank.in[1]
.sym 110909 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_DFFE_Q_D
.sym 110914 clk_count_fix_n[0]
.sym 110915 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 110918 clk_count_fix_n[1]
.sym 110919 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 110922 clk_count_fix_n[2]
.sym 110923 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 110926 clk_count_fix_n[3]
.sym 110927 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 110930 clk_count_fix_n[4]
.sym 110931 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 110934 clk_count_fix_n[5]
.sym 110935 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 110938 clk_count_fix_n[6]
.sym 110939 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 110942 clk_count_fix_n[7]
.sym 110943 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 110946 clk_count_fix_n[8]
.sym 110947 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 110950 clk_count_fix_n[9]
.sym 110951 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 110954 clk_count_fix_n[10]
.sym 110955 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 110958 clk_count_fix_n[11]
.sym 110959 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 110962 clk_count_fix_n[12]
.sym 110963 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 110966 clk_count_fix_n[13]
.sym 110967 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 110970 clk_count_fix_n[14]
.sym 110971 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 110974 clk_count_fix_n[15]
.sym 110975 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 110978 clk_count_fix_n[16]
.sym 110979 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 110982 clk_count_fix_n[17]
.sym 110983 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 110986 clk_count_fix_n[18]
.sym 110987 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 110990 clk_count_fix_n[19]
.sym 110991 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 110994 clk_count_fix_n[20]
.sym 110995 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 110998 clk_count_fix_n[21]
.sym 110999 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 111002 clk_count_fix_n[22]
.sym 111003 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 111006 clk_count_fix_n[23]
.sym 111007 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 111011 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 111015 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 111019 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 111023 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 111027 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 111031 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 111035 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 111039 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 111043 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 111044 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 111046 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 111047 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111048 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111065 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 111066 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[1]
.sym 111067 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[2]
.sym 111068 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 111071 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111072 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 111504 m1.count_fix_up[0]
.sym 111522 m1.count_fix_up[0]
.sym 111527 m1.count_fix_up[1]
.sym 111528 m1.count_fix_up[0]
.sym 111531 m1.count_fix_up[2]
.sym 111532 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111535 m1.count_fix_up[3]
.sym 111536 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 111539 m1.count_fix_up[4]
.sym 111540 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 111543 m1.count_fix_up[5]
.sym 111544 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 111547 m1.count_fix_up[6]
.sym 111548 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 111551 m1.count_fix_up[7]
.sym 111552 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 111555 m1.count_fix_up[8]
.sym 111556 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 111559 m1.count_fix_up[9]
.sym 111560 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 111563 m1.count_fix_up[10]
.sym 111564 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 111567 m1.count_fix_up[11]
.sym 111568 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 111571 m1.count_fix_up[12]
.sym 111572 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 111575 m1.count_fix_up[13]
.sym 111576 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 111579 m1.count_fix_up[14]
.sym 111580 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 111583 m1.count_fix_up[15]
.sym 111584 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 111587 m1.count_fix_up[16]
.sym 111588 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 111591 m1.count_fix_up[17]
.sym 111592 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 111595 m1.count_fix_up[18]
.sym 111596 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 111599 m1.count_fix_up[19]
.sym 111600 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 111603 m1.count_fix_up[20]
.sym 111604 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 111607 m1.count_fix_up[21]
.sym 111608 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 111611 m1.count_fix_up[22]
.sym 111612 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 111615 m1.count_fix_up[23]
.sym 111616 m1.count_fix_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 111617 m1.clk_count[11]
.sym 111621 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 111622 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 111623 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 111624 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 111625 clk_count_var_pos_n[14]
.sym 111626 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 111627 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 111628 count_fix_up[14]
.sym 111629 m1.count_fix_up[14]
.sym 111633 m1.count_fix_up[10]
.sym 111637 m1.count_fix_up[12]
.sym 111641 clk_count_reset_n[14]
.sym 111642 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 111643 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 111644 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 111645 m1.count_fix_up[16]
.sym 111649 m1.count_fix_up[11]
.sym 111653 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 111654 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 111655 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 111656 count_fix_up[10]
.sym 111657 m1.count_down[12]
.sym 111661 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 111662 count_fix_down[14]
.sym 111663 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111664 count_up[14]
.sym 111665 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111666 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111667 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 111668 bank.out_SB_DFFNR_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111669 clk_count_var_pos_n[11]
.sym 111670 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 111671 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 111672 count_fix_up[11]
.sym 111673 m1.count_up[14]
.sym 111677 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 111678 COM_MOSI_SB_LUT4_I3_2_O[1]
.sym 111679 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 111680 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 111681 m1.count_fix_down[21]
.sym 111685 clk_count_fix_n[12]
.sym 111686 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 111687 COM_MOSI_SB_LUT4_I3_O[2]
.sym 111688 clk_count_rundown[12]
.sym 111689 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 111693 reg_led[12]
.sym 111694 COM_MOSI_SB_LUT4_I3_O[1]
.sym 111695 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111696 bank.out_SB_DFFNR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 111697 m1.count_fix_down[12]
.sym 111705 m1.count_fix_down[14]
.sym 111709 clk_count_fix_n[22]
.sym 111710 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 111711 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111712 clk_count_var_neg_n[22]
.sym 111716 bank.in[19]
.sym 111717 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 111718 count_fix_down[12]
.sym 111719 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 111720 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 111724 bank.in[20]
.sym 111725 bank.in[14]
.sym 111729 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[20]
.sym 111730 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 111731 COM_MOSI_SB_LUT4_I3_O[1]
.sym 111732 reg_led[20]
.sym 111744 bank.in[21]
.sym 111745 clk_count_fix_n[14]
.sym 111746 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 111747 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111748 clk_count_var_neg_n[14]
.sym 111749 bank.in[18]
.sym 111753 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[0]
.sym 111754 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 111755 clk_count_var_pos_n[23]
.sym 111756 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 111757 bank.in[16]
.sym 111761 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 111762 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 111763 clk_count_var_pos_n[18]
.sym 111764 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 111765 bank.addr[1]
.sym 111766 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 111767 bank.addr[0]
.sym 111768 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[3]
.sym 111769 bank.in[14]
.sym 111773 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 111774 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 111775 clk_count_var_pos_n[16]
.sym 111776 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 111777 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D
.sym 111781 bank.in[22]
.sym 111785 bank.in[11]
.sym 111789 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 111793 bank.clk_count_var_pos_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 111797 bank.in[9]
.sym 111801 bank.in[23]
.sym 111805 bank.in[15]
.sym 111809 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 111810 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 111811 bank.addr[0]
.sym 111812 bank.addr[1]
.sym 111813 COM_MOSI_SB_LUT4_I3_2_I1[0]
.sym 111817 bank.in[14]
.sym 111821 bank.in[23]
.sym 111825 bank.in[22]
.sym 111829 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D
.sym 111836 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3[0]
.sym 111840 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 111841 bank.clk_count_fix_n_SB_LUT4_O_5_I3_SB_DFFE_Q_D
.sym 111848 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 111849 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_DFFE_D_1_Q[0]
.sym 111850 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 111851 clk_count_fix_n[14]
.sym 111852 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 111856 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 111857 bank.clk_count_fix_n_SB_LUT4_O_4_I3[0]
.sym 111858 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 111859 clk_count_fix_n[22]
.sym 111860 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 111864 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3[0]
.sym 111868 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 111872 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 111874 clk_count_var_pos_n[0]
.sym 111875 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 111878 clk_count_var_pos_n[1]
.sym 111879 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 111882 clk_count_var_pos_n[2]
.sym 111883 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 111886 clk_count_var_pos_n[3]
.sym 111887 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 111890 clk_count_var_pos_n[4]
.sym 111891 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 111894 clk_count_var_pos_n[5]
.sym 111895 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 111898 clk_count_var_pos_n[6]
.sym 111899 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 111902 clk_count_var_pos_n[7]
.sym 111903 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 111906 clk_count_var_pos_n[8]
.sym 111907 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 111910 clk_count_var_pos_n[9]
.sym 111911 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 111914 clk_count_var_pos_n[10]
.sym 111915 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 111918 clk_count_var_pos_n[11]
.sym 111919 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 111922 clk_count_var_pos_n[12]
.sym 111923 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 111926 clk_count_var_pos_n[13]
.sym 111927 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 111930 clk_count_var_pos_n[14]
.sym 111931 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 111934 clk_count_var_pos_n[15]
.sym 111935 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 111938 clk_count_var_pos_n[16]
.sym 111939 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 111942 clk_count_var_pos_n[17]
.sym 111943 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 111946 clk_count_var_pos_n[18]
.sym 111947 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 111950 clk_count_var_pos_n[19]
.sym 111951 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 111954 clk_count_var_pos_n[20]
.sym 111955 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 111958 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 111959 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 111962 clk_count_var_pos_n[22]
.sym 111963 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 111966 clk_count_var_pos_n[23]
.sym 111967 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 111971 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 111975 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 111979 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 111983 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 111987 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 111991 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 111995 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 111999 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 112002 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112003 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112004 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112481 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[0]
.sym 112482 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[1]
.sym 112483 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[2]
.sym 112484 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0[3]
.sym 112485 reg_led[22]
.sym 112486 COM_MOSI_SB_LUT4_I3_O[1]
.sym 112487 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 112488 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 112499 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 112500 bank.out[25]
.sym 112513 m1.count_up[22]
.sym 112517 count_up[22]
.sym 112518 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112519 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 112520 count_fix_up[22]
.sym 112521 m1.count_fix_up[22]
.sym 112525 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 112529 m1.count_fix_down[19]
.sym 112533 m1.count_fix_up[23]
.sym 112537 m1.count_fix_down[11]
.sym 112542 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 112543 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112544 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 112545 meas_count[9]
.sym 112546 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 112547 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 112548 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 112549 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 112550 count_fix_down[11]
.sym 112551 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112552 count_up[11]
.sym 112553 clk_count_reset_n[18]
.sym 112554 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 112555 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 112556 bank.out_SB_DFFNR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 112557 MUX_SIG_HI_CTL_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 112558 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 112559 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 112560 count_fix_down[23]
.sym 112565 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 112566 bank.out[24]
.sym 112567 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[2]
.sym 112568 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2[3]
.sym 112575 COM_MOSI_SB_LUT4_I3_O[2]
.sym 112576 clk_count_rundown[9]
.sym 112577 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112578 count_up[9]
.sym 112579 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 112580 clk_count_var_pos_n[9]
.sym 112582 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 112583 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 112584 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 112589 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 112593 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 112597 COM_MOSI_SB_LUT4_I3_O[0]
.sym 112598 COM_MOSI_SB_LUT4_I3_O[1]
.sym 112599 COM_MOSI_SB_LUT4_I3_O[2]
.sym 112600 COM_MOSI_SB_LUT4_I3_O[3]
.sym 112601 m1.count_up[9]
.sym 112605 m1.count_fix_down[23]
.sym 112609 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 112610 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 112611 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 112612 bank.clk_count_fix_n_SB_LUT4_O_I3[3]
.sym 112617 bank.in[16]
.sym 112633 reg_led[16]
.sym 112634 COM_MOSI_SB_LUT4_I3_O[1]
.sym 112635 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 112636 bank.out_SB_DFFNR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 112637 count_up[16]
.sym 112638 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112639 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 112640 count_fix_up[16]
.sym 112643 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 112644 clk_count_reset_n[17]
.sym 112653 m1.count_up[16]
.sym 112657 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112658 count_up[12]
.sym 112659 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 112660 clk_count_reset_n[12]
.sym 112661 m1.count_up[12]
.sym 112665 reg_led[14]
.sym 112666 COM_MOSI_SB_LUT4_I3_O[1]
.sym 112667 COM_MOSI_SB_LUT4_I3_O[2]
.sym 112668 clk_count_rundown[14]
.sym 112669 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 112673 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 112674 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 112675 clk_count_reset_n[16]
.sym 112676 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 112677 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 112678 clk_count_reset_n[7]
.sym 112679 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 112680 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 112685 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 112686 clk_count_reset_n[0]
.sym 112687 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[2]
.sym 112688 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[3]
.sym 112689 bank.in[14]
.sym 112693 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 112694 clk_count_reset_n[12]
.sym 112695 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 112696 clk_count_reset_n[14]
.sym 112697 bank.in[12]
.sym 112705 bank.in[19]
.sym 112709 bank.in[17]
.sym 112715 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 112716 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 112717 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 112718 clk_count_var_pos_n[15]
.sym 112719 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 112720 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 112721 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[0]
.sym 112722 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 112723 clk_count_var_pos_n[14]
.sym 112724 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 112725 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 112726 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[1]
.sym 112727 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 112728 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 112729 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[0]
.sym 112730 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 112731 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[2]
.sym 112732 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O[3]
.sym 112733 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 112734 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 112735 clk_count_reset_n[21]
.sym 112736 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 112737 bank.in[8]
.sym 112741 bank.in[20]
.sym 112745 bank.in[18]
.sym 112749 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 112756 bank.in[12]
.sym 112757 bank.in[21]
.sym 112761 bank.in[17]
.sym 112765 bank.in[12]
.sym 112769 bank.in[16]
.sym 112773 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 112774 clk_count_reset_n[22]
.sym 112775 clk_count_reset_n[17]
.sym 112776 m1.clk_count[17]
.sym 112780 bank.clk_count_reset_n_SB_LUT4_O_3_I3[0]
.sym 112781 bank.in[19]
.sym 112785 clk_count_reset_n[7]
.sym 112786 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 112787 clk_count_reset_n[6]
.sym 112788 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 112792 bank.clk_count_reset_n_SB_LUT4_O_1_I3[0]
.sym 112796 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 112797 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 112798 clk_count_reset_n[5]
.sym 112799 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[2]
.sym 112800 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[3]
.sym 112804 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 112808 m1.clk_count[1]
.sym 112809 bank.in[22]
.sym 112813 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 112814 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 112815 clk_count_fix_n[12]
.sym 112816 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 112817 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 112818 clk_count_fix_n[0]
.sym 112819 m1.clk_count[17]
.sym 112820 clk_count_fix_n[17]
.sym 112824 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 112826 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[0]
.sym 112827 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[1]
.sym 112828 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O[2]
.sym 112832 bank.clk_count_fix_n_SB_LUT4_O_I3[0]
.sym 112834 clk_count_reset_n[0]
.sym 112835 bank.clk_count_fix_n_SB_CARRY_I0_I1[0]
.sym 112838 clk_count_reset_n[1]
.sym 112839 bank.clk_count_fix_n_SB_CARRY_I0_I1[1]
.sym 112842 clk_count_reset_n[2]
.sym 112843 bank.clk_count_fix_n_SB_CARRY_I0_I1[2]
.sym 112846 clk_count_reset_n[3]
.sym 112847 bank.clk_count_fix_n_SB_CARRY_I0_I1[3]
.sym 112850 clk_count_reset_n[4]
.sym 112851 bank.clk_count_fix_n_SB_CARRY_I0_I1[4]
.sym 112854 clk_count_reset_n[5]
.sym 112855 bank.clk_count_fix_n_SB_CARRY_I0_I1[5]
.sym 112858 clk_count_reset_n[6]
.sym 112859 bank.clk_count_fix_n_SB_CARRY_I0_I1[6]
.sym 112862 clk_count_reset_n[7]
.sym 112863 bank.clk_count_fix_n_SB_CARRY_I0_I1[7]
.sym 112866 clk_count_reset_n[8]
.sym 112867 bank.clk_count_fix_n_SB_CARRY_I0_I1[8]
.sym 112870 clk_count_reset_n[9]
.sym 112871 bank.clk_count_fix_n_SB_CARRY_I0_I1[9]
.sym 112874 clk_count_reset_n[10]
.sym 112875 bank.clk_count_fix_n_SB_CARRY_I0_I1[10]
.sym 112878 clk_count_reset_n[11]
.sym 112879 bank.clk_count_fix_n_SB_CARRY_I0_I1[11]
.sym 112882 clk_count_reset_n[12]
.sym 112883 bank.clk_count_fix_n_SB_CARRY_I0_I1[12]
.sym 112886 clk_count_reset_n[13]
.sym 112887 bank.clk_count_fix_n_SB_CARRY_I0_I1[13]
.sym 112890 clk_count_reset_n[14]
.sym 112891 bank.clk_count_fix_n_SB_CARRY_I0_I1[14]
.sym 112894 clk_count_reset_n[15]
.sym 112895 bank.clk_count_fix_n_SB_CARRY_I0_I1[15]
.sym 112898 clk_count_reset_n[16]
.sym 112899 bank.clk_count_fix_n_SB_CARRY_I0_I1[16]
.sym 112902 clk_count_reset_n[17]
.sym 112903 bank.clk_count_fix_n_SB_CARRY_I0_I1[17]
.sym 112906 clk_count_reset_n[18]
.sym 112907 bank.clk_count_fix_n_SB_CARRY_I0_I1[18]
.sym 112910 clk_count_reset_n[19]
.sym 112911 bank.clk_count_fix_n_SB_CARRY_I0_I1[19]
.sym 112914 clk_count_reset_n[20]
.sym 112915 bank.clk_count_fix_n_SB_CARRY_I0_I1[20]
.sym 112918 clk_count_reset_n[21]
.sym 112919 bank.clk_count_fix_n_SB_CARRY_I0_I1[21]
.sym 112922 clk_count_reset_n[22]
.sym 112923 bank.clk_count_fix_n_SB_CARRY_I0_I1[22]
.sym 112926 clk_count_reset_n[23]
.sym 112927 bank.clk_count_fix_n_SB_CARRY_I0_I1[23]
.sym 112931 bank.clk_count_fix_n_SB_CARRY_I0_I1[24]
.sym 112935 bank.clk_count_fix_n_SB_CARRY_I0_I1[25]
.sym 112939 bank.clk_count_fix_n_SB_CARRY_I0_I1[26]
.sym 112943 bank.clk_count_fix_n_SB_CARRY_I0_I1[27]
.sym 112947 bank.clk_count_fix_n_SB_CARRY_I0_I1[28]
.sym 112951 bank.clk_count_fix_n_SB_CARRY_I0_I1[29]
.sym 112955 bank.clk_count_fix_n_SB_CARRY_I0_I1[30]
.sym 112959 bank.clk_count_fix_n_SB_CARRY_I0_I1[31]
.sym 112963 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112964 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 113436 m1.count_down[0]
.sym 113449 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[0]
.sym 113450 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[1]
.sym 113451 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[2]
.sym 113452 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0[3]
.sym 113453 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 113454 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 113455 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 113456 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 113459 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 113460 bank.out[30]
.sym 113461 reg_led[19]
.sym 113462 COM_MOSI_SB_LUT4_I3_O[1]
.sym 113463 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 113464 count_fix_up[19]
.sym 113465 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[0]
.sym 113466 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[1]
.sym 113467 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[2]
.sym 113468 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0[3]
.sym 113471 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 113472 bank.out[26]
.sym 113473 clk_count_var_neg_n[19]
.sym 113474 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113475 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 113476 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 113477 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 113478 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113479 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 113480 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 113483 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 113484 clk_count_fix_n[23]
.sym 113485 m1.count_fix_up[19]
.sym 113493 clk_count_rundown[19]
.sym 113494 COM_MOSI_SB_LUT4_I3_O[2]
.sym 113495 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113496 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 113499 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 113500 count_fix_down[19]
.sym 113501 clk_count_reset_n[23]
.sym 113502 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 113503 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 113504 count_fix_up[23]
.sym 113505 m1.count_fix_up[18]
.sym 113510 meas_count[20]
.sym 113511 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 113512 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 113513 m1.count_up[11]
.sym 113517 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[19]
.sym 113518 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 113519 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 113520 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 113521 m1.count_up[18]
.sym 113525 count_up[18]
.sym 113526 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113527 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 113528 count_fix_up[18]
.sym 113531 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 113532 clk_count_fix_n[20]
.sym 113533 m1.count_up[23]
.sym 113538 m1.count_up[0]
.sym 113543 m1.count_up[1]
.sym 113544 m1.count_up[0]
.sym 113547 m1.count_up[2]
.sym 113548 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113551 m1.count_up[3]
.sym 113552 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 113555 m1.count_up[4]
.sym 113556 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 113559 m1.count_up[5]
.sym 113560 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 113563 m1.count_up[6]
.sym 113564 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 113567 m1.count_up[7]
.sym 113568 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 113571 m1.count_up[8]
.sym 113572 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 113575 m1.count_up[9]
.sym 113576 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 113579 m1.count_up[10]
.sym 113580 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 113583 m1.count_up[11]
.sym 113584 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 113587 m1.count_up[12]
.sym 113588 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 113591 m1.count_up[13]
.sym 113592 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 113595 m1.count_up[14]
.sym 113596 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 113599 m1.count_up[15]
.sym 113600 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 113603 m1.count_up[16]
.sym 113604 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 113607 m1.count_up[17]
.sym 113608 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 113611 m1.count_up[18]
.sym 113612 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 113615 m1.count_up[19]
.sym 113616 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 113619 m1.count_up[20]
.sym 113620 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 113623 m1.count_up[21]
.sym 113624 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 113627 m1.count_up[22]
.sym 113628 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 113631 m1.count_up[23]
.sym 113632 m1.count_up_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 113633 clk_count_reset_n[22]
.sym 113634 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 113635 COM_MOSI_SB_LUT4_I3_O[2]
.sym 113636 clk_count_rundown[22]
.sym 113637 bank.in[16]
.sym 113641 clk_count_rundown[0]
.sym 113642 COM_MOSI_SB_LUT4_I3_O[2]
.sym 113643 clk_count_var_pos_n[0]
.sym 113644 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 113645 bank.in[17]
.sym 113649 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 113650 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 113651 bank.out_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 113652 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 113653 bank.in[18]
.sym 113657 bank.in[13]
.sym 113661 clk_count_var_pos_n[13]
.sym 113662 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 113663 bank.clk_count_var_pos_n_SB_LUT4_O_I3[2]
.sym 113664 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 113667 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[0]
.sym 113668 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O[1]
.sym 113669 clk_count_var_pos_n[15]
.sym 113670 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 113671 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 113672 clk_count_var_pos_n[13]
.sym 113673 clk_count_fix_n[17]
.sym 113674 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 113675 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113676 clk_count_var_neg_n[17]
.sym 113677 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[0]
.sym 113678 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 113679 clk_count_var_pos_n[22]
.sym 113680 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 113681 bank.in[13]
.sym 113685 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113686 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 113687 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 113688 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 113689 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 113690 clk_count_var_pos_n[7]
.sym 113691 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[2]
.sym 113692 bank.clk_count_var_pos_n_SB_LUT4_O_6_I3_SB_LUT4_I0_O[3]
.sym 113693 m1.clk_count[11]
.sym 113694 clk_count_var_pos_n[11]
.sym 113695 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 113696 COM_MOSI_SB_LUT4_I3_2_O[3]
.sym 113697 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 113698 clk_count_reset_n[6]
.sym 113699 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 113700 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 113701 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 113702 clk_count_reset_n[20]
.sym 113703 clk_count_reset_n[1]
.sym 113704 m1.clk_count[1]
.sym 113705 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[0]
.sym 113706 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[1]
.sym 113707 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[2]
.sym 113708 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O[3]
.sym 113709 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3[0]
.sym 113710 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 113711 clk_count_var_pos_n[0]
.sym 113712 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 113713 m1.clk_count[1]
.sym 113714 clk_count_var_pos_n[1]
.sym 113715 m1.clk_count[17]
.sym 113716 clk_count_var_pos_n[17]
.sym 113717 bank.clk_count_reset_n_SB_LUT4_O_2_I3[0]
.sym 113718 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 113719 clk_count_reset_n[3]
.sym 113720 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 113721 bank.in[21]
.sym 113725 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 113726 clk_count_reset_n[18]
.sym 113727 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 113728 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 113729 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 113730 clk_count_reset_n[23]
.sym 113731 clk_count_reset_n[15]
.sym 113732 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 113734 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113735 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 113736 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 113737 bank.clk_count_fix_n_SB_LUT4_O_1_I3_SB_LUT4_I1_I3[1]
.sym 113738 clk_count_fix_n[19]
.sym 113739 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 113740 clk_count_reset_n[19]
.sym 113741 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 113742 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 113743 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 113744 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 113745 bank.in[18]
.sym 113749 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 113750 clk_count_reset_n[2]
.sym 113751 m1.clk_count[19]
.sym 113752 clk_count_reset_n[19]
.sym 113753 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 113754 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 113755 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 113756 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 113757 bank.in[14]
.sym 113764 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 113768 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 113769 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 113770 clk_count_fix_n[8]
.sym 113771 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 113772 clk_count_fix_n[18]
.sym 113776 bank.clk_count_reset_n_SB_LUT4_O_4_I3[2]
.sym 113780 m1.clk_count[11]
.sym 113784 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 113786 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113787 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 113788 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 113789 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 113790 clk_count_fix_n[16]
.sym 113791 m1.clk_count[19]
.sym 113792 clk_count_fix_n[19]
.sym 113796 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 113800 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 113801 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[0]
.sym 113802 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[1]
.sym 113803 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[2]
.sym 113804 bank.clk_count_fix_n_SB_LUT4_O_I3_SB_LUT4_I0_1_O_SB_LUT4_I1_O[3]
.sym 113808 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 113812 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 113816 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 113824 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 113828 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 113832 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 113836 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 113844 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 113848 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 113856 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 113858 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113859 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 113860 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 113864 m1.clk_count[28]
.sym 113868 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 113872 m1.clk_count[19]
.sym 113876 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 113880 m1.clk_count[29]
.sym 113884 m1.clk_count[17]
.sym 113885 bank.himux_sel_SB_LUT4_I2_I3[1]
.sym 113886 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 113887 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 113888 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 113890 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113891 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 113892 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113895 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113896 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113897 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113898 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113899 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 113900 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 113908 m1.clk_count[27]
.sym 113911 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113912 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 113916 m1.clk_count[26]
.sym 113919 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113920 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114411 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 114412 bank.out[29]
.sym 114425 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114426 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 114427 bank.out[28]
.sym 114428 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 114429 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 114430 bank.out[27]
.sym 114431 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[2]
.sym 114432 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2[3]
.sym 114437 m1.count_up[21]
.sym 114445 count_up[21]
.sym 114446 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114447 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 114448 count_fix_up[21]
.sym 114449 m1.count_down[20]
.sym 114453 clk_count_rundown[20]
.sym 114454 COM_MOSI_SB_LUT4_I3_O[2]
.sym 114455 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 114456 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 114457 clk_count_reset_n[21]
.sym 114458 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 114459 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 114460 bank.himux_sel_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 114461 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 114465 m1.count_fix_up[21]
.sym 114469 clk_count_var_neg_n[20]
.sym 114470 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114471 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 114472 count_down[20]
.sym 114473 clk_count_var_pos_n[19]
.sym 114474 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 114475 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 114476 bank.pattern[19]
.sym 114477 m1.count_fix_up[20]
.sym 114482 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 114483 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 114484 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114485 m1.clk_count[19]
.sym 114489 count_fix_up[20]
.sym 114490 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 114491 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 114492 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 114497 clk_count_var_pos_n[20]
.sym 114498 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 114499 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 114500 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 114501 m1.count_up[20]
.sym 114505 m1.count_fix_down[20]
.sym 114509 m1.count_down[19]
.sym 114513 count_down[19]
.sym 114514 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 114515 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 114516 bank.out_SB_DFFNR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 114517 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 114518 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 114519 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 114520 bank.out_SB_DFFNR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 114521 m1.count_fix_up[17]
.sym 114525 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 114526 count_fix_down[20]
.sym 114527 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114528 count_up[20]
.sym 114530 meas_count[0]
.sym 114531 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 114532 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 114533 clk_count_var_pos_n[17]
.sym 114534 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 114535 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I2_O[1]
.sym 114536 count_fix_up[17]
.sym 114537 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114538 count_up[0]
.sym 114539 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 114540 clk_count_reset_n[0]
.sym 114543 COM_MOSI_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 114544 clk_count_reset_n[20]
.sym 114545 bank.in[20]
.sym 114555 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114556 count_up[19]
.sym 114557 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114558 bank.clk_count_var_pos_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 114559 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 114560 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114561 m1.count_down[0]
.sym 114565 clk_count_var_neg_n[0]
.sym 114566 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 114567 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 114568 count_down[0]
.sym 114573 m1.count_up[19]
.sym 114577 m1.count_up[17]
.sym 114581 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 114582 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 114583 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 114584 m1.sigmux_SB_LUT4_I2_O_SB_DFFE_Q_D_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 114585 m1.count_up[0]
.sym 114589 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 114590 count_fix_down[22]
.sym 114591 COM_MOSI_SB_LUT4_I3_2_O[2]
.sym 114592 clk_count_var_pos_n[22]
.sym 114593 m1.count_fix_down[17]
.sym 114597 reg_led[17]
.sym 114598 COM_MOSI_SB_LUT4_I3_O[1]
.sym 114599 COM_MOSI_SB_LUT4_I3_O[2]
.sym 114600 clk_count_rundown[17]
.sym 114601 m1.clk_count[17]
.sym 114605 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 114606 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 114607 bank.out_SB_DFFNR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 114608 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 114609 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 114613 COM_MOSI_SB_LUT4_I3_2_O[0]
.sym 114614 count_fix_down[17]
.sym 114615 COM_MISO_SB_DFFNR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114616 count_up[17]
.sym 114617 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 114621 m1.count_fix_down[22]
.sym 114625 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 114626 clk_count_var_pos_n[20]
.sym 114627 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 114628 bank.clk_count_var_pos_n_SB_LUT4_O_4_I3_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 114633 bank.in[19]
.sym 114637 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 114638 clk_count_var_pos_n[9]
.sym 114639 m1.clk_count[19]
.sym 114640 clk_count_var_pos_n[19]
.sym 114645 bank.in[20]
.sym 114649 bank.in[17]
.sym 114653 bank.in[21]
.sym 114657 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 114658 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 114659 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 114660 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 114663 bank.clk_count_reset_n_SB_LUT4_O_I3[0]
.sym 114664 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 114665 CMPR_OUT_CTL_P$SB_IO_IN
.sym 114666 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 114667 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114668 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114671 m1.clk_count[11]
.sym 114672 clk_count_reset_n[11]
.sym 114681 CMPR_OUT_CTL_P$SB_IO_IN
.sym 114682 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 114683 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114684 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114695 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114696 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 114708 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114721 m1.clk_count[28]
.sym 114722 m1.clk_count[29]
.sym 114723 m1.clk_count[30]
.sym 114724 m1.clk_count[31]
.sym 114732 m1.clk_count[30]
.sym 114736 m1.clk_count[24]
.sym 114737 m1.clk_count[24]
.sym 114738 m1.clk_count[25]
.sym 114739 m1.clk_count[26]
.sym 114740 m1.clk_count[27]
.sym 114743 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 114744 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 114745 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 114747 m1.clk_count[1]
.sym 114748 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 114752 m1.clk_count[31]
.sym 114753 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 114754 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 114755 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 114756 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114757 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 114758 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 114759 m1.crossr_SB_LUT4_I1_O[2]
.sym 114760 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 114761 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114762 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114763 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114764 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114767 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114768 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114771 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 114772 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 114776 m1.clk_count[25]
.sym 114778 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114779 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 114780 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 114783 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 114784 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 114786 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 114787 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 114788 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 114790 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114791 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114792 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114794 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114795 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 114796 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 114799 CMPR_OUT_CTL_P_SB_LUT4_I2_O[2]
.sym 114800 CMPR_OUT_CTL_P_SB_LUT4_I2_O[1]
.sym 114802 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114803 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 114804 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 114805 CMPR_OUT_CTL_P_SB_LUT4_I2_O[0]
.sym 114806 CMPR_OUT_CTL_P_SB_LUT4_I2_O[1]
.sym 114807 CMPR_OUT_CTL_P_SB_LUT4_I2_O[2]
.sym 114808 CMPR_OUT_CTL_P_SB_LUT4_I2_O[3]
.sym 114810 m1.crossr_SB_LUT4_I1_O[2]
.sym 114811 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114812 CMPR_OUT_CTL_P_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114813 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114814 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 114815 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 114816 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114818 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114819 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 114820 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 114821 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114822 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 114823 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114824 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114827 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114828 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114829 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 114830 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 114831 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 114832 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 114835 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114836 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114838 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 114839 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114840 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 114843 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114844 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 114846 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114847 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114848 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114851 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114852 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114854 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114855 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114856 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114857 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114858 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114859 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114860 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114863 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114864 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114866 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114867 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114868 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114870 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 114871 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 114872 INT_IN_P_CTL_SB_DFFESR_Q_E[2]
.sym 114874 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114875 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 114876 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 114878 MUX_SIG_HI_CTL_SB_DFFESS_Q_E[0]
.sym 114879 CMPR_OUT_CTL_P$SB_IO_IN
.sym 114880 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115449 bank.in[19]
.sym 115484 meas_count[0]
.sym 115497 bank.in[20]
.sym 115532 m1.count_up[0]
.sym 115561 bank.in[20]
.sym 115581 bank.in[19]
.sym 115586 bank.clk_count_reset_n_SB_LUT4_O_3_I3_SB_LUT4_I0_1_O[0]
.sym 115591 m1.clk_count[1]
.sym 115593 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115595 bank.clk_count_fix_n_SB_LUT4_O_5_I3[3]
.sym 115596 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 115597 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115599 bank.clk_count_reset_n_SB_LUT4_O_2_I3[1]
.sym 115600 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 115601 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115603 bank.clk_count_fix_n_SB_LUT4_O_3_I3[1]
.sym 115604 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[4]
.sym 115605 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115607 bank.clk_count_reset_n_SB_LUT4_O_1_I3_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 115608 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 115609 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115611 bank.clk_count_reset_n_SB_LUT4_O_4_I3[0]
.sym 115612 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[6]
.sym 115613 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115615 bank.clk_count_fix_n_SB_LUT4_O_1_I3[3]
.sym 115616 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 115617 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115619 bank.clk_count_reset_n_SB_LUT4_O_3_I3[3]
.sym 115620 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 115621 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115623 bank.clk_count_reset_n_SB_LUT4_O_2_I3[3]
.sym 115624 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 115625 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115627 bank.clk_count_reset_n_SB_LUT4_O_1_I3[3]
.sym 115628 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[10]
.sym 115629 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115631 m1.clk_count[11]
.sym 115632 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[11]
.sym 115633 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115635 bank.clk_count_var_pos_n_SB_LUT4_O_I3[3]
.sym 115636 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[12]
.sym 115637 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115639 bank.clk_count_fix_n_SB_LUT4_O_1_I3[1]
.sym 115640 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[13]
.sym 115641 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115643 bank.clk_count_var_pos_n_SB_LUT4_O_5_I3[1]
.sym 115644 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[14]
.sym 115645 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115647 bank.clk_count_var_pos_n_SB_LUT4_O_I3[0]
.sym 115648 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[15]
.sym 115649 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115651 bank.clk_count_reset_n_SB_LUT4_O_3_I3[1]
.sym 115652 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 115653 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115655 m1.clk_count[17]
.sym 115656 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[17]
.sym 115657 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115659 bank.clk_count_reset_n_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 115660 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[18]
.sym 115661 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115663 m1.clk_count[19]
.sym 115664 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[19]
.sym 115665 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115667 bank.clk_count_fix_n_SB_LUT4_O_5_I3[1]
.sym 115668 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[20]
.sym 115669 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115671 bank.clk_count_reset_n_SB_LUT4_O_1_I3[1]
.sym 115672 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[21]
.sym 115673 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115675 bank.clk_count_var_pos_n_SB_LUT4_O_7_I3[1]
.sym 115676 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[22]
.sym 115677 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115679 bank.clk_count_var_pos_n_SB_LUT4_O_2_I3[1]
.sym 115680 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[23]
.sym 115681 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115683 m1.clk_count[24]
.sym 115684 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[24]
.sym 115685 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115687 m1.clk_count[25]
.sym 115688 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[25]
.sym 115689 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115691 m1.clk_count[26]
.sym 115692 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[26]
.sym 115693 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115695 m1.clk_count[27]
.sym 115696 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[27]
.sym 115697 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115699 m1.clk_count[28]
.sym 115700 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[28]
.sym 115701 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115703 m1.clk_count[29]
.sym 115704 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[29]
.sym 115705 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115707 m1.clk_count[30]
.sym 115708 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[30]
.sym 115709 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115711 m1.clk_count[31]
.sym 115712 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[31]
.sym 115722 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 115723 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 115724 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 115727 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 115728 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115747 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115748 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115750 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
.sym 115751 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115752 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 115753 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[56]
.sym 115754 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115755 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 115756 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 115758 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115759 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 115760 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 115763 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2[0]
.sym 115764 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 115767 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115768 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115771 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115772 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115775 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115776 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 115777 CMPR_OUT_CTL_P$SB_IO_IN
.sym 115781 m1.crossr[0]
.sym 115787 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[0]
.sym 115788 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 115790 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115791 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115792 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115793 m1.crossr[1]
.sym 115798 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 115799 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115800 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115802 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115803 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115804 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 115805 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115806 m1.crossr[1]
.sym 115807 m1.crossr[2]
.sym 115808 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 115813 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 115814 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 115815 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 115816 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 115818 CMPR_OUT_CTL_P$SB_IO_IN
.sym 115819 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 115820 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 115826 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 115827 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 115828 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 115830 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 115831 CMPR_OUT_CTL_P$SB_IO_IN
.sym 115832 INT_IN_P_CTL_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 115835 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 115836 INT_IN_P_CTL_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 116537 bank.in[17]
.sym 117324 m1.crossr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFE_E_Q
