// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1962\sampleModel1962_2_sub_sub_sub\Subsystem.v
// Created: 2024-08-16 01:37:29
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 1
// Target subsystem base rate: 1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Subsystem
// Source Path: sampleModel1962_2_sub_sub_sub/Subsystem
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Subsystem
          (Hdl_out);


  output  [7:0] Hdl_out;  // uint8


  wire [7:0] Subsystem_out1;  // uint8


  Subsystem_block u_Subsystem (.Hdl_out(Subsystem_out1)  // uint8
                               );

  assign Hdl_out = Subsystem_out1;

endmodule  // Subsystem

