{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 10:35:12 2021 " "Info: Processing started: Thu Oct 21 10:35:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\] memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7 173.61 MHz 5.76 ns Internal " "Info: Clock \"clock\" has Internal fmax of 173.61 MHz between source register \"lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\]\" and destination memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7\" (period= 5.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.642 ns + Longest register memory " "Info: + Longest register to memory delay is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\] 1 REG LCFF_X29_Y10_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y10_N3; Fanout = 4; REG Node = 'lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/quartusprojects/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.309 ns) 0.617 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~6 2 COMB LCCOMB_X30_Y10_N2 2 " "Info: 2: + IC(0.308 ns) + CELL(0.309 ns) = 0.617 ns; Loc. = LCCOMB_X30_Y10_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.652 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~10 3 COMB LCCOMB_X30_Y10_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.652 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~6 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.687 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~14 4 COMB LCCOMB_X30_Y10_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.687 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.812 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~17 5 COMB LCCOMB_X30_Y10_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.812 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.350 ns) 1.495 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~14 6 COMB LCCOMB_X31_Y10_N22 2 " "Info: 6: + IC(0.333 ns) + CELL(0.350 ns) = 1.495 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.530 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~18 7 COMB LCCOMB_X31_Y10_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.530 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.565 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~22 8 COMB LCCOMB_X31_Y10_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.565 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.600 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~26 9 COMB LCCOMB_X31_Y10_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.600 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 1; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.725 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~29 10 COMB LCCOMB_X31_Y10_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 1.725 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.103 ns) 2.642 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7 11 MEM M4K_X32_Y12 8 " "Info: 11: + IC(0.814 ns) + CELL(0.103 ns) = 2.642 ns; Loc. = M4K_X32_Y12; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_erv.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_erv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 44.93 % ) " "Info: Total cell delay = 1.187 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.455 ns ( 55.07 % ) " "Info: Total interconnect delay = 1.455 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~6 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~6 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.308ns 0.000ns 0.000ns 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.814ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.122 ns - Smallest " "Info: - Smallest clock skew is -0.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.354 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 117; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.481 ns) 2.354 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X32_Y12 8 " "Info: 3: + IC(0.676 ns) + CELL(0.481 ns) = 2.354 ns; Loc. = M4K_X32_Y12; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_erv.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_erv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.71 % ) " "Info: Total cell delay = 1.335 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.019 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clock clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 117; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\] 3 REG LCFF_X29_Y10_N3 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X29_Y10_N3; Fanout = 4; REG Node = 'lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/quartusprojects/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clock clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_04i.tdf" "" { Text "D:/quartusprojects/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_erv.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_erv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_04i.tdf" "" { Text "D:/quartusprojects/lab3/db/cntr_04i.tdf" 91 8 0 } } { "db/altsyncram_erv.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_erv.tdf" 34 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~6 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~6 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.308ns 0.000ns 0.000ns 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.814ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clock clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7 address\[1\] clock 5.446 ns memory " "Info: tsu for memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7\" (data pin = \"address\[1\]\", clock pin = \"clock\") is 5.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.778 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns address\[1\] 1 PIN PIN_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 2; PIN Node = 'address\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { 40 208 376 56 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.488 ns) + CELL(0.436 ns) 5.788 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~10 2 COMB LCCOMB_X30_Y10_N4 2 " "Info: 2: + IC(4.488 ns) + CELL(0.436 ns) = 5.788 ns; Loc. = LCCOMB_X30_Y10_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { address[1] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.823 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~14 3 COMB LCCOMB_X30_Y10_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.823 ns; Loc. = LCCOMB_X30_Y10_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.948 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~17 4 COMB LCCOMB_X30_Y10_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.948 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_80i:auto_generated\|op_1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.350 ns) 6.631 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~14 5 COMB LCCOMB_X31_Y10_N22 2 " "Info: 5: + IC(0.333 ns) + CELL(0.350 ns) = 6.631 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.666 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~18 6 COMB LCCOMB_X31_Y10_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.666 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.701 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~22 7 COMB LCCOMB_X31_Y10_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.701 ns; Loc. = LCCOMB_X31_Y10_N26; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.736 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~26 8 COMB LCCOMB_X31_Y10_N28 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.736 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 1; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.861 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~29 9 COMB LCCOMB_X31_Y10_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 6.861 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_3qh:auto_generated\|op_1~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.103 ns) 7.778 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7 10 MEM M4K_X32_Y12 8 " "Info: 10: + IC(0.814 ns) + CELL(0.103 ns) = 7.778 ns; Loc. = M4K_X32_Y12; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_erv.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_erv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.143 ns ( 27.55 % ) " "Info: Total cell delay = 2.143 ns ( 27.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.635 ns ( 72.45 % ) " "Info: Total interconnect delay = 5.635 ns ( 72.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { address[1] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { address[1] {} address[1]~combout {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 4.488ns 0.000ns 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.814ns } { 0.000ns 0.864ns 0.436ns 0.035ns 0.125ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_erv.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_erv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.354 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 117; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.481 ns) 2.354 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X32_Y12 8 " "Info: 3: + IC(0.676 ns) + CELL(0.481 ns) = 2.354 ns; Loc. = M4K_X32_Y12; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_erv:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_erv.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_erv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.71 % ) " "Info: Total cell delay = 1.335 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.019 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clock clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { address[1] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { address[1] {} address[1]~combout {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~10 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~14 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_80i:auto_generated|op_1~17 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~26 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~29 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 4.488ns 0.000ns 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns 0.814ns } { 0.000ns 0.864ns 0.436ns 0.035ns 0.125ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { clock clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_erv:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data\[6\] lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_we_reg 9.241 ns memory " "Info: tco from clock \"clock\" to destination pin \"data\[6\]\" through memory \"lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_we_reg\" is 9.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.350 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 117; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y10 8 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X32_Y10; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_gkc1.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_gkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_gkc1.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_gkc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.755 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y10; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_gkc1.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_gkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|q_a\[6\] 2 MEM M4K_X32_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_gkc1.tdf" "" { Text "D:/quartusprojects/lab3/db/altsyncram_gkc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.228 ns) 2.837 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10 3 COMB LCCOMB_X31_Y12_N12 2 " "Info: 3: + IC(0.759 ns) + CELL(0.228 ns) = 2.837 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 2; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[6] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.225 ns) 3.281 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11 4 COMB LCCOMB_X31_Y12_N0 2 " "Info: 4: + IC(0.219 ns) + CELL(0.225 ns) = 3.281 ns; Loc. = LCCOMB_X31_Y12_N0; Fanout = 2; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~10 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(2.144 ns) 6.755 ns data\[6\] 5 PIN PIN_K1 0 " "Info: 5: + IC(1.330 ns) + CELL(2.144 ns) = 6.755 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'data\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~11 data[6] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { 144 1480 1656 160 "data\[7..0\]" "" } { 136 1408 1480 152 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.447 ns ( 65.83 % ) " "Info: Total cell delay = 4.447 ns ( 65.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.308 ns ( 34.17 % ) " "Info: Total interconnect delay = 2.308 ns ( 34.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[6] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~10 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~11 data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.755 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[6] {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~10 {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~11 {} data[6] {} } { 0.000ns 0.000ns 0.759ns 0.219ns 1.330ns } { 0.000ns 1.850ns 0.228ns 0.225ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[6] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~10 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~11 data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.755 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[6] {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~10 {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]~11 {} data[6] {} } { 0.000ns 0.000ns 0.759ns 0.219ns 1.330ns } { 0.000ns 1.850ns 0.228ns 0.225ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ram_or_rom data\[0\] 9.535 ns Longest " "Info: Longest tpd from source pin \"ram_or_rom\" to destination pin \"data\[0\]\" is 9.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns ram_or_rom 1 PIN PIN_V10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 8; PIN Node = 'ram_or_rom'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_or_rom } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -184 24 192 -168 "ram_or_rom" "" } { 384 872 952 400 "ram_or_rom" "" } { -8 1016 1112 8 "ram_or_rom" "" } { -192 192 264 -176 "ram_or_rom" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.401 ns) + CELL(0.366 ns) 5.594 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22 2 COMB LCCOMB_X31_Y13_N8 2 " "Info: 2: + IC(4.401 ns) + CELL(0.366 ns) = 5.594 ns; Loc. = LCCOMB_X31_Y13_N8; Fanout = 2; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { ram_or_rom lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.053 ns) 6.374 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~23 3 COMB LCCOMB_X29_Y12_N26 2 " "Info: 3: + IC(0.727 ns) + CELL(0.053 ns) = 6.374 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 2; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~22 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(1.982 ns) 9.535 ns data\[0\] 4 PIN PIN_Y5 0 " "Info: 4: + IC(1.179 ns) + CELL(1.982 ns) = 9.535 ns; Loc. = PIN_Y5; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~23 data[0] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { 144 1480 1656 160 "data\[7..0\]" "" } { 136 1408 1480 152 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.228 ns ( 33.85 % ) " "Info: Total cell delay = 3.228 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.307 ns ( 66.15 % ) " "Info: Total interconnect delay = 6.307 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.535 ns" { ram_or_rom lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~22 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~23 data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.535 ns" { ram_or_rom {} ram_or_rom~combout {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~22 {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~23 {} data[0] {} } { 0.000ns 0.000ns 4.401ns 0.727ns 1.179ns } { 0.000ns 0.827ns 0.366ns 0.053ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] buffer_size\[1\] clock -2.707 ns register " "Info: th for register \"lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"buffer_size\[1\]\", clock pin = \"clock\") is -2.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 117; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -208 24 192 -192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X30_Y10_N27 29 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 29; REG Node = 'lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.335 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns buffer_size\[1\] 1 PIN PIN_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 2; PIN Node = 'buffer_size\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[1] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "D:/quartusprojects/lab3/LAB3.bdf" { { -328 120 288 -312 "buffer_size\[2..0\]" "" } { -688 378 459 -672 "buffer_size\[2..0\]" "" } { -336 288 400 -320 "buffer_size\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.061 ns) + CELL(0.272 ns) 5.180 ns lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~0 2 COMB LCCOMB_X30_Y10_N26 1 " "Info: 2: + IC(4.061 ns) + CELL(0.272 ns) = 5.180 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.333 ns" { buffer_size[1] lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.335 ns lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X30_Y10_N27 29 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.335 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 29; REG Node = 'lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 23.88 % ) " "Info: Total cell delay = 1.274 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.061 ns ( 76.12 % ) " "Info: Total interconnect delay = 4.061 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { buffer_size[1] lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { buffer_size[1] {} buffer_size[1]~combout {} lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 {} lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.061ns 0.000ns } { 0.000ns 0.847ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { buffer_size[1] lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { buffer_size[1] {} buffer_size[1]~combout {} lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 {} lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.061ns 0.000ns } { 0.000ns 0.847ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 10:35:12 2021 " "Info: Processing ended: Thu Oct 21 10:35:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
