{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664564686286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664564686286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 15:04:46 2022 " "Processing started: Fri Sep 30 15:04:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664564686286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564686286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_full -c ALU_full " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_full -c ALU_full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564686286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664564686849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664564686849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/fa.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 1 1 " "Found 1 design units, including 1 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "RCA.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_8.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_8 " "Found entity 1: CSA_8" {  } { { "CSA_8.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_16.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_16 " "Found entity 1: CSA_16" {  } { { "CSA_16.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32 " "Found entity 1: CSA_32" {  } { { "CSA_32.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698771 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1664564698771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX_4.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "MUX_8.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX16 " "Found entity 1: MUX16" {  } { { "MUX_16.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX_32.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/MUX_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "isNotEqual isnotequal alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"isNotEqual\" differs only in case from object \"isnotequal\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "isLessThan islessthan alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"isLessThan\" differs only in case from object \"islessthan\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/bitwise_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/bitwise_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "islessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file islessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 isLessThan " "Found entity 1: isLessThan" {  } { { "isLessThan.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/isLessThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isnotequal.v 1 1 " "Found 1 design units, including 1 entities, in source file isnotequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 isNotEqual " "Found entity 1: isNotEqual" {  } { { "isNotEqual.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/isNotEqual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLL " "Found entity 1: SLL" {  } { { "SLL.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA " "Found entity 1: SRA" {  } { { "SRA.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664564698802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564698802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 isLessThan.v(7) " "Verilog HDL Implicit Net warning at isLessThan.v(7): created implicit net for \"and1\"" {  } { { "isLessThan.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/isLessThan.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 isLessThan.v(8) " "Verilog HDL Implicit Net warning at isLessThan.v(8): created implicit net for \"and2\"" {  } { { "isLessThan.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/isLessThan.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 isLessThan.v(9) " "Verilog HDL Implicit Net warning at isLessThan.v(9): created implicit net for \"and3\"" {  } { { "isLessThan.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/isLessThan.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664564698849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32 CSA_32:CSA_32 " "Elaborating entity \"CSA_32\" for hierarchy \"CSA_32:CSA_32\"" {  } { { "alu.v" "CSA_32" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_16 CSA_32:CSA_32\|CSA_16:CSA_16_1 " "Elaborating entity \"CSA_16\" for hierarchy \"CSA_32:CSA_32\|CSA_16:CSA_16_1\"" {  } { { "CSA_32.v" "CSA_16_1" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_8 CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1 " "Elaborating entity \"CSA_8\" for hierarchy \"CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\"" {  } { { "CSA_16.v" "CSA_8_1" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_16.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|RCA:RCA_1 " "Elaborating entity \"RCA\" for hierarchy \"CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|RCA:RCA_1\"" {  } { { "CSA_8.v" "RCA_1" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|RCA:RCA_1\|fa:fa_1 " "Elaborating entity \"fa\" for hierarchy \"CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|RCA:RCA_1\|fa:fa_1\"" {  } { { "RCA.v" "fa_1" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/RCA.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|MUX4:MUX4_1 " "Elaborating entity \"MUX4\" for hierarchy \"CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|MUX4:MUX4_1\"" {  } { { "CSA_8.v" "MUX4_1" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_8.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|mux:mux_1 " "Elaborating entity \"mux\" for hierarchy \"CSA_32:CSA_32\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|mux:mux_1\"" {  } { { "CSA_8.v" "mux_1" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_8.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 CSA_32:CSA_32\|CSA_16:CSA_16_1\|MUX8:MUX8_2 " "Elaborating entity \"MUX8\" for hierarchy \"CSA_32:CSA_32\|CSA_16:CSA_16_1\|MUX8:MUX8_2\"" {  } { { "CSA_16.v" "MUX8_2" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_16.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16 CSA_32:CSA_32\|MUX16:MUX0 " "Elaborating entity \"MUX16\" for hierarchy \"CSA_32:CSA_32\|MUX16:MUX0\"" {  } { { "CSA_32.v" "MUX0" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/CSA_32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564698974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isNotEqual isNotEqual:isnotequal " "Elaborating entity \"isNotEqual\" for hierarchy \"isNotEqual:isnotequal\"" {  } { { "alu.v" "isnotequal" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564699036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isLessThan isLessThan:islessthan " "Elaborating entity \"isLessThan\" for hierarchy \"isLessThan:islessthan\"" {  } { { "alu.v" "islessthan" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564699036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and bitwise_and:AND " "Elaborating entity \"bitwise_and\" for hierarchy \"bitwise_and:AND\"" {  } { { "alu.v" "AND" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564699036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or bitwise_or:OR " "Elaborating entity \"bitwise_or\" for hierarchy \"bitwise_or:OR\"" {  } { { "alu.v" "OR" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564699036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL SLL:SLL0 " "Elaborating entity \"SLL\" for hierarchy \"SLL:SLL0\"" {  } { { "alu.v" "SLL0" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564699036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA SRA:SRA0 " "Elaborating entity \"SRA\" for hierarchy \"SRA:SRA0\"" {  } { { "alu.v" "SRA0" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564699036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664564701037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vcm/Documents/ECE_550/ALU_full/output_files/ALU_full.map.smsg " "Generated suppressed messages file C:/Users/vcm/Documents/ECE_550/ALU_full/output_files/ALU_full.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564702849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664564703037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664564703037 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664564703162 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/vcm/Documents/ECE_550/ALU_full/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664564703162 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664564703162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "786 " "Implemented 786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664564703162 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664564703162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "677 " "Implemented 677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664564703162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664564703162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664564703193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 15:05:03 2022 " "Processing ended: Fri Sep 30 15:05:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664564703193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664564703193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664564703193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664564703193 ""}
