{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "FLAGM",
      "FLAGM2"
    ]
  },
  "Comment": [
    "Instructions in this table that are marked optimal don't have their flag calculation part of this assumption",
    "Flags calculation can dramatically change an instruction's lengths so this is mostly ignored here."
  ],
  "Instructions": {
    "add al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #24",
        "cmn w0, w20, lsl #24",
        "add w20, w21, #0x1 (1)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "or al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0x1",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "adc al, 1": {
      "ExpectedInstructionCount": 23,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "cset w22, hs",
        "adc w23, w21, w20",
        "uxtb w20, w23",
        "cmp w20, #0x1 (1)",
        "cset x23, lo",
        "cmp w20, #0x1 (1)",
        "cset x24, ls",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x23, eq",
        "cmn wzr, w20, lsl #24",
        "mrs x22, nzcv",
        "orr w23, w22, w25, lsl #29",
        "bic w22, w20, w21",
        "ubfx x24, x22, #7, #1",
        "orr w22, w23, w24, lsl #28",
        "mov x26, x20",
        "mov x23, x21",
        "bfxil x23, x20, #0, #8",
        "mov x4, x23",
        "msr nzcv, x22"
      ]
    },
    "sbb al, 1": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "cset w22, hs",
        "add w23, w20, w22",
        "sub w20, w21, w23",
        "uxtb w23, w20",
        "cmp x23, x21",
        "cset x20, hi",
        "cmp x23, x21",
        "cset x24, hs",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x20, eq",
        "cmn wzr, w23, lsl #24",
        "mrs x20, nzcv",
        "orr w22, w20, w25, lsl #29",
        "bic w20, w21, w23",
        "ubfx x24, x20, #7, #1",
        "orr w20, w22, w24, lsl #28",
        "mov x26, x23",
        "mov x22, x21",
        "bfxil x22, x23, #0, #8",
        "mov x4, x22",
        "msr nzcv, x20"
      ]
    },
    "and al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "and w21, w20, #0x1",
        "cmn wzr, w21, lsl #24",
        "mov x26, x21",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22"
      ]
    },
    "sub al, 1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0x1 (1)",
        "mov x26, x20",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22",
        "msr nzcv, x23"
      ]
    },
    "xor al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0x1",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "cmp al, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x80 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0x1 (1)",
        "mov x26, x20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "add al, -1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #24",
        "cmn w0, w20, lsl #24",
        "add w20, w21, #0xff (255)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22"
      ]
    },
    "or al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0xff",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "adc al, -1": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "cset w22, hs",
        "adc w23, w21, w20",
        "uxtb w20, w23",
        "cmp w20, #0xff (255)",
        "cset x23, lo",
        "cmp w20, #0xff (255)",
        "cset x24, ls",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x23, eq",
        "cmn wzr, w20, lsl #24",
        "mrs x22, nzcv",
        "orr w23, w22, w25, lsl #29",
        "bic w22, w21, w20",
        "ubfx x24, x22, #7, #1",
        "orr w22, w23, w24, lsl #28",
        "mov x26, x20",
        "mov x23, x21",
        "bfxil x23, x20, #0, #8",
        "mov x4, x23",
        "msr nzcv, x22"
      ]
    },
    "sbb al, -1": {
      "ExpectedInstructionCount": 25,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "cset w22, hs",
        "add w23, w20, w22",
        "sub w20, w21, w23",
        "uxtb w23, w20",
        "cmp x23, x21",
        "cset x20, hi",
        "cmp x23, x21",
        "cset x24, hs",
        "cmp x22, #0x1 (1)",
        "csel x25, x24, x20, eq",
        "cmn wzr, w23, lsl #24",
        "mrs x20, nzcv",
        "orr w22, w20, w25, lsl #29",
        "bic w20, w23, w21",
        "ubfx x24, x20, #7, #1",
        "orr w20, w22, w24, lsl #28",
        "mov x26, x23",
        "mov x22, x21",
        "bfxil x22, x23, #0, #8",
        "mov x4, x22",
        "msr nzcv, x20"
      ]
    },
    "and al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "and w21, w20, #0xff",
        "cmn wzr, w21, lsl #24",
        "mov x26, x21",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22"
      ]
    },
    "sub al, -1": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0xff (255)",
        "mov x26, x20",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22",
        "msr nzcv, x23"
      ]
    },
    "xor al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0xff",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mov x26, x21",
        "cmn wzr, w21, lsl #24"
      ]
    },
    "cmp al, -1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP1 0x80 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w21, #0xff (255)",
        "mov x26, x20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "add ax, 256": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w20, w21, #0x100 (256)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22"
      ]
    },
    "add eax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds w21, w20, #0x100 (256)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "add rax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "or rax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr x21, x20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "adc eax, 256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, 256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, 256": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs w22, w21, w20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "sbb rax, 256": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mov x21, x4",
        "mov x27, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs x22, x21, x20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "and eax, 256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands w21, w20, #0x100",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "and rax, 256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands x21, x20, #0x100",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "sub eax, 256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x100 (256)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x4, x21",
        "msr nzcv, x22"
      ]
    },
    "sub rax, 256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x4, x21",
        "msr nzcv, x22"
      ]
    },
    "xor eax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "xor rax, 256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor x21, x20, #0x100",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "cmp eax, 256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x100 (256)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "cmp rax, 256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "add ax, -256": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xff00",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w22, w21, w20",
        "mov x26, x22",
        "mov x20, x21",
        "bfxil x20, x22, #0, #16",
        "mov x4, x20"
      ]
    },
    "add eax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "adds w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "add rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0xffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "or rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr x21, x20, #0xffffffffffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "adc eax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, -256": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, -256": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs w22, w21, w20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "sbb rax, -256": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs x22, x21, x20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "and eax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands w21, w20, #0xffffff00",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "and rax, -256": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands x21, x20, #0xffffffffffffff00",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "sub eax, -256": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "subs w22, w21, w20",
        "mov x26, x22",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "sub rax, -256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x4, x21",
        "msr nzcv, x22"
      ]
    },
    "xor eax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0xffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "xor rax, -256": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor x21, x20, #0xffffffffffffff00",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "cmp eax, -256": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffff00",
        "mov x21, x4",
        "mov x27, x21",
        "subs w22, w21, w20",
        "mov x26, x22",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "cmp rax, -256": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x100 (256)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "add ax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w20, w21, #0x1 (1)",
        "mov x26, x20",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22"
      ]
    },
    "add eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds w21, w20, #0x1 (1)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "add rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "adds x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr w21, w20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "or rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "orr x21, x20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "adc eax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, 1": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs w22, w21, w20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "sbb rax, 1": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "mov x27, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs x22, x21, x20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "and eax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands w21, w20, #0x1",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "and rax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ands x21, x20, #0x1",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "sub eax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x1 (1)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x4, x21",
        "msr nzcv, x22"
      ]
    },
    "sub rax, 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x4, x21",
        "msr nzcv, x22"
      ]
    },
    "xor eax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor w21, w20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst w21, w21"
      ]
    },
    "xor rax, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "eor x21, x20, #0x1",
        "mov x4, x21",
        "mov x26, x21",
        "tst x21, x21"
      ]
    },
    "cmp eax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs w21, w20, #0x1 (1)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "cmp rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x27, x20",
        "subs x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "add ax, -1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w22, w21, w20",
        "mov x26, x22",
        "mov x20, x21",
        "bfxil x20, x22, #0, #16",
        "mov x4, x20"
      ]
    },
    "add eax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "adds w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "add rax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mvn w21, w20",
        "mov x27, x21",
        "subs x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mov x4, x21"
      ]
    },
    "or eax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /-1",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "orr w22, w21, w20",
        "mov x4, x22",
        "mov x26, x22",
        "tst w22, w22"
      ]
    },
    "or rax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /-1",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "orr x22, x21, x20",
        "mov x4, x22",
        "mov x26, x22",
        "tst x22, x22"
      ]
    },
    "adc eax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "adcs w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "adc rax, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "adcs x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sbb eax, -1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs w22, w21, w20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "sbb rax, -1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "sbcs x22, x21, x20",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x26, x22",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "and eax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "ands w22, w21, w20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "and rax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "ands x22, x21, x20",
        "mov x26, x22",
        "mov x4, x22"
      ]
    },
    "sub eax, -1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "subs w22, w21, w20",
        "mov x26, x22",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "mov x4, x22",
        "msr nzcv, x21"
      ]
    },
    "sub rax, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mvn w21, w20",
        "mov x27, x21",
        "adds x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x4, x21",
        "msr nzcv, x22"
      ]
    },
    "xor eax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "eor w22, w21, w20",
        "mov x4, x22",
        "mov x26, x22",
        "tst w22, w22"
      ]
    },
    "xor rax, -1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "eor x22, x21, x20",
        "mov x4, x22",
        "mov x26, x22",
        "tst x22, x22"
      ]
    },
    "cmp eax, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "mvn w22, w21",
        "mov x27, x22",
        "subs w22, w21, w20",
        "mov x26, x22",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "cmp rax, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mvn w21, w20",
        "mov x27, x21",
        "adds x21, x20, #0x1 (1)",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w21, w20, #0x20000000",
        "msr nzcv, x21"
      ]
    },
    "rol al, 2": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xC0 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "ror w21, w22, #30",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #0, #1",
        "orr w21, w22, w20, lsl #29",
        "msr nzcv, x21"
      ]
    },
    "ror al, 2": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xC0 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "ror w22, w21, #2",
        "mov x21, x20",
        "bfxil x21, x22, #0, #8",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #7, #1",
        "orr w22, w21, w20, lsl #29",
        "msr nzcv, x22"
      ]
    },
    "rcl al, 2": {
      "ExpectedInstructionCount": 36,
      "Comment": "GROUP2 0xC0 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov w22, #0x0",
        "cset w23, hs",
        "mov x24, x22",
        "bfi x24, x21, #55, #8",
        "mov x22, x24",
        "bfi x22, x23, #63, #1",
        "mov x24, x22",
        "bfi x24, x21, #46, #8",
        "mov x22, x24",
        "bfi x22, x23, #54, #1",
        "mov x24, x22",
        "bfi x24, x21, #37, #8",
        "mov x22, x24",
        "bfi x22, x23, #45, #1",
        "mov x24, x22",
        "bfi x24, x21, #28, #8",
        "mov x22, x24",
        "bfi x22, x23, #36, #1",
        "mov x24, x22",
        "bfi x24, x21, #19, #8",
        "mov x22, x24",
        "bfi x22, x23, #27, #1",
        "mov x23, x22",
        "bfxil x23, x21, #0, #8",
        "ror x21, x23, #62",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "ror x20, x23, #61",
        "ubfx x21, x20, #0, #1",
        "mrs x20, nzcv",
        "mov w22, w20",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "rcr al, 2": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP2 0xC0 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x4",
        "uxtb w22, w21",
        "mov x23, x22",
        "bfi x23, x20, #8, #1",
        "mov x20, x23",
        "bfi x20, x23, #9, #9",
        "mov x22, x20",
        "bfi x22, x20, #18, #18",
        "mov x20, x22",
        "bfi x20, x22, #36, #9",
        "lsr w22, w20, #2",
        "mov x23, x21",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "ubfx x21, x20, #1, #1",
        "mrs x20, nzcv",
        "mov w22, w20",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "shl al, 2": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xC0 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsl w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "ubfx x20, x21, #6, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w20, lsl #29",
        "mov x26, x22",
        "msr nzcv, x23"
      ]
    },
    "shr al, 2": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xC0 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsr w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "ubfx x20, x21, #1, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w20, lsl #29",
        "mov x26, x22",
        "msr nzcv, x23"
      ]
    },
    "sar al, 2": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xC0 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "sxtb x22, w21",
        "asr x21, x22, #2",
        "mov x23, x20",
        "bfxil x23, x21, #0, #8",
        "mov x4, x23",
        "cmn wzr, w21, lsl #24",
        "ubfx x20, x22, #1, #1",
        "mrs x22, nzcv",
        "orr w23, w22, w20, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "rol ax, 2": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #30",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #0, #1",
        "orr w22, w21, w20, lsl #29",
        "msr nzcv, x22"
      ]
    },
    "rol eax, 2": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #30",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #0, #1",
        "orr w21, w22, w20, lsl #29",
        "msr nzcv, x21"
      ]
    },
    "rol rax, 2": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xC1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #62",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #0, #1",
        "orr w21, w22, w20, lsl #29",
        "msr nzcv, x21"
      ]
    },
    "ror ax, 2": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #2",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #15, #1",
        "orr w22, w21, w20, lsl #29",
        "msr nzcv, x22"
      ]
    },
    "ror eax, 2": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #2",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #31, #1",
        "orr w21, w22, w20, lsl #29",
        "msr nzcv, x21"
      ]
    },
    "ror rax, 2": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xC1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #2",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "lsr x20, x21, #63",
        "orr w21, w22, w20, lsl #29",
        "msr nzcv, x21"
      ]
    },
    "rcl ax, 2": {
      "ExpectedInstructionCount": 28,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov w22, #0x0",
        "cset w23, hs",
        "mov x24, x22",
        "bfi x24, x21, #47, #16",
        "mov x22, x24",
        "bfi x22, x23, #63, #1",
        "mov x24, x22",
        "bfi x24, x21, #30, #16",
        "mov x22, x24",
        "bfi x22, x23, #46, #1",
        "mov x24, x22",
        "bfi x24, x21, #13, #16",
        "mov x22, x24",
        "bfi x22, x23, #29, #1",
        "mov x23, x22",
        "bfxil x23, x21, #0, #16",
        "ror x21, x23, #62",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x4, x22",
        "ror x20, x23, #61",
        "ubfx x21, x20, #0, #1",
        "mrs x20, nzcv",
        "mov w22, w20",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "rcl eax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl w21, w20, #2",
        "cset w22, hs",
        "orr w23, w21, w20, lsr #31",
        "ubfx x21, x20, #30, #1",
        "lsl x20, x21, #29",
        "orr w21, w23, w22, lsl #1",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "rcl rax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x21, x20, #2",
        "cset w22, hs",
        "orr x23, x21, x20, lsr #63",
        "ubfx x21, x20, #62, #1",
        "lsl x20, x21, #29",
        "orr x21, x23, x22, lsl #1",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "rcr ax, 2": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "mov x21, x4",
        "uxth w22, w21",
        "mov x23, x22",
        "bfi x23, x20, #16, #1",
        "mov x20, x23",
        "bfi x20, x23, #17, #17",
        "mov x22, x20",
        "bfi x22, x20, #34, #17",
        "lsr w20, w22, #2",
        "mov x23, x21",
        "bfxil x23, x20, #0, #16",
        "mov x4, x23",
        "ubfx x20, x22, #1, #1",
        "mrs x21, nzcv",
        "mov w22, w21",
        "bfi w22, w20, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "rcr eax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr w21, w20, #2",
        "cset w22, hs",
        "orr w23, w21, w20, lsl #31",
        "ubfx x21, x20, #1, #1",
        "lsl x20, x21, #29",
        "orr w21, w23, w22, lsl #30",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "rcr rax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x21, x20, #2",
        "cset w22, hs",
        "orr x23, x21, x20, lsl #63",
        "ubfx x21, x20, #1, #1",
        "lsl x20, x21, #29",
        "orr x21, x23, x22, lsl #62",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "shl ax, 2": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsl w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "ubfx x20, x21, #14, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w20, lsl #29",
        "mov x26, x22",
        "msr nzcv, x23"
      ]
    },
    "shl eax, 2": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsl w20, w21, #2",
        "mov x4, x20",
        "tst w20, w20",
        "ubfx x22, x21, #30, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w22, lsl #29",
        "mov x26, x20",
        "msr nzcv, x23"
      ]
    },
    "shl rax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x21, x20, #2",
        "mov x4, x21",
        "tst x21, x21",
        "ubfx x22, x20, #62, #1",
        "mrs x20, nzcv",
        "orr w23, w20, w22, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "shr ax, 2": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsr w22, w21, #2",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "ubfx x20, x21, #1, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w20, lsl #29",
        "mov x26, x22",
        "msr nzcv, x23"
      ]
    },
    "shr eax, 2": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsr w20, w21, #2",
        "mov x4, x20",
        "tst w20, w20",
        "ubfx x22, x21, #1, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w22, lsl #29",
        "mov x26, x20",
        "msr nzcv, x23"
      ]
    },
    "shr rax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x21, x20, #2",
        "mov x4, x21",
        "tst x21, x21",
        "ubfx x22, x20, #1, #1",
        "mrs x20, nzcv",
        "orr w23, w20, w22, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "sar ax, 2": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "sxth x22, w21",
        "asr x21, x22, #2",
        "mov x23, x20",
        "bfxil x23, x21, #0, #16",
        "mov x4, x23",
        "cmn wzr, w21, lsl #16",
        "ubfx x20, x22, #1, #1",
        "mrs x22, nzcv",
        "orr w23, w22, w20, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "sar eax, 2": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "asr w20, w21, #2",
        "mov x4, x20",
        "tst w20, w20",
        "ubfx x22, x21, #1, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w22, lsl #29",
        "mov x26, x20",
        "msr nzcv, x23"
      ]
    },
    "sar rax, 2": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xC1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "asr x21, x20, #2",
        "mov x4, x21",
        "tst x21, x21",
        "ubfx x22, x20, #1, #1",
        "mrs x20, nzcv",
        "orr w23, w20, w22, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "rol al, 1": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP2 0xd0 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "ror w21, w22, #31",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #0, #1",
        "orr w23, w22, w20, lsl #29",
        "eor w20, w21, w21, lsr #7",
        "ubfx x21, x20, #0, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "ror al, 1": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd0 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #8, #8",
        "ror w22, w21, #1",
        "mov x21, x20",
        "bfxil x21, x22, #0, #8",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #7, #1",
        "orr w23, w21, w20, lsl #29",
        "eor w20, w22, w22, lsr #1",
        "ubfx x21, x20, #6, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "rcl al, 1": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd0 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "cset w22, hs",
        "orr w23, w22, w21, lsl #1",
        "mov x22, x20",
        "bfxil x22, x23, #0, #8",
        "mov x4, x22",
        "ubfx x20, x21, #7, #1",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w20, #29, #1",
        "eor w20, w23, w21",
        "ubfx x21, x20, #7, #1",
        "mov w20, w24",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "rcr al, 1": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP2 0xd0 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "cset w22, hs",
        "ubfx x23, x21, #0, #1",
        "mrs x24, nzcv",
        "mov w25, w24",
        "bfi w25, w23, #29, #1",
        "ubfx w23, w21, #1, #7",
        "mov w21, w23",
        "bfi w21, w22, #7, #1",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x4, x22",
        "eor w20, w21, w21, lsr #1",
        "ubfx x21, x20, #6, #1",
        "mov w20, w25",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "shl al, 1": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd0 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsl w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "ubfx x20, x21, #7, #1",
        "mrs x23, nzcv",
        "orr w24, w23, w20, lsl #29",
        "mov x26, x22",
        "eor w20, w22, w21",
        "ubfx x21, x20, #7, #1",
        "orr w20, w24, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "shr al, 1": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd0 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "lsr w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #8",
        "mov x4, x23",
        "cmn wzr, w22, lsl #24",
        "ubfx x20, x21, #0, #1",
        "mrs x23, nzcv",
        "orr w24, w23, w20, lsl #29",
        "mov x26, x22",
        "ubfx x20, x21, #7, #1",
        "orr w21, w24, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "sar al, 1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd0 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "sxtb x22, w21",
        "asr x21, x22, #1",
        "mov x23, x20",
        "bfxil x23, x21, #0, #8",
        "mov x4, x23",
        "cmn wzr, w21, lsl #24",
        "ubfx x20, x22, #0, #1",
        "mrs x22, nzcv",
        "orr w23, w22, w20, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "rol ax, 1": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #31",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #0, #1",
        "orr w23, w21, w20, lsl #29",
        "eor w20, w22, w22, lsr #15",
        "ubfx x21, x20, #0, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "rol eax, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #31",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #0, #1",
        "orr w23, w22, w20, lsl #29",
        "eor w20, w21, w21, lsr #31",
        "ubfx x21, x20, #0, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "rol rax, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd1 /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #63",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #0, #1",
        "orr w23, w22, w20, lsl #29",
        "eor x20, x21, x21, lsr #63",
        "ubfx x21, x20, #0, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "ror ax, 1": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "bfi w21, w20, #16, #16",
        "ror w22, w21, #1",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #15, #1",
        "orr w23, w21, w20, lsl #29",
        "eor w20, w22, w22, lsr #1",
        "ubfx x21, x20, #14, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "ror eax, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror w21, w20, #1",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "ubfx x20, x21, #31, #1",
        "orr w23, w22, w20, lsl #29",
        "eor w20, w21, w21, lsr #1",
        "ubfx x21, x20, #30, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "ror rax, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd1 /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "ror x21, x20, #1",
        "mov x4, x21",
        "mrs x20, nzcv",
        "and w22, w20, #0xc0000000",
        "lsr x20, x21, #63",
        "orr w23, w22, w20, lsl #29",
        "eor x20, x21, x21, lsr #1",
        "ubfx x21, x20, #62, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "rcl ax, 1": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "cset w22, hs",
        "orr w23, w22, w21, lsl #1",
        "mov x22, x20",
        "bfxil x22, x23, #0, #16",
        "mov x4, x22",
        "ubfx x20, x21, #15, #1",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w20, #29, #1",
        "eor w20, w23, w21",
        "ubfx x21, x20, #15, #1",
        "mov w20, w24",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "rcl eax, 1": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "cset w20, hs",
        "orr w22, w20, w21, lsl #1",
        "mov x4, x22",
        "ubfx x20, x21, #31, #1",
        "mrs x23, nzcv",
        "mov w24, w23",
        "bfi w24, w20, #29, #1",
        "eor w20, w22, w21",
        "ubfx x21, x20, #31, #1",
        "mov w20, w24",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "rcl rax, 1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd1 /2",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "orr x22, x21, x20, lsl #1",
        "mov x4, x22",
        "lsr x21, x20, #63",
        "mrs x23, nzcv",
        "mov w24, w23",
        "bfi w24, w21, #29, #1",
        "eor x21, x22, x20",
        "lsr x20, x21, #63",
        "mov w21, w24",
        "bfi w21, w20, #28, #1",
        "msr nzcv, x21"
      ]
    },
    "rcr ax, 1": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "ubfx x22, x20, #0, #1",
        "mrs x23, nzcv",
        "mov w24, w23",
        "bfi w24, w22, #29, #1",
        "ubfx w22, w20, #1, #15",
        "orr w23, w22, w21, lsl #15",
        "mov x21, x20",
        "bfxil x21, x23, #0, #16",
        "mov x4, x21",
        "eor x20, x23, x23, lsr #1",
        "ubfx x21, x20, #14, #1",
        "mov w20, w24",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "rcr eax, 1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "ubfx x22, x20, #0, #1",
        "mrs x23, nzcv",
        "mov w24, w23",
        "bfi w24, w22, #29, #1",
        "extr w22, w21, w20, #1",
        "mov x4, x22",
        "eor x20, x22, x22, lsr #1",
        "ubfx x21, x20, #30, #1",
        "mov w20, w24",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "rcr rax, 1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd1 /3",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "ubfx x22, x20, #0, #1",
        "mrs x23, nzcv",
        "mov w24, w23",
        "bfi w24, w22, #29, #1",
        "extr x22, x21, x20, #1",
        "mov x4, x22",
        "eor x20, x22, x22, lsr #1",
        "ubfx x21, x20, #62, #1",
        "mov w20, w24",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "shl ax, 1": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsl w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "ubfx x20, x21, #15, #1",
        "mrs x23, nzcv",
        "orr w24, w23, w20, lsl #29",
        "mov x26, x22",
        "eor w20, w22, w21",
        "ubfx x21, x20, #15, #1",
        "orr w20, w24, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "shl eax, 1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsl w20, w21, #1",
        "mov x4, x20",
        "tst w20, w20",
        "ubfx x22, x21, #31, #1",
        "mrs x23, nzcv",
        "orr w24, w23, w22, lsl #29",
        "mov x26, x20",
        "eor w22, w20, w21",
        "ubfx x20, x22, #31, #1",
        "orr w21, w24, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "shl rax, 1": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd1 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsl x21, x20, #1",
        "mov x4, x21",
        "tst x21, x21",
        "lsr x22, x20, #63",
        "mrs x23, nzcv",
        "orr w24, w23, w22, lsl #29",
        "mov x26, x21",
        "eor x22, x21, x20",
        "lsr x20, x22, #63",
        "orr w21, w24, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "shr ax, 1": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "lsr w22, w21, #1",
        "mov x23, x20",
        "bfxil x23, x22, #0, #16",
        "mov x4, x23",
        "cmn wzr, w22, lsl #16",
        "ubfx x20, x21, #0, #1",
        "mrs x23, nzcv",
        "orr w24, w23, w20, lsl #29",
        "mov x26, x22",
        "ubfx x20, x21, #15, #1",
        "orr w21, w24, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "shr eax, 1": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "lsr w20, w21, #1",
        "mov x4, x20",
        "tst w20, w20",
        "ubfx x22, x21, #0, #1",
        "mrs x23, nzcv",
        "orr w24, w23, w22, lsl #29",
        "mov x26, x20",
        "ubfx x20, x21, #31, #1",
        "orr w21, w24, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "shr rax, 1": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xd1 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "lsr x21, x20, #1",
        "mov x4, x21",
        "tst x21, x21",
        "ubfx x22, x20, #0, #1",
        "mrs x23, nzcv",
        "orr w24, w23, w22, lsl #29",
        "mov x26, x21",
        "lsr x21, x20, #63",
        "orr w20, w24, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "sar ax, 1": {
      "ExpectedInstructionCount": 13,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "sxth x22, w21",
        "asr x21, x22, #1",
        "mov x23, x20",
        "bfxil x23, x21, #0, #16",
        "mov x4, x23",
        "cmn wzr, w21, lsl #16",
        "ubfx x20, x22, #0, #1",
        "mrs x22, nzcv",
        "orr w23, w22, w20, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "sar eax, 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "asr w20, w21, #1",
        "mov x4, x20",
        "tst w20, w20",
        "ubfx x22, x21, #0, #1",
        "mrs x21, nzcv",
        "orr w23, w21, w22, lsl #29",
        "mov x26, x20",
        "msr nzcv, x23"
      ]
    },
    "sar rax, 1": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xd1 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "asr x21, x20, #1",
        "mov x4, x21",
        "tst x21, x21",
        "ubfx x22, x20, #0, #1",
        "mrs x20, nzcv",
        "orr w23, w20, w22, lsl #29",
        "mov x26, x21",
        "msr nzcv, x23"
      ]
    },
    "rol al, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP2 0xd2 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x50",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #8, #8",
        "mov w23, w22",
        "bfi w23, w22, #16, #16",
        "neg w22, w20",
        "ror w20, w23, w22",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22",
        "mrs x21, nzcv",
        "and w22, w21, #0xc0000000",
        "ubfx x21, x20, #0, #1",
        "orr w23, w22, w21, lsl #29",
        "eor w21, w20, w20, lsr #7",
        "ubfx x20, x21, #0, #1",
        "orr w21, w23, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "ror al, cl": {
      "ExpectedInstructionCount": 21,
      "Comment": "GROUP2 0xd2 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x4c",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #8, #8",
        "mov w23, w22",
        "bfi w23, w22, #16, #16",
        "ror w22, w23, w20",
        "mov x20, x21",
        "bfxil x20, x22, #0, #8",
        "mov x4, x20",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #7, #1",
        "orr w23, w21, w20, lsl #29",
        "eor w20, w22, w22, lsr #1",
        "ubfx x21, x20, #6, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "rcl al, cl": {
      "ExpectedInstructionCount": 48,
      "Comment": "GROUP2 0xd2 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0xb8",
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "mov x20, x4",
        "uxtb w22, w20",
        "mov w23, #0x0",
        "cset w24, hs",
        "mov x25, x23",
        "bfi x25, x22, #55, #8",
        "mov x23, x25",
        "bfi x23, x24, #63, #1",
        "mov x25, x23",
        "bfi x25, x22, #46, #8",
        "mov x23, x25",
        "bfi x23, x24, #54, #1",
        "mov x25, x23",
        "bfi x25, x22, #37, #8",
        "mov x23, x25",
        "bfi x23, x24, #45, #1",
        "mov x25, x23",
        "bfi x25, x22, #28, #8",
        "mov x23, x25",
        "bfi x23, x24, #36, #1",
        "mov x25, x23",
        "bfi x25, x22, #19, #8",
        "mov x23, x25",
        "bfi x23, x24, #27, #1",
        "mov x24, x23",
        "bfxil x24, x22, #0, #8",
        "neg w22, w21",
        "ror x23, x24, x22",
        "mov x22, x20",
        "bfxil x22, x23, #0, #8",
        "mov x4, x22",
        "mov w20, #0x3f",
        "sub x22, x20, x21",
        "ror x20, x24, x22",
        "ubfx x21, x20, #0, #1",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w21, #29, #1",
        "eor x21, x20, x23, lsr #7",
        "ubfx x20, x21, #0, #1",
        "mov w21, w24",
        "bfi w21, w20, #28, #1",
        "msr nzcv, x21"
      ]
    },
    "rcr al, cl": {
      "ExpectedInstructionCount": 30,
      "Comment": "GROUP2 0xd2 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x70",
        "mov x20, x5",
        "cset w21, hs",
        "mov x22, x4",
        "uxtb w23, w22",
        "mov x24, x23",
        "bfi x24, x21, #8, #1",
        "mov x21, x24",
        "bfi x21, x24, #9, #9",
        "mov x23, x21",
        "bfi x23, x21, #18, #18",
        "mov x21, x23",
        "bfi x21, x23, #36, #9",
        "lsr w23, w21, w20",
        "mov x24, x22",
        "bfxil x24, x23, #0, #8",
        "mov x4, x24",
        "sub w22, w20, #0x1 (1)",
        "lsr w20, w21, w22",
        "ubfx x21, x20, #0, #1",
        "mrs x20, nzcv",
        "mov w22, w20",
        "bfi w22, w21, #29, #1",
        "eor w20, w23, w23, lsr #1",
        "ubfx x21, x20, #6, #1",
        "mov w20, w22",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "shl al, cl": {
      "ExpectedInstructionCount": 23,
      "Comment": "GROUP2 0xd2 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov x22, x5",
        "uxtb w23, w22",
        "lsl w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #8",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x30",
        "cmn wzr, w22, lsl #24",
        "mov x24, x22",
        "mov w0, #0x8",
        "sub w0, w0, w23",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr w2, w2, #7",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "shr al, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP2 0xd2 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov x22, x5",
        "uxtb w23, w22",
        "lsr w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #8",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x2c",
        "cmn wzr, w22, lsl #24",
        "mov x24, x22",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr w2, w2, #7",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "sar al, cl": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP2 0xd2 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxtb w21, w20",
        "mov x22, x5",
        "uxtb w23, w22",
        "sxtb x22, w21",
        "asr w21, w22, w23",
        "mov x24, x20",
        "bfxil x24, x21, #0, #8",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x20",
        "cmn wzr, w21, lsl #24",
        "mov x24, x21",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w22, w0",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "rol ax, cl": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x48",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "neg w23, w20",
        "ror w20, w22, w23",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22",
        "mrs x21, nzcv",
        "and w22, w21, #0xc0000000",
        "ubfx x21, x20, #0, #1",
        "orr w23, w22, w21, lsl #29",
        "eor w21, w20, w20, lsr #15",
        "ubfx x20, x21, #0, #1",
        "orr w21, w23, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "rol eax, cl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x38",
        "mov x20, x5",
        "mov x21, x4",
        "neg w22, w20",
        "ror w20, w21, w22",
        "mov x4, x20",
        "mrs x21, nzcv",
        "and w22, w21, #0xc0000000",
        "ubfx x21, x20, #0, #1",
        "orr w23, w22, w21, lsl #29",
        "eor w21, w20, w20, lsr #31",
        "ubfx x20, x21, #0, #1",
        "orr w21, w23, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "rol rax, cl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd3 /0",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x38",
        "mov x20, x5",
        "mov x21, x4",
        "neg x22, x20",
        "ror x20, x21, x22",
        "mov x4, x20",
        "mrs x21, nzcv",
        "and w22, w21, #0xc0000000",
        "ubfx x21, x20, #0, #1",
        "orr w23, w22, w21, lsl #29",
        "eor x21, x20, x20, lsr #63",
        "ubfx x20, x21, #0, #1",
        "orr w21, w23, w20, lsl #28",
        "msr nzcv, x21"
      ]
    },
    "ror ax, cl": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x44",
        "mov x20, x5",
        "mov x21, x4",
        "mov w22, w21",
        "bfi w22, w21, #16, #16",
        "ror w23, w22, w20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x23, #15, #1",
        "orr w22, w21, w20, lsl #29",
        "eor w20, w23, w23, lsr #1",
        "ubfx x21, x20, #14, #1",
        "orr w20, w22, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "ror eax, cl": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x1f",
        "cbz x21, #+0x34",
        "mov x20, x5",
        "mov x21, x4",
        "ror w22, w21, w20",
        "mov x4, x22",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "ubfx x20, x22, #31, #1",
        "orr w23, w21, w20, lsl #29",
        "eor w20, w22, w22, lsr #1",
        "ubfx x21, x20, #30, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "ror rax, cl": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xd3 /1",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x34",
        "mov x20, x5",
        "mov x21, x4",
        "ror x22, x21, x20",
        "mov x4, x22",
        "mrs x20, nzcv",
        "and w21, w20, #0xc0000000",
        "lsr x20, x22, #63",
        "orr w23, w21, w20, lsl #29",
        "eor x20, x22, x22, lsr #1",
        "ubfx x21, x20, #62, #1",
        "orr w20, w23, w21, lsl #28",
        "msr nzcv, x20"
      ]
    },
    "rcl ax, cl": {
      "ExpectedInstructionCount": 40,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x98",
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "mov x20, x4",
        "uxth w22, w20",
        "mov w23, #0x0",
        "cset w24, hs",
        "mov x25, x23",
        "bfi x25, x22, #47, #16",
        "mov x23, x25",
        "bfi x23, x24, #63, #1",
        "mov x25, x23",
        "bfi x25, x22, #30, #16",
        "mov x23, x25",
        "bfi x23, x24, #46, #1",
        "mov x25, x23",
        "bfi x25, x22, #13, #16",
        "mov x23, x25",
        "bfi x23, x24, #29, #1",
        "mov x24, x23",
        "bfxil x24, x22, #0, #16",
        "neg w22, w21",
        "ror x23, x24, x22",
        "mov x22, x20",
        "bfxil x22, x23, #0, #16",
        "mov x4, x22",
        "mov w20, #0x3f",
        "sub x22, x20, x21",
        "ror x20, x24, x22",
        "ubfx x21, x20, #0, #1",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w21, #29, #1",
        "eor x21, x20, x23, lsr #15",
        "ubfx x20, x21, #0, #1",
        "mov w21, w24",
        "bfi w21, w20, #28, #1",
        "msr nzcv, x21"
      ]
    },
    "rcl eax, cl": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x58",
        "mov x20, x5",
        "mov x21, x4",
        "lsl w22, w21, w20",
        "cset w23, hs",
        "neg w24, w20",
        "lsr w25, w21, w24",
        "orr w30, w22, w25, lsr #1",
        "lsr w22, w21, w24",
        "ubfx x21, x22, #0, #1",
        "mrs x24, nzcv",
        "mov w25, w24",
        "bfi w25, w21, #29, #1",
        "sub w21, w20, #0x1 (1)",
        "lsl w20, w23, w21",
        "orr w21, w30, w20",
        "eor w20, w21, w22, lsl #31",
        "ubfx x22, x20, #31, #1",
        "mov w20, w25",
        "bfi w20, w22, #28, #1",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "rcl rax, cl": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP2 0xd3 /2",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x58",
        "mov x20, x5",
        "mov x21, x4",
        "lsl x22, x21, x20",
        "cset w23, hs",
        "neg x24, x20",
        "lsr x25, x21, x24",
        "orr x30, x22, x25, lsr #1",
        "lsr x22, x21, x24",
        "ubfx x21, x22, #0, #1",
        "mrs x24, nzcv",
        "mov w25, w24",
        "bfi w25, w21, #29, #1",
        "sub x21, x20, #0x1 (1)",
        "lsl x20, x23, x21",
        "orr x21, x30, x20",
        "eor x20, x21, x22, lsl #63",
        "lsr x22, x20, #63",
        "mov w20, w25",
        "bfi w20, w22, #28, #1",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "rcr ax, cl": {
      "ExpectedInstructionCount": 28,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x68",
        "mov x20, x5",
        "cset w21, hs",
        "mov x22, x4",
        "uxth w23, w22",
        "mov x24, x23",
        "bfi x24, x21, #16, #1",
        "mov x21, x24",
        "bfi x21, x24, #17, #17",
        "mov x23, x21",
        "bfi x23, x21, #34, #17",
        "lsr w21, w23, w20",
        "mov x24, x22",
        "bfxil x24, x21, #0, #16",
        "mov x4, x24",
        "sub w22, w20, #0x1 (1)",
        "lsr w20, w23, w22",
        "ubfx x22, x20, #0, #1",
        "mrs x20, nzcv",
        "mov w23, w20",
        "bfi w23, w22, #29, #1",
        "eor w20, w21, w21, lsr #1",
        "ubfx x21, x20, #14, #1",
        "mov w20, w23",
        "bfi w20, w21, #28, #1",
        "msr nzcv, x20"
      ]
    },
    "rcr eax, cl": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and w21, w20, #0x1f",
        "cbz x21, #+0x58",
        "mov x20, x5",
        "mov x21, x4",
        "lsr w22, w21, w20",
        "cset w23, hs",
        "neg w24, w20",
        "lsl w25, w21, w24",
        "orr w30, w22, w25, lsl #1",
        "sub w22, w20, #0x1 (1)",
        "lsr w20, w21, w22",
        "ubfx x21, x20, #0, #1",
        "mrs x20, nzcv",
        "mov w22, w20",
        "bfi w22, w21, #29, #1",
        "lsl w20, w23, w24",
        "orr w21, w30, w20",
        "eor w20, w21, w21, lsr #1",
        "ubfx x23, x20, #30, #1",
        "mov w20, w22",
        "bfi w20, w23, #28, #1",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "rcr rax, cl": {
      "ExpectedInstructionCount": 24,
      "Comment": "GROUP2 0xd3 /3",
      "ExpectedArm64ASM": [
        "mov x20, x5",
        "and x21, x20, #0x3f",
        "cbz x21, #+0x58",
        "mov x20, x5",
        "mov x21, x4",
        "lsr x22, x21, x20",
        "cset w23, hs",
        "neg x24, x20",
        "lsl x25, x21, x24",
        "orr x30, x22, x25, lsl #1",
        "sub x22, x20, #0x1 (1)",
        "lsr x20, x21, x22",
        "ubfx x21, x20, #0, #1",
        "mrs x20, nzcv",
        "mov w22, w20",
        "bfi w22, w21, #29, #1",
        "lsl x20, x23, x24",
        "orr x21, x30, x20",
        "eor x20, x21, x21, lsr #1",
        "ubfx x23, x20, #62, #1",
        "mov w20, w22",
        "bfi w20, w23, #28, #1",
        "mov x4, x21",
        "msr nzcv, x20"
      ]
    },
    "shl ax, cl": {
      "ExpectedInstructionCount": 23,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov x22, x5",
        "uxth w23, w22",
        "lsl w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #16",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x30",
        "cmn wzr, w22, lsl #16",
        "mov x24, x22",
        "mov w0, #0x10",
        "sub w0, w0, w23",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr w2, w2, #15",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "shl eax, cl": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "mov x20, x5",
        "mov w22, w20",
        "lsl w20, w21, w22",
        "mov x4, x20",
        "mov x23, x26",
        "mov x24, x23",
        "cbz w22, #+0x28",
        "ands w24, w20, w20",
        "neg w0, w22",
        "lsr w0, w21, w0",
        "eor w2, w21, w20",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr w2, w2, #31",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "shl rax, cl": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP2 0xd3 /4",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "lsl x22, x20, x21",
        "mov x4, x22",
        "mov x23, x26",
        "mov x24, x23",
        "cbz x21, #+0x28",
        "ands x24, x22, x22",
        "neg x0, x21",
        "lsr x0, x20, x0",
        "eor x2, x20, x22",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr x2, x2, #63",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "shr ax, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov x22, x5",
        "uxth w23, w22",
        "lsr w22, w21, w23",
        "mov x24, x20",
        "bfxil x24, x22, #0, #16",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x2c",
        "cmn wzr, w22, lsl #16",
        "mov x24, x22",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w21, w0",
        "eor w2, w21, w22",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr w2, w2, #15",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "shr eax, cl": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "mov x20, x5",
        "mov w22, w20",
        "lsr w20, w21, w22",
        "mov x4, x20",
        "mov x23, x26",
        "mov x24, x23",
        "cbz w22, #+0x28",
        "ands w24, w20, w20",
        "sub x0, x22, #0x1 (1)",
        "lsr w0, w21, w0",
        "eor w2, w21, w20",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr w2, w2, #31",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "shr rax, cl": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP2 0xd3 /5",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "lsr x22, x20, x21",
        "mov x4, x22",
        "mov x23, x26",
        "mov x24, x23",
        "cbz x21, #+0x28",
        "ands x24, x22, x22",
        "sub x0, x21, #0x1 (1)",
        "lsr x0, x20, x0",
        "eor x2, x20, x22",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "lsr x2, x2, #63",
        "bfi w1, w2, #28, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "sar ax, cl": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "uxth w21, w20",
        "mov x22, x5",
        "uxth w23, w22",
        "sxth x22, w21",
        "asr w21, w22, w23",
        "mov x24, x20",
        "bfxil x24, x21, #0, #16",
        "mov x4, x24",
        "mov x20, x26",
        "mov x24, x20",
        "cbz w23, #+0x20",
        "cmn wzr, w21, lsl #16",
        "mov x24, x21",
        "sub x0, x23, #0x1 (1)",
        "lsr w0, w22, w0",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "sar eax, cl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov w21, w20",
        "mov x20, x5",
        "mov w22, w20",
        "asr w20, w21, w22",
        "mov x4, x20",
        "mov x23, x26",
        "mov x24, x23",
        "cbz w22, #+0x1c",
        "ands w24, w20, w20",
        "sub x0, x22, #0x1 (1)",
        "lsr w0, w21, w0",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "sar rax, cl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xd3 /7",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x5",
        "asr x22, x20, x21",
        "mov x4, x22",
        "mov x23, x26",
        "mov x24, x23",
        "cbz x21, #+0x1c",
        "ands x24, x22, x22",
        "sub x0, x21, #0x1 (1)",
        "lsr x0, x20, x0",
        "mrs x1, nzcv",
        "bfi w1, w0, #29, #1",
        "msr nzcv, x1",
        "mov x26, x24"
      ]
    },
    "test bl, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xf6 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "and w21, w20, #0x1",
        "cmn wzr, w21, lsl #24",
        "mov x26, x21"
      ]
    },
    "not bl": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf6 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "eor x21, x20, #0xff",
        "mov x7, x21"
      ]
    },
    "not bh": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf6 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "eor x21, x20, #0xff00",
        "mov x7, x21"
      ]
    },
    "neg bl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xf6 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "cmp wzr, w20, lsl #24",
        "neg w21, w20",
        "mov x26, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "mov x22, x20",
        "bfxil x22, x21, #0, #8",
        "mov x7, x22",
        "msr nzcv, x23"
      ]
    },
    "mul bl": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xf6 /4",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "uxtb x22, w20",
        "uxtb x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "ubfx x20, x23, #8, #8",
        "cmp x20, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul bl": {
      "ExpectedInstructionCount": 12,
      "Comment": "GROUP2 0xf6 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "sxtb x22, w20",
        "sxtb x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "sbfx x20, x23, #8, #8",
        "sbfx x21, x23, #7, #1",
        "cmp x20, x21",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "div bl": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xf6 /6",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxtb w21, w20",
        "mov x20, x4",
        "uxth w22, w20",
        "uxth w0, w22",
        "uxth w1, w21",
        "udiv w23, w0, w1",
        "uxth w0, w22",
        "uxth w1, w21",
        "udiv w2, w0, w1",
        "msub w24, w2, w1, w0",
        "mov x21, x23",
        "bfi x21, x24, #8, #8",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x4, x22"
      ]
    },
    "idiv bl": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xf6 /7",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxtb w21, w20",
        "mov x20, x4",
        "uxth w22, w20",
        "sxth x23, w22",
        "sxtb x22, w21",
        "sdiv x21, x23, x22",
        "sdiv x0, x23, x22",
        "msub x24, x0, x22, x23",
        "mov x22, x21",
        "bfi x22, x24, #8, #8",
        "mov x21, x20",
        "bfxil x21, x22, #0, #16",
        "mov x4, x21"
      ]
    },
    "test bx, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "and w21, w20, #0x1",
        "cmn wzr, w21, lsl #16",
        "mov x26, x21"
      ]
    },
    "test ebx, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands w21, w20, #0x1",
        "mov x26, x21"
      ]
    },
    "test rbx, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands x21, x20, #0x1",
        "mov x26, x21"
      ]
    },
    "test bx, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x20",
        "cmn wzr, w21, lsl #16",
        "mov x26, x21"
      ]
    },
    "test ebx, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands w21, w20, w20",
        "mov x26, x21"
      ]
    },
    "test rbx, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /0",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "ands x21, x20, x20",
        "mov x26, x21"
      ]
    },
    "not bx": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /1",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "eor x21, x20, #0xffff",
        "mov x7, x21"
      ]
    },
    "not ebx": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /1",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mvn w21, w20",
        "mov x7, x21"
      ]
    },
    "not rbx": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP2 0xf7 /1",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mvn x21, x20",
        "mov x7, x21"
      ]
    },
    "neg bx": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "cmp wzr, w20, lsl #16",
        "neg w21, w20",
        "mov x26, x21",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x7, x22",
        "msr nzcv, x23"
      ]
    },
    "neg ebx": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "negs w21, w20",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x7, x21",
        "msr nzcv, x22"
      ]
    },
    "neg rbx": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x27, x20",
        "negs x21, x20",
        "mov x26, x21",
        "mrs x20, nzcv",
        "eor w22, w20, #0x20000000",
        "mov x7, x21",
        "msr nzcv, x22"
      ]
    },
    "mul bx": {
      "ExpectedInstructionCount": 15,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "uxth x22, w20",
        "uxth x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "ubfx x20, x23, #16, #16",
        "mov x21, x6",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x6, x22",
        "cmp x20, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "mul ebx": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "mov w22, w20",
        "mov w20, w21",
        "mul x21, x22, x20",
        "mov w20, w21",
        "lsr x22, x21, #32",
        "mov x4, x20",
        "mov x6, x22",
        "cmp x22, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "mul rbx": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "mul x22, x20, x21",
        "umulh x23, x20, x21",
        "mov x4, x22",
        "mov x6, x23",
        "cmp x23, #0x0 (0)",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul bx": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "sxth x22, w20",
        "sxth x20, w21",
        "mul x23, x22, x20",
        "mov x20, x21",
        "bfxil x20, x23, #0, #16",
        "mov x4, x20",
        "sbfx x20, x23, #16, #16",
        "mov x21, x6",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x6, x22",
        "sbfx x21, x23, #15, #1",
        "cmp x20, x21",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul ebx": {
      "ExpectedInstructionCount": 14,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "sxtw x22, w20",
        "sxtw x20, w21",
        "mul x21, x22, x20",
        "mov w20, w21",
        "lsr x22, x21, #32",
        "asr x23, x21, #32",
        "sxtw x24, w21",
        "mov x4, x20",
        "mov x6, x22",
        "sbfx x20, x24, #31, #1",
        "cmp x23, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul rbx": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP2 0xf7 /5",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "smulh x22, x20, x21",
        "mul x23, x20, x21",
        "mov x4, x23",
        "mov x6, x22",
        "asr x20, x23, #63",
        "cmp x22, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "div bx": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xf7 /6",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxth w21, w20",
        "mov x20, x4",
        "uxth w22, w20",
        "mov x23, x6",
        "uxth w24, w23",
        "uxth w0, w22",
        "bfi w0, w24, #16, #16",
        "udiv w25, w0, w21",
        "uxth w0, w22",
        "bfi w0, w24, #16, #16",
        "udiv w1, w0, w21",
        "msub w30, w1, w21, w0",
        "mov x21, x20",
        "bfxil x21, x25, #0, #16",
        "mov x4, x21",
        "mov x20, x23",
        "bfxil x20, x30, #0, #16",
        "mov x6, x20"
      ]
    },
    "div ebx": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP2 0xf7 /6",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov w21, w20",
        "mov x20, x4",
        "mov w22, w20",
        "mov x20, x6",
        "mov w23, w20",
        "mov x0, x22",
        "bfi x0, x23, #32, #32",
        "udiv x20, x0, x21",
        "mov w24, w20",
        "mov x0, x22",
        "bfi x0, x23, #32, #32",
        "udiv x1, x0, x21",
        "msub x20, x1, x21, x0",
        "mov w21, w20",
        "mov x4, x24",
        "mov x6, x21"
      ]
    },
    "div rbx": {
      "ExpectedInstructionCount": 28,
      "Comment": "GROUP2 0xf7 /6",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "mov x22, x6",
        "cbz x22, #+0x28",
        "mov x0, x22",
        "mov x1, x21",
        "mov x2, x20",
        "ldr x3, [x28, #2432]",
        "str x30, [sp, #-16]!",
        "blr x3",
        "ldr x30, [sp], #16",
        "mov x23, x0",
        "b #+0x8",
        "udiv x23, x21, x20",
        "cbz x22, #+0x28",
        "mov x0, x22",
        "mov x1, x21",
        "mov x2, x20",
        "ldr x3, [x28, #2448]",
        "str x30, [sp, #-16]!",
        "blr x3",
        "ldr x30, [sp], #16",
        "mov x24, x0",
        "b #+0xc",
        "udiv x0, x21, x20",
        "msub x24, x0, x20, x21",
        "mov x4, x23",
        "mov x6, x24"
      ]
    },
    "idiv bx": {
      "ExpectedInstructionCount": 21,
      "Comment": "GROUP2 0xf7 /7",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxth w21, w20",
        "mov x20, x4",
        "uxth w22, w20",
        "mov x23, x6",
        "uxth w24, w23",
        "uxth w0, w22",
        "bfi w0, w24, #16, #16",
        "sxth w1, w21",
        "sdiv w25, w0, w1",
        "uxth w0, w22",
        "bfi w0, w24, #16, #16",
        "sxth w1, w21",
        "sdiv w2, w0, w1",
        "msub w30, w2, w1, w0",
        "mov x21, x20",
        "bfxil x21, x25, #0, #16",
        "mov x4, x21",
        "mov x20, x23",
        "bfxil x20, x30, #0, #16",
        "mov x6, x20"
      ]
    },
    "idiv ebx": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP2 0xf7 /7",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov w21, w20",
        "mov x20, x4",
        "mov w22, w20",
        "mov x20, x6",
        "mov w23, w20",
        "mov x0, x22",
        "bfi x0, x23, #32, #32",
        "sxtw x1, w21",
        "sdiv x20, x0, x1",
        "mov w24, w20",
        "mov x0, x22",
        "bfi x0, x23, #32, #32",
        "sxtw x2, w21",
        "sdiv x1, x0, x2",
        "msub x20, x1, x2, x0",
        "mov w21, w20",
        "mov x4, x24",
        "mov x6, x21"
      ]
    },
    "idiv rbx": {
      "ExpectedInstructionCount": 32,
      "Comment": "GROUP2 0xf7 /7",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "mov x21, x4",
        "mov x22, x6",
        "asr x0, x21, #63",
        "eor x0, x0, x22",
        "cbz x0, #+0x28",
        "mov x0, x22",
        "mov x1, x21",
        "mov x2, x20",
        "ldr x3, [x28, #2440]",
        "str x30, [sp, #-16]!",
        "blr x3",
        "ldr x30, [sp], #16",
        "mov x23, x0",
        "b #+0x8",
        "sdiv x23, x21, x20",
        "asr x0, x21, #63",
        "eor x0, x0, x22",
        "cbz x0, #+0x28",
        "mov x0, x22",
        "mov x1, x21",
        "mov x2, x20",
        "ldr x3, [x28, #2456]",
        "str x30, [sp, #-16]!",
        "blr x3",
        "ldr x30, [sp], #16",
        "mov x24, x0",
        "b #+0xc",
        "sdiv x0, x21, x20",
        "msub x24, x0, x20, x21",
        "mov x4, x23",
        "mov x6, x24"
      ]
    },
    "inc al": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP3 0xfe /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "uxtb w22, w21",
        "cset w23, hs",
        "mov x27, x22",
        "lsl w0, w22, #24",
        "cmn w0, w20, lsl #24",
        "add w20, w22, #0x1 (1)",
        "mov x26, x20",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w23, #29, #1",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22",
        "msr nzcv, x24"
      ]
    },
    "dec al": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP3 0xfe /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "uxtb w22, w21",
        "cset w23, hs",
        "mov x27, x22",
        "lsl w0, w22, #24",
        "cmp w0, w20, lsl #24",
        "sub w20, w22, #0x1 (1)",
        "mov x26, x20",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w23, #29, #1",
        "mov x22, x21",
        "bfxil x22, x20, #0, #8",
        "mov x4, x22",
        "msr nzcv, x24"
      ]
    },
    "inc ax": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "uxth w22, w21",
        "cset w23, hs",
        "mov x27, x22",
        "lsl w0, w22, #16",
        "cmn w0, w20, lsl #16",
        "add w20, w22, #0x1 (1)",
        "mov x26, x20",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w23, #29, #1",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22",
        "msr nzcv, x24"
      ]
    },
    "inc eax": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "adds w22, w20, #0x1 (1)",
        "mov x26, x22",
        "mrs x20, nzcv",
        "mov w23, w20",
        "bfi w23, w21, #29, #1",
        "mov x4, x22",
        "msr nzcv, x23"
      ]
    },
    "inc rax": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "adds x22, x20, #0x1 (1)",
        "mov x26, x22",
        "mrs x20, nzcv",
        "mov w23, w20",
        "bfi w23, w21, #29, #1",
        "mov x4, x22",
        "msr nzcv, x23"
      ]
    },
    "dec ax": {
      "ExpectedInstructionCount": 16,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "uxth w22, w21",
        "cset w23, hs",
        "mov x27, x22",
        "lsl w0, w22, #16",
        "cmp w0, w20, lsl #16",
        "sub w20, w22, #0x1 (1)",
        "mov x26, x20",
        "mrs x22, nzcv",
        "mov w24, w22",
        "bfi w24, w23, #29, #1",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22",
        "msr nzcv, x24"
      ]
    },
    "dec eax": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "subs w22, w20, #0x1 (1)",
        "mov x26, x22",
        "mrs x20, nzcv",
        "mov w23, w20",
        "bfi w23, w21, #29, #1",
        "mov x4, x22",
        "msr nzcv, x23"
      ]
    },
    "dec rax": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "cset w21, hs",
        "mov x27, x20",
        "subs x22, x20, #0x1 (1)",
        "mov x26, x22",
        "mrs x20, nzcv",
        "mov w23, w20",
        "bfi w23, w21, #29, #1",
        "mov x4, x22",
        "msr nzcv, x23"
      ]
    },
    "push ax": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP4 0xff /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x8",
        "mov x22, x21",
        "strh w20, [x22, #-2]!",
        "mov x8, x22"
      ]
    },
    "push rax": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP4 0xff /6",
      "ExpectedArm64ASM": [
        "mov x20, x4",
        "mov x21, x8",
        "mov x22, x21",
        "str x20, [x22, #-8]!",
        "mov x8, x22"
      ]
    },
    "mov byte [rax], 0": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc6 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x0",
        "mov x21, x4",
        "strb w20, [x21]"
      ]
    },
    "mov word [rax], 0": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x0",
        "mov x21, x4",
        "strh w20, [x21]"
      ]
    },
    "mov dword [rax], 0": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x0",
        "mov x21, x4",
        "str w20, [x21]"
      ]
    },
    "mov qword [rax], 0": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x0",
        "mov x21, x4",
        "str x20, [x21]"
      ]
    },
    "mov byte [rax], 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc6 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "strb w20, [x21]"
      ]
    },
    "mov word [rax], 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "strh w20, [x21]"
      ]
    },
    "mov dword [rax], 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "str w20, [x21]"
      ]
    },
    "mov qword [rax], 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov x21, x4",
        "str x20, [x21]"
      ]
    },
    "mov byte [rax], -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc6 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mov x21, x4",
        "strb w20, [x21]"
      ]
    },
    "mov word [rax], -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "mov x21, x4",
        "strh w20, [x21]"
      ]
    },
    "mov dword [rax], -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mov x21, x4",
        "str w20, [x21]"
      ]
    },
    "mov qword [rax], -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "GROUP11 0xc7 /0",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "mov x21, x4",
        "str x20, [x21]"
      ]
    }
  }
}
