{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717667307048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717667307049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 17:48:26 2024 " "Processing started: Thu Jun  6 17:48:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717667307049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717667307049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off course_design -c course_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off course_design -c course_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717667307049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717667307330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717667307330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717667318857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717667318857 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 state_convert.v(10) " "Verilog HDL Expression warning at state_convert.v(10): truncated literal to match 9 bits" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/state_convert.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1717667318858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file state_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_convert " "Found entity 1: state_convert" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/state_convert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717667318858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717667318858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_3_to_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_3_to_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_3_to_seg7 " "Found entity 1: bit_3_to_seg7" {  } { { "bit_3_to_seg7.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/bit_3_to_seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717667318859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717667318859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717667318929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_convert state_convert:state_convert_inst " "Elaborating entity \"state_convert\" for hierarchy \"state_convert:state_convert_inst\"" {  } { { "top.v" "state_convert_inst" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717667318946 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "state_convert.v(14) " "Verilog HDL Event Control error at state_convert.v(14): mixed single- and double-edge expressions are not supported" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/state_convert.v" 14 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1717667318947 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer state_convert.v(18) " "Verilog HDL Always Construct warning at state_convert.v(18): variable \"timer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/state_convert.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717667318947 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer state_convert.v(22) " "Verilog HDL Always Construct warning at state_convert.v(22): variable \"timer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/state_convert.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717667318948 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 state_convert.v(22) " "Verilog HDL assignment warning at state_convert.v(22): truncated value with size 32 to match size of target (9)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/state_convert.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717667318948 "|top|state_convert:state_convert_inst"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "state_convert:state_convert_inst " "Can't elaborate user hierarchy \"state_convert:state_convert_inst\"" {  } { { "top.v" "state_convert_inst" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/base-task/verilog-implement/intel_fpga/top.v" 16 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717667318950 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717667319018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun  6 17:48:39 2024 " "Processing ended: Thu Jun  6 17:48:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717667319018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717667319018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717667319018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717667319018 ""}
