User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadLatency/RRAM/512KB/512KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 8 x 32
 - Row Activation   : 1 / 8
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 809.571um x 316.574um = 256288.978um^2
 |--- Mat Area      = 101.196um x 9.893um = 1001.129um^2   (3.168%)
 |--- Subarray Area = 47.359um x 4.946um = 234.260um^2   (3.385%)
 - Area Efficiency = 3.168%
Timing:
 -  Read Latency = 1.909ns
 |--- H-Tree Latency = 119.420ps
 |--- Mat Latency    = 1.789ns
    |--- Predecoder Latency = 168.118ps
    |--- Subarray Latency   = 1.621ns
       |--- Row Decoder Latency = 72.394ps
       |--- Bitline Latency     = 8.951ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 30.239ps
       |--- Precharge Latency   = 700.539ps
 - Write Latency = 20.494ns
 |--- H-Tree Latency = 59.710ps
 |--- Mat Latency    = 20.435ns
    |--- Predecoder Latency = 168.118ps
    |--- Subarray Latency   = 20.266ns
       |--- Row Decoder Latency = 72.394ps
       |--- Charge Latency      = 69.314ps
 - Read Bandwidth  = 7.114GB/s
 - Write Bandwidth = 789.484MB/s
Power:
 -  Read Dynamic Energy = 50.507pJ
 |--- H-Tree Dynamic Energy = 24.040pJ
 |--- Mat Dynamic Energy    = 0.827pJ per mat
    |--- Predecoder Dynamic Energy = 0.030pJ
    |--- Subarray Dynamic Energy   = 0.199pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.002pJ
       |--- Mux Decoder Dynamic Energy = 0.040pJ
       |--- Bitline & Cell Read Energy = 0.000pJ
       |--- Senseamp Dynamic Energy    = 0.150pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.006pJ
 - Write Dynamic Energy = 122.339pJ
 |--- H-Tree Dynamic Energy = 24.040pJ
 |--- Mat Dynamic Energy    = 3.072pJ per mat
    |--- Predecoder Dynamic Energy = 0.030pJ
    |--- Subarray Dynamic Energy   = 0.760pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.002pJ
       |--- Mux Decoder Dynamic Energy = 0.040pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 168.852uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 659.577nW per mat

Finished!
