Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9894ce202de34cbaad9aa2d1135a207a --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 13 for port 'a' [D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v:29]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'sel' [D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cause' [D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v:137]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'm4_sel' [D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v:181]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'm5_sel' [D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v:182]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'sel' [D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v:79]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'dat1' [D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.g_reg
Compiling module xil_defaultlib.sel81
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.sel21
Compiling module xil_defaultlib.sel41
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.dmem_driver
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.i_decoder
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.cpu_bus
Compiling module xil_defaultlib.dmem_store
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
