<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Instantiation_ports_match (hardcaml_verify.Hardcaml_verify_kernel.Sec.Instantiation_ports_match)</title><link rel="stylesheet" href="../../../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../../../index.html">hardcaml_verify</a> &#x00BB; <a href="../../index.html">Hardcaml_verify_kernel</a> &#x00BB; <a href="../index.html">Sec</a> &#x00BB; Instantiation_ports_match</nav><header class="odoc-preamble"><h1>Module <code><span>Sec.Instantiation_ports_match</span></code></h1><p>Control comparison of instantiation inputs and outputs.</p><p>They should either be equal or the left should be a subset of the right.</p><p>This is allowed to help comparing with verilog designs. In verilog an input or output may be specified without a signal, and when converting with <code>Hardcaml_of_verilog</code> they will not exist in the instantiated sub-circuit. Care should be taken to ensure the undriven ports do not effect the operation of the design ie. try to avoid it, but it is unfortunately somewhat inevitable with some external verilog code.</p></header><div class="odoc-content"><div class="odoc-spec"><div class="spec type" id="type-t" class="anchored"><a href="#type-t" class="anchor"></a><code><span><span class="keyword">type</span> t</span><span> = </span></code><table><tr id="type-t.Exactly" class="anchored"><td class="def variant constructor"><a href="#type-t.Exactly" class="anchor"></a><code><span>| </span><span><span class="constructor">Exactly</span></span></code></td></tr><tr id="type-t.Left_is_subset_of_right" class="anchored"><td class="def variant constructor"><a href="#type-t.Left_is_subset_of_right" class="anchor"></a><code><span>| </span><span><span class="constructor">Left_is_subset_of_right</span></span></code></td></tr></table></div></div><div class="odoc-spec"><div class="spec value" id="val-sexp_of_t" class="anchored"><a href="#val-sexp_of_t" class="anchor"></a><code><span><span class="keyword">val</span> sexp_of_t : <span><a href="#type-t">t</a> <span class="arrow">&#45;&gt;</span></span> <span class="xref-unresolved">Sexplib0</span>.Sexp.t</span></code></div></div></div></body></html>