#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a51c50 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bbe320_0 .net "A_O", 31 0, L_0000000000bc0160;  1 drivers
v0000000000bbed20_0 .var "Address", 31 0;
v0000000000bbf400_0 .net "C_U_out", 8 0, L_0000000000bbfc60;  1 drivers
v0000000000bbedc0_0 .net "Carry", 0 0, v0000000000bbf860_0;  1 drivers
v0000000000bbf4a0_0 .net "DO", 31 0, v0000000000bab000_0;  1 drivers
v0000000000bbf540_0 .net "DO_CU", 31 0, v0000000000b52350_0;  1 drivers
v0000000000bbe3c0_0 .net "Data_RAM_Out", 31 0, v0000000000ba7e00_0;  1 drivers
v0000000000bbee60_0 .net "EX_ALU_OP", 3 0, v0000000000b0be70_0;  1 drivers
v0000000000bbf360_0 .net "EX_Bit11_0", 31 0, v0000000000b0ab10_0;  1 drivers
v0000000000bbef00_0 .net "EX_Bit15_12", 3 0, v0000000000b0a2f0_0;  1 drivers
v0000000000bbe460_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b0c330;  1 drivers
v0000000000bbe500_0 .net "EX_RF_Enable", 0 0, v0000000000b0a4d0_0;  1 drivers
v0000000000bbf220_0 .net "EX_Shift_imm", 0 0, v0000000000b0a7f0_0;  1 drivers
v0000000000bbefa0_0 .net "EX_addresing_modes", 7 0, v0000000000b0b790_0;  1 drivers
v0000000000bbf5e0_0 .net "EX_load_instr", 0 0, v0000000000b0a610_0;  1 drivers
v0000000000bbf040_0 .net "EX_mem_read_write", 0 0, v0000000000b0a6b0_0;  1 drivers
v0000000000bbf0e0_0 .net "EX_mem_size", 0 0, v0000000000b0a750_0;  1 drivers
v0000000000bbf180_0 .net "ID_B_instr", 0 0, L_0000000000b0d910;  1 drivers
v0000000000bbf2c0_0 .net "ID_Bit11_0", 31 0, v0000000000b51090_0;  1 drivers
v0000000000bbd7e0_0 .net "ID_Bit15_12", 3 0, v0000000000b51d10_0;  1 drivers
v0000000000bbcac0_0 .net "ID_Bit19_16", 3 0, v0000000000b51bd0_0;  1 drivers
v0000000000bbbd00_0 .net "ID_Bit23_0", 23 0, v0000000000b51ef0_0;  1 drivers
v0000000000bbd9c0_0 .net "ID_Bit31_28", 3 0, v0000000000b527b0_0;  1 drivers
v0000000000bbc700_0 .net "ID_Bit3_0", 3 0, v0000000000b520d0_0;  1 drivers
v0000000000bbbb20_0 .net "ID_CU", 8 0, v0000000000ba7a40_0;  1 drivers
o0000000000b55348 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bbc340_0 .net "ID_addresing_modes", 7 0, o0000000000b55348;  0 drivers
v0000000000bbd6a0_0 .net "IF_ID_Load", 0 0, v0000000000ba83a0_0;  1 drivers
v0000000000bbde20_0 .net "MEM_A_O", 31 0, v0000000000b1f320_0;  1 drivers
v0000000000bbc660_0 .net "MEM_Bit15_12", 3 0, v0000000000b1f960_0;  1 drivers
v0000000000bbd100_0 .net "MEM_MUX3", 31 0, v0000000000b1fa00_0;  1 drivers
v0000000000bbc7a0_0 .net "MEM_RF_Enable", 0 0, v0000000000b1faa0_0;  1 drivers
v0000000000bbc160_0 .net "MEM_load_instr", 0 0, v0000000000b1fb40_0;  1 drivers
v0000000000bbcca0_0 .net "MEM_mem_read_write", 0 0, v0000000000b0bf10_0;  1 drivers
v0000000000bbd240_0 .net "MEM_mem_size", 0 0, v0000000000b0aed0_0;  1 drivers
v0000000000bbda60_0 .net "MUX1_signal", 1 0, v0000000000ba84e0_0;  1 drivers
v0000000000bbb9e0_0 .net "MUX2_signal", 1 0, v0000000000ba75e0_0;  1 drivers
v0000000000bbcc00_0 .net "MUX3_signal", 1 0, v0000000000ba7360_0;  1 drivers
v0000000000bbc0c0_0 .net "MUXControlUnit_signal", 0 0, v0000000000ba7860_0;  1 drivers
v0000000000bbd740_0 .net "M_O", 31 0, L_0000000000b0c9c0;  1 drivers
v0000000000bbdec0_0 .net "Next_PC", 31 0, v0000000000b519f0_0;  1 drivers
v0000000000bbcf20_0 .net "PA", 31 0, v0000000000bb8790_0;  1 drivers
v0000000000bbcb60_0 .net "PB", 31 0, v0000000000bb80b0_0;  1 drivers
v0000000000bbcd40_0 .net "PC4", 31 0, L_0000000000bbc980;  1 drivers
v0000000000bbce80_0 .net "PCIN", 31 0, L_0000000000b0d2f0;  1 drivers
v0000000000bbd880_0 .net "PCO", 31 0, L_0000000000b0dd00;  1 drivers
v0000000000bbcde0_0 .net "PC_RF_ld", 0 0, v0000000000ba7900_0;  1 drivers
v0000000000bbdf60_0 .net "PD", 31 0, v0000000000bbad10_0;  1 drivers
v0000000000bbd920_0 .net "PW", 31 0, L_0000000000b0c2c0;  1 drivers
v0000000000bbd4c0_0 .var "Reset", 0 0;
L_0000000000bc19a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000bbdb00_0 .net "S", 0 0, L_0000000000bc19a8;  1 drivers
v0000000000bbdba0_0 .net "SEx4_out", 31 0, v0000000000bbe640_0;  1 drivers
v0000000000bbdce0_0 .net "SSE_out", 31 0, v0000000000bbe780_0;  1 drivers
v0000000000bbba80_0 .net "TA", 31 0, L_0000000000bc16a0;  1 drivers
v0000000000bbd2e0_0 .net "WB_A_O", 31 0, v0000000000b50eb0_0;  1 drivers
v0000000000bbbf80_0 .net "WB_Bit15_12", 3 0, v0000000000b516d0_0;  1 drivers
v0000000000bbdc40_0 .net "WB_Data_RAM_Out", 31 0, v0000000000b52210_0;  1 drivers
v0000000000bbbda0_0 .net "WB_RF_Enable", 0 0, v0000000000b51c70_0;  1 drivers
v0000000000bbe140_0 .net "WB_load_instr", 0 0, v0000000000b51810_0;  1 drivers
v0000000000bbca20_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000bbc200_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000bbbbc0_0 .net "asserted", 0 0, L_0000000000b0db40;  1 drivers
v0000000000bbdd80_0 .net "bl", 0 0, L_0000000000b0c950;  1 drivers
v0000000000bbe000_0 .net "cc_alu_1", 3 0, L_0000000000bbc8e0;  1 drivers
v0000000000bbe0a0_0 .net "cc_alu_2", 3 0, L_0000000000bc1420;  1 drivers
v0000000000bbd560_0 .net "cc_main_alu_out", 3 0, L_0000000000bc07a0;  1 drivers
v0000000000bbcfc0_0 .net "cc_out", 3 0, v0000000000b52030_0;  1 drivers
v0000000000bbc480_0 .net "choose_ta_r_nop", 0 0, v0000000000b1f000_0;  1 drivers
v0000000000bbbe40_0 .var "clk", 0 0;
v0000000000bbd060_0 .var/i "code", 31 0;
v0000000000bbd380_0 .var "data", 31 0;
v0000000000bbd1a0_0 .var/i "file", 31 0;
v0000000000bbc5c0_0 .net "mux_out_1", 31 0, L_0000000000b0d9f0;  1 drivers
v0000000000bbbee0_0 .net "mux_out_1_A", 31 0, v0000000000b0b8d0_0;  1 drivers
v0000000000bbbc60_0 .net "mux_out_2", 31 0, L_0000000000b0d520;  1 drivers
v0000000000bbc020_0 .net "mux_out_2_B", 31 0, v0000000000a78a10_0;  1 drivers
v0000000000bbd420_0 .net "mux_out_3", 31 0, L_0000000000b0d590;  1 drivers
v0000000000bbc840_0 .net "mux_out_3_C", 31 0, v0000000000b51270_0;  1 drivers
L_0000000000bc0f20 .part v0000000000ba7a40_0, 6, 1;
S_0000000000a51de0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 202, 3 217 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000b0db40 .functor BUFZ 1, v0000000000b1eec0_0, C4<0>, C4<0>, C4<0>;
v0000000000b1fbe0_0 .net "asserted", 0 0, L_0000000000b0db40;  alias, 1 drivers
v0000000000b1eec0_0 .var "assrt", 0 0;
v0000000000b1ef60_0 .var/i "c", 31 0;
v0000000000b1f1e0_0 .net "cc_in", 3 0, v0000000000b52030_0;  alias, 1 drivers
v0000000000b1e4c0_0 .net "instr_condition", 3 0, v0000000000b527b0_0;  alias, 1 drivers
v0000000000b1ec40_0 .var/i "n", 31 0;
v0000000000b1fe60_0 .var/i "v", 31 0;
v0000000000b1e7e0_0 .var/i "z", 31 0;
E_0000000000b15690/0 .event edge, v0000000000b1f1e0_0, v0000000000b1e4c0_0, v0000000000b1e7e0_0, v0000000000b1ef60_0;
E_0000000000b15690/1 .event edge, v0000000000b1ec40_0, v0000000000b1fe60_0;
E_0000000000b15690 .event/or E_0000000000b15690/0, E_0000000000b15690/1;
S_0000000000a51f70 .scope module, "Condition_Handler" "Condition_Handler" 2 205, 3 374 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b1e920_0 .net "asserted", 0 0, L_0000000000b0db40;  alias, 1 drivers
v0000000000b1ee20_0 .net "b_instr", 0 0, L_0000000000b0d910;  alias, 1 drivers
v0000000000b1f000_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b17290 .event edge, v0000000000b1fbe0_0, v0000000000b1ee20_0;
S_0000000000a22d70 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 209, 3 497 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
    .port_info 16 /INPUT 1 "Reset";
v0000000000b1e9c0_0 .net "A_O", 31 0, L_0000000000bc0160;  alias, 1 drivers
v0000000000b1ece0_0 .net "EX_Bit15_12", 3 0, v0000000000b0a2f0_0;  alias, 1 drivers
v0000000000b1ed80_0 .net "EX_RF_instr", 0 0, v0000000000b0a4d0_0;  alias, 1 drivers
v0000000000b1f0a0_0 .net "EX_load_instr", 0 0, v0000000000b0a610_0;  alias, 1 drivers
v0000000000b1f140_0 .net "EX_mem_read_write", 0 0, v0000000000b0a6b0_0;  alias, 1 drivers
v0000000000b1f640_0 .net "EX_mem_size", 0 0, v0000000000b0a750_0;  alias, 1 drivers
v0000000000b1f320_0 .var "MEM_A_O", 31 0;
v0000000000b1f960_0 .var "MEM_Bit15_12", 3 0;
v0000000000b1fa00_0 .var "MEM_MUX3", 31 0;
v0000000000b1faa0_0 .var "MEM_RF_Enable", 0 0;
v0000000000b1fb40_0 .var "MEM_load_instr", 0 0;
v0000000000b0bf10_0 .var "MEM_mem_read_write", 0 0;
v0000000000b0aed0_0 .var "MEM_mem_size", 0 0;
v0000000000b0af70_0 .net "Reset", 0 0, v0000000000bbd4c0_0;  1 drivers
v0000000000b0a930_0 .net "cc_main_alu_out", 3 0, L_0000000000bc07a0;  alias, 1 drivers
v0000000000b0aa70_0 .net "clk", 0 0, v0000000000bbbe40_0;  1 drivers
v0000000000b0bab0_0 .net "mux_out_3_C", 31 0, v0000000000b51270_0;  alias, 1 drivers
E_0000000000b166d0 .event posedge, v0000000000b0af70_0, v0000000000b0aa70_0;
S_0000000000a22f00 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 184, 3 434 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 9 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "clk";
    .port_info 20 /INPUT 1 "Reset";
v0000000000b0be70_0 .var "EX_ALU_OP", 3 0;
v0000000000b0ab10_0 .var "EX_Bit11_0", 31 0;
v0000000000b0a2f0_0 .var "EX_Bit15_12", 3 0;
v0000000000b0a4d0_0 .var "EX_RF_instr", 0 0;
v0000000000b0a7f0_0 .var "EX_Shift_imm", 0 0;
v0000000000b0b790_0 .var "EX_addresing_modes", 7 0;
v0000000000b0a610_0 .var "EX_load_instr", 0 0;
v0000000000b0a6b0_0 .var "EX_mem_read_write", 0 0;
v0000000000b0a750_0 .var "EX_mem_size", 0 0;
v0000000000b0b150_0 .net "ID_Bit11_0", 31 0, v0000000000b51090_0;  alias, 1 drivers
v0000000000b0acf0_0 .net "ID_Bit15_12", 3 0, v0000000000b51d10_0;  alias, 1 drivers
v0000000000b0b1f0_0 .net "ID_CU", 8 0, v0000000000ba7a40_0;  alias, 1 drivers
v0000000000b0b290_0 .net "ID_addresing_modes", 7 0, o0000000000b55348;  alias, 0 drivers
v0000000000b0b330_0 .net "Reset", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
v0000000000b0b3d0_0 .net "clk", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000b0b5b0_0 .net "mux_out_1", 31 0, L_0000000000b0d9f0;  alias, 1 drivers
v0000000000b0b8d0_0 .var "mux_out_1_A", 31 0;
v0000000000a78830_0 .net "mux_out_2", 31 0, L_0000000000b0d520;  alias, 1 drivers
v0000000000a78a10_0 .var "mux_out_2_B", 31 0;
v0000000000afe3a0_0 .net "mux_out_3", 31 0, L_0000000000b0d590;  alias, 1 drivers
v0000000000b51270_0 .var "mux_out_3_C", 31 0;
S_0000000000a23090 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 124, 3 387 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000b52530_0 .net "DataOut", 31 0, v0000000000bab000_0;  alias, 1 drivers
v0000000000b51e50_0 .net "Hazard_Unit_Ld", 0 0, v0000000000ba83a0_0;  alias, 1 drivers
v0000000000b51090_0 .var "ID_Bit11_0", 31 0;
v0000000000b51d10_0 .var "ID_Bit15_12", 3 0;
v0000000000b51bd0_0 .var "ID_Bit19_16", 3 0;
v0000000000b51ef0_0 .var "ID_Bit23_0", 23 0;
v0000000000b52350_0 .var "ID_Bit31_0", 31 0;
v0000000000b527b0_0 .var "ID_Bit31_28", 3 0;
v0000000000b520d0_0 .var "ID_Bit3_0", 3 0;
v0000000000b519f0_0 .var "ID_Next_PC", 31 0;
v0000000000b51450_0 .net "PC4", 31 0, L_0000000000bbc980;  alias, 1 drivers
v0000000000b50e10_0 .net "Reset", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
v0000000000b50910_0 .net "asserted", 0 0, L_0000000000b0db40;  alias, 1 drivers
v0000000000b513b0_0 .net "choose_ta_r_nop", 0 0, v0000000000b1f000_0;  alias, 1 drivers
v0000000000b50c30_0 .net "clk", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
S_0000000000b529d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 221, 3 532 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
    .port_info 11 /INPUT 1 "Reset";
v0000000000b52490_0 .net "MEM_RF_Enable", 0 0, v0000000000b1faa0_0;  alias, 1 drivers
v0000000000b52170_0 .net "MEM_load_instr", 0 0, v0000000000b1fb40_0;  alias, 1 drivers
v0000000000b523f0_0 .net "Reset", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
v0000000000b51c70_0 .var "WB_RF_Enable", 0 0;
v0000000000b51810_0 .var "WB_load_instr", 0 0;
v0000000000b51950_0 .net "alu_out", 31 0, v0000000000b1f320_0;  alias, 1 drivers
v0000000000b51db0_0 .net "bit15_12", 3 0, v0000000000b1f960_0;  alias, 1 drivers
v0000000000b51a90_0 .net "clk", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000b509b0_0 .net "data_r_out", 31 0, v0000000000ba7e00_0;  alias, 1 drivers
v0000000000b50eb0_0 .var "wb_alu_out", 31 0;
v0000000000b516d0_0 .var "wb_bit15_12", 3 0;
v0000000000b52210_0 .var "wb_data_r_out", 31 0;
S_0000000000a27e40 .scope module, "Status_register" "Status_register" 2 137, 3 200 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000b51b30_0 .net "Reset", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
v0000000000b51130_0 .net "S", 0 0, L_0000000000bc19a8;  alias, 1 drivers
v0000000000b51f90_0 .net "cc_in", 3 0, L_0000000000bc07a0;  alias, 1 drivers
v0000000000b52030_0 .var "cc_out", 3 0;
v0000000000b518b0_0 .net "clk", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
E_0000000000b16f10 .event posedge, v0000000000b0aa70_0;
S_0000000000a27fd0 .scope module, "alu_1" "alu" 2 114, 3 1278 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000b525d0_0 .net "A", 31 0, L_0000000000b0dd00;  alias, 1 drivers
v0000000000b522b0_0 .net "Alu_Out", 3 0, L_0000000000bbc8e0;  alias, 1 drivers
L_0000000000bc19f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000b50a50_0 .net "B", 31 0, L_0000000000bc19f0;  1 drivers
L_0000000000bc1a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000b50af0_0 .net "Cin", 0 0, L_0000000000bc1a80;  1 drivers
L_0000000000bc1a38 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000b50b90_0 .net "OPS", 3 0, L_0000000000bc1a38;  1 drivers
v0000000000b52670_0 .var "OPS_result", 32 0;
v0000000000b52710_0 .net "S", 31 0, L_0000000000bbc980;  alias, 1 drivers
v0000000000b511d0_0 .net *"_ivl_11", 0 0, L_0000000000bbc520;  1 drivers
v0000000000b514f0_0 .net *"_ivl_16", 0 0, L_0000000000bbd600;  1 drivers
v0000000000b50cd0_0 .net *"_ivl_3", 0 0, L_0000000000bbc2a0;  1 drivers
v0000000000b50d70_0 .net *"_ivl_7", 0 0, L_0000000000bbc3e0;  1 drivers
v0000000000b50f50_0 .var/i "ol", 31 0;
v0000000000b50ff0_0 .var/i "tc", 31 0;
v0000000000b51310_0 .var/i "tn", 31 0;
v0000000000b51590_0 .var/i "tv", 31 0;
v0000000000b51630_0 .var/i "tz", 31 0;
E_0000000000b17310/0 .event edge, v0000000000b50b90_0, v0000000000b525d0_0, v0000000000b50a50_0, v0000000000b50af0_0;
E_0000000000b17310/1 .event edge, v0000000000b52670_0, v0000000000b50f50_0;
E_0000000000b17310 .event/or E_0000000000b17310/0, E_0000000000b17310/1;
L_0000000000bbc2a0 .part v0000000000b51310_0, 0, 1;
L_0000000000bbc3e0 .part v0000000000b51630_0, 0, 1;
L_0000000000bbc520 .part v0000000000b50ff0_0, 0, 1;
L_0000000000bbc8e0 .concat8 [ 1 1 1 1], L_0000000000bbd600, L_0000000000bbc520, L_0000000000bbc3e0, L_0000000000bbc2a0;
L_0000000000bbd600 .part v0000000000b51590_0, 0, 1;
L_0000000000bbc980 .part v0000000000b52670_0, 0, 32;
S_0000000000a26780 .scope module, "alu_2" "alu" 2 145, 3 1278 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000b51770_0 .net "A", 31 0, v0000000000bbe640_0;  alias, 1 drivers
v0000000000ba5d50_0 .net "Alu_Out", 3 0, L_0000000000bc1420;  alias, 1 drivers
v0000000000ba4950_0 .net "B", 31 0, v0000000000b519f0_0;  alias, 1 drivers
L_0000000000bc1b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ba5fd0_0 .net "Cin", 0 0, L_0000000000bc1b10;  1 drivers
L_0000000000bc1ac8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000ba5530_0 .net "OPS", 3 0, L_0000000000bc1ac8;  1 drivers
v0000000000ba55d0_0 .var "OPS_result", 32 0;
v0000000000ba4e50_0 .net "S", 31 0, L_0000000000bc16a0;  alias, 1 drivers
v0000000000ba6390_0 .net *"_ivl_11", 0 0, L_0000000000bc0ca0;  1 drivers
v0000000000ba61b0_0 .net *"_ivl_16", 0 0, L_0000000000bc17e0;  1 drivers
v0000000000ba5710_0 .net *"_ivl_3", 0 0, L_0000000000bc0520;  1 drivers
v0000000000ba5670_0 .net *"_ivl_7", 0 0, L_0000000000bc0480;  1 drivers
v0000000000ba4f90_0 .var/i "ol", 31 0;
v0000000000ba49f0_0 .var/i "tc", 31 0;
v0000000000ba5a30_0 .var/i "tn", 31 0;
v0000000000ba5f30_0 .var/i "tv", 31 0;
v0000000000ba4a90_0 .var/i "tz", 31 0;
E_0000000000b16990/0 .event edge, v0000000000ba5530_0, v0000000000b51770_0, v0000000000b519f0_0, v0000000000ba5fd0_0;
E_0000000000b16990/1 .event edge, v0000000000ba55d0_0, v0000000000ba4f90_0;
E_0000000000b16990 .event/or E_0000000000b16990/0, E_0000000000b16990/1;
L_0000000000bc0520 .part v0000000000ba5a30_0, 0, 1;
L_0000000000bc0480 .part v0000000000ba4a90_0, 0, 1;
L_0000000000bc0ca0 .part v0000000000ba49f0_0, 0, 1;
L_0000000000bc1420 .concat8 [ 1 1 1 1], L_0000000000bc17e0, L_0000000000bc0ca0, L_0000000000bc0480, L_0000000000bc0520;
L_0000000000bc17e0 .part v0000000000ba5f30_0, 0, 1;
L_0000000000bc16a0 .part v0000000000ba55d0_0, 0, 32;
S_0000000000a26910 .scope module, "alu_main" "alu" 2 193, 3 1278 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ba5030_0 .net "A", 31 0, v0000000000b0b8d0_0;  alias, 1 drivers
v0000000000ba62f0_0 .net "Alu_Out", 3 0, L_0000000000bc07a0;  alias, 1 drivers
v0000000000ba4d10_0 .net "B", 31 0, L_0000000000b0c330;  alias, 1 drivers
v0000000000ba66b0_0 .net "Cin", 0 0, v0000000000bbf860_0;  alias, 1 drivers
v0000000000ba6250_0 .net "OPS", 3 0, v0000000000b0be70_0;  alias, 1 drivers
v0000000000ba5df0_0 .var "OPS_result", 32 0;
v0000000000ba50d0_0 .net "S", 31 0, L_0000000000bc0160;  alias, 1 drivers
v0000000000ba64d0_0 .net *"_ivl_11", 0 0, L_0000000000bc1240;  1 drivers
v0000000000ba4b30_0 .net *"_ivl_16", 0 0, L_0000000000bc0020;  1 drivers
v0000000000ba5170_0 .net *"_ivl_3", 0 0, L_0000000000bc0c00;  1 drivers
v0000000000ba57b0_0 .net *"_ivl_7", 0 0, L_0000000000bc1560;  1 drivers
v0000000000ba4bd0_0 .var/i "ol", 31 0;
v0000000000ba5850_0 .var/i "tc", 31 0;
v0000000000ba6750_0 .var/i "tn", 31 0;
v0000000000ba6070_0 .var/i "tv", 31 0;
v0000000000ba5210_0 .var/i "tz", 31 0;
E_0000000000b16c90/0 .event edge, v0000000000b0be70_0, v0000000000b0b8d0_0, v0000000000ba4d10_0, v0000000000ba66b0_0;
E_0000000000b16c90/1 .event edge, v0000000000ba5df0_0, v0000000000ba4bd0_0;
E_0000000000b16c90 .event/or E_0000000000b16c90/0, E_0000000000b16c90/1;
L_0000000000bc0c00 .part v0000000000ba6750_0, 0, 1;
L_0000000000bc1560 .part v0000000000ba5210_0, 0, 1;
L_0000000000bc1240 .part v0000000000ba5850_0, 0, 1;
L_0000000000bc07a0 .concat8 [ 1 1 1 1], L_0000000000bc0020, L_0000000000bc1240, L_0000000000bc1560, L_0000000000bc0c00;
L_0000000000bc0020 .part v0000000000ba6070_0, 0, 1;
L_0000000000bc0160 .part v0000000000ba5df0_0, 0, 32;
S_0000000000a26aa0 .scope module, "control_unit1" "control_unit" 2 132, 3 7 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 9 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "asserted";
    .port_info 6 /INPUT 32 "A";
L_0000000000b0d910 .functor BUFZ 1, v0000000000ba5490_0, C4<0>, C4<0>, C4<0>;
L_0000000000b0c950 .functor BUFZ 1, v0000000000ba6110_0, C4<0>, C4<0>, C4<0>;
v0000000000ba58f0_0 .net "A", 31 0, v0000000000b52350_0;  alias, 1 drivers
v0000000000ba6430_0 .net "BL", 0 0, L_0000000000b0c950;  alias, 1 drivers
v0000000000ba52b0_0 .net "C_U_out", 8 0, L_0000000000bbfc60;  alias, 1 drivers
v0000000000ba5990_0 .net "ID_B_instr", 0 0, L_0000000000b0d910;  alias, 1 drivers
v0000000000ba5350_0 .net "Reset", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
v0000000000ba53f0_0 .net *"_ivl_11", 0 0, v0000000000ba4ef0_0;  1 drivers
v0000000000ba4c70_0 .net *"_ivl_17", 3 0, v0000000000ba5b70_0;  1 drivers
v0000000000ba5e90_0 .net *"_ivl_21", 0 0, v0000000000ba5cb0_0;  1 drivers
v0000000000ba6570_0 .net *"_ivl_26", 0 0, v0000000000ba86c0_0;  1 drivers
v0000000000ba6610_0 .net *"_ivl_3", 0 0, v0000000000ba74a0_0;  1 drivers
v0000000000ba5ad0_0 .net *"_ivl_7", 0 0, v0000000000ba6e60_0;  1 drivers
v0000000000ba5b70_0 .var "alu_op", 3 0;
v0000000000ba5c10_0 .net "asserted", 0 0, L_0000000000b0db40;  alias, 1 drivers
v0000000000ba6110_0 .var "b_bl", 0 0;
v0000000000ba5490_0 .var "b_instr", 0 0;
v0000000000ba67f0_0 .net "clk", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000ba4db0_0 .var "instr", 2 0;
v0000000000ba4ef0_0 .var "l_instr", 0 0;
v0000000000ba5cb0_0 .var "m_rw", 0 0;
v0000000000ba86c0_0 .var "m_size", 0 0;
v0000000000ba8800_0 .var "r_sr_off", 0 0;
v0000000000ba6e60_0 .var "rf_instr", 0 0;
v0000000000ba74a0_0 .var "s_imm", 0 0;
v0000000000ba70e0_0 .var "u", 0 0;
E_0000000000b16410/0 .event edge, v0000000000b0af70_0, v0000000000b52350_0, v0000000000ba4db0_0, v0000000000ba4ef0_0;
E_0000000000b16410/1 .event edge, v0000000000ba70e0_0, v0000000000ba6110_0;
E_0000000000b16410 .event/or E_0000000000b16410/0, E_0000000000b16410/1;
LS_0000000000bbfc60_0_0 .concat8 [ 1 1 4 1], v0000000000ba6e60_0, v0000000000ba4ef0_0, v0000000000ba5b70_0, v0000000000ba74a0_0;
LS_0000000000bbfc60_0_4 .concat8 [ 1 1 0 0], v0000000000ba5cb0_0, v0000000000ba86c0_0;
L_0000000000bbfc60 .concat8 [ 7 2 0 0], LS_0000000000bbfc60_0_0, LS_0000000000bbfc60_0_4;
S_0000000000a192b0 .scope module, "data_ram" "data_ram256x8" 2 213, 3 592 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000ba7d60_0 .net "Address", 31 0, v0000000000b1f320_0;  alias, 1 drivers
v0000000000ba8120_0 .net "DataIn", 31 0, v0000000000b1fa00_0;  alias, 1 drivers
v0000000000ba7e00_0 .var "DataOut", 31 0;
v0000000000ba7540 .array "Mem", 255 0, 7 0;
v0000000000ba81c0_0 .net "ReadWrite", 0 0, v0000000000b0bf10_0;  alias, 1 drivers
v0000000000ba8300_0 .net "Size", 0 0, v0000000000b0aed0_0;  alias, 1 drivers
E_0000000000b16850/0 .event edge, v0000000000b0aed0_0, v0000000000b1fa00_0, v0000000000b1f320_0, v0000000000b0bf10_0;
E_0000000000b16850/1 .event edge, v0000000000b509b0_0;
E_0000000000b16850 .event/or E_0000000000b16850/0, E_0000000000b16850/1;
S_0000000000a19440 .scope module, "h_u" "hazard_unit" 2 235, 3 778 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000ba6960_0 .net "EX_Bit15_12", 3 0, v0000000000b0a2f0_0;  alias, 1 drivers
v0000000000ba6dc0_0 .net "EX_RF_Enable", 0 0, v0000000000b0a4d0_0;  alias, 1 drivers
v0000000000ba7680_0 .net "EX_load_instr", 0 0, v0000000000b0a610_0;  alias, 1 drivers
v0000000000ba8260_0 .net "ID_Bit19_16", 3 0, v0000000000b51bd0_0;  alias, 1 drivers
v0000000000ba7ae0_0 .net "ID_Bit3_0", 3 0, v0000000000b520d0_0;  alias, 1 drivers
v0000000000ba7cc0_0 .net "ID_shift_imm", 0 0, L_0000000000bc0f20;  1 drivers
v0000000000ba83a0_0 .var "IF_ID_load", 0 0;
v0000000000ba8440_0 .net "MEM_Bit15_12", 3 0, v0000000000b1f960_0;  alias, 1 drivers
v0000000000ba7720_0 .net "MEM_RF_Enable", 0 0, v0000000000b1faa0_0;  alias, 1 drivers
v0000000000ba84e0_0 .var "MUX1_signal", 1 0;
v0000000000ba75e0_0 .var "MUX2_signal", 1 0;
v0000000000ba7360_0 .var "MUX3_signal", 1 0;
v0000000000ba7860_0 .var "MUXControlUnit_signal", 0 0;
v0000000000ba7900_0 .var "PC_RF_load", 0 0;
v0000000000ba7180_0 .net "WB_Bit15_12", 3 0, v0000000000b516d0_0;  alias, 1 drivers
v0000000000ba8580_0 .net "WB_RF_Enable", 0 0, v0000000000b51c70_0;  alias, 1 drivers
v0000000000ba79a0_0 .net "clk", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
E_0000000000b163d0/0 .event edge, v0000000000b1f0a0_0, v0000000000b520d0_0, v0000000000b1ece0_0, v0000000000b51bd0_0;
E_0000000000b163d0/1 .event edge, v0000000000b51c70_0, v0000000000b516d0_0, v0000000000ba7cc0_0, v0000000000b1faa0_0;
E_0000000000b163d0/2 .event edge, v0000000000b1f960_0, v0000000000b1ed80_0;
E_0000000000b163d0 .event/or E_0000000000b163d0/0, E_0000000000b163d0/1, E_0000000000b163d0/2;
S_0000000000a195d0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 135, 3 665 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 9 "MUX_Out";
v0000000000ba7040_0 .net "C_U", 8 0, L_0000000000bbfc60;  alias, 1 drivers
v0000000000ba6be0_0 .net "HF_U", 0 0, v0000000000ba7860_0;  alias, 1 drivers
v0000000000ba77c0_0 .net "MUX_Out", 8 0, v0000000000ba7a40_0;  alias, 1 drivers
v0000000000ba7a40_0 .var "salida", 8 0;
E_0000000000b16a10 .event edge, v0000000000ba7860_0, v0000000000ba52b0_0;
S_0000000000a298a0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 116, 3 688 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0d2f0 .functor BUFZ 32, v0000000000ba6a00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ba7400_0 .net "A", 31 0, L_0000000000bbc980;  alias, 1 drivers
v0000000000ba7ea0_0 .net "B", 31 0, L_0000000000bc16a0;  alias, 1 drivers
v0000000000ba7fe0_0 .net "MUX_Out", 31 0, L_0000000000b0d2f0;  alias, 1 drivers
v0000000000ba6a00_0 .var "salida", 31 0;
v0000000000ba7220_0 .net "sig", 0 0, v0000000000b1f000_0;  alias, 1 drivers
E_0000000000b16a50 .event edge, v0000000000b1f000_0, v0000000000b51450_0, v0000000000ba4e50_0;
S_0000000000a29a30 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 199, 3 688 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0c330 .functor BUFZ 32, v0000000000ba8620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ba6aa0_0 .net "A", 31 0, v0000000000a78a10_0;  alias, 1 drivers
v0000000000ba6f00_0 .net "B", 31 0, v0000000000bbe780_0;  alias, 1 drivers
v0000000000ba8760_0 .net "MUX_Out", 31 0, L_0000000000b0c330;  alias, 1 drivers
v0000000000ba8620_0 .var "salida", 31 0;
v0000000000ba6b40_0 .net "sig", 0 0, v0000000000b0a7f0_0;  alias, 1 drivers
E_0000000000b16ad0 .event edge, v0000000000b0a7f0_0, v0000000000a78a10_0, v0000000000ba6f00_0;
S_0000000000ba8c90 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 217, 3 688 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0c9c0 .functor BUFZ 32, v0000000000ba7c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ba7f40_0 .net "A", 31 0, v0000000000b1f320_0;  alias, 1 drivers
v0000000000ba72c0_0 .net "B", 31 0, v0000000000ba7e00_0;  alias, 1 drivers
v0000000000ba7b80_0 .net "MUX_Out", 31 0, L_0000000000b0c9c0;  alias, 1 drivers
v0000000000ba7c20_0 .var "salida", 31 0;
v0000000000ba8080_0 .net "sig", 0 0, v0000000000b1fb40_0;  alias, 1 drivers
E_0000000000b16490 .event edge, v0000000000b1fb40_0, v0000000000b1f320_0, v0000000000b509b0_0;
S_0000000000ba9460 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 225, 3 688 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0c2c0 .functor BUFZ 32, v0000000000bab1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ba6c80_0 .net "A", 31 0, v0000000000b50eb0_0;  alias, 1 drivers
v0000000000ba6d20_0 .net "B", 31 0, v0000000000b52210_0;  alias, 1 drivers
v0000000000ba6fa0_0 .net "MUX_Out", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bab1e0_0 .var "salida", 31 0;
v0000000000baa380_0 .net "sig", 0 0, v0000000000b51810_0;  alias, 1 drivers
E_0000000000b16450 .event edge, v0000000000b51810_0, v0000000000b50eb0_0, v0000000000b52210_0;
S_0000000000ba95f0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 161, 3 640 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b0d9f0 .functor BUFZ 32, v0000000000baa060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000baab00_0 .net "A_O", 31 0, L_0000000000bc0160;  alias, 1 drivers
v0000000000ba9f20_0 .net "HF_U", 1 0, v0000000000ba84e0_0;  alias, 1 drivers
v0000000000baad80_0 .net "MUX_Out", 31 0, L_0000000000b0d9f0;  alias, 1 drivers
v0000000000ba9980_0 .net "M_O", 31 0, L_0000000000b0c9c0;  alias, 1 drivers
v0000000000baa7e0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bab820_0 .net "X", 31 0, v0000000000bb8790_0;  alias, 1 drivers
v0000000000baa060_0 .var "salida", 31 0;
E_0000000000b16b10/0 .event edge, v0000000000ba84e0_0, v0000000000bab820_0, v0000000000b1e9c0_0, v0000000000ba7b80_0;
E_0000000000b16b10/1 .event edge, v0000000000ba6fa0_0;
E_0000000000b16b10 .event/or E_0000000000b16b10/0, E_0000000000b16b10/1;
S_0000000000ba9140 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 164, 3 640 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b0d520 .functor BUFZ 32, v0000000000baaa60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bab280_0 .net "A_O", 31 0, L_0000000000bc0160;  alias, 1 drivers
v0000000000bab320_0 .net "HF_U", 1 0, v0000000000ba75e0_0;  alias, 1 drivers
v0000000000baaba0_0 .net "MUX_Out", 31 0, L_0000000000b0d520;  alias, 1 drivers
v0000000000ba9a20_0 .net "M_O", 31 0, L_0000000000b0c9c0;  alias, 1 drivers
v0000000000baae20_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000baace0_0 .net "X", 31 0, v0000000000bb80b0_0;  alias, 1 drivers
v0000000000baaa60_0 .var "salida", 31 0;
E_0000000000b17a90/0 .event edge, v0000000000ba75e0_0, v0000000000baace0_0, v0000000000b1e9c0_0, v0000000000ba7b80_0;
E_0000000000b17a90/1 .event edge, v0000000000ba6fa0_0;
E_0000000000b17a90 .event/or E_0000000000b17a90/0, E_0000000000b17a90/1;
S_0000000000ba9780 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 167, 3 640 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b0d590 .functor BUFZ 32, v0000000000baac40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ba9d40_0 .net "A_O", 31 0, L_0000000000bc0160;  alias, 1 drivers
v0000000000baaec0_0 .net "HF_U", 1 0, v0000000000ba7360_0;  alias, 1 drivers
v0000000000bab460_0 .net "MUX_Out", 31 0, L_0000000000b0d590;  alias, 1 drivers
v0000000000baaf60_0 .net "M_O", 31 0, L_0000000000b0c9c0;  alias, 1 drivers
v0000000000baa100_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000baa4c0_0 .net "X", 31 0, v0000000000bbad10_0;  alias, 1 drivers
v0000000000baac40_0 .var "salida", 31 0;
E_0000000000b17910/0 .event edge, v0000000000ba7360_0, v0000000000baa4c0_0, v0000000000b1e9c0_0, v0000000000ba7b80_0;
E_0000000000b17910/1 .event edge, v0000000000ba6fa0_0;
E_0000000000b17910 .event/or E_0000000000b17910/0, E_0000000000b17910/1;
S_0000000000ba8b00 .scope module, "ram1" "inst_ram256x8" 2 79, 3 560 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000bab3c0_0 .net "Address", 31 0, L_0000000000b0dd00;  alias, 1 drivers
v0000000000bab000_0 .var "DataOut", 31 0;
v0000000000ba9ac0 .array "Mem", 255 0, 7 0;
E_0000000000b164d0 .event edge, v0000000000b525d0_0, v0000000000b52530_0;
S_0000000000ba8e20 .scope module, "register_file_1" "register_file" 2 157, 3 1090 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
L_0000000000b0dd00 .functor BUFZ 32, v0000000000bb7170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bba770_0 .net "C", 3 0, v0000000000b516d0_0;  alias, 1 drivers
v0000000000bba810_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bba6d0_0 .net "E", 15 0, v0000000000bb9e10_0;  1 drivers
v0000000000bba4f0_0 .net "HZPCld", 0 0, v0000000000ba7900_0;  alias, 1 drivers
v0000000000bba8b0_0 .net "MO", 31 0, v0000000000bb8330_0;  1 drivers
v0000000000bbb210_0 .net "PA", 31 0, v0000000000bb8790_0;  alias, 1 drivers
v0000000000bbb2b0_0 .net "PB", 31 0, v0000000000bb80b0_0;  alias, 1 drivers
v0000000000bba950_0 .net "PCin", 31 0, L_0000000000b0d2f0;  alias, 1 drivers
v0000000000bbac70_0 .net "PCout", 31 0, L_0000000000b0dd00;  alias, 1 drivers
v0000000000bba590_0 .net "PD", 31 0, v0000000000bbad10_0;  alias, 1 drivers
v0000000000bbb0d0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bbb3f0_0 .net "Q0", 31 0, v0000000000ba9b60_0;  1 drivers
v0000000000bbadb0_0 .net "Q1", 31 0, v0000000000baa740_0;  1 drivers
v0000000000bba9f0_0 .net "Q10", 31 0, v0000000000bab6e0_0;  1 drivers
v0000000000bbaa90_0 .net "Q11", 31 0, v0000000000ba9c00_0;  1 drivers
v0000000000bbaef0_0 .net "Q12", 31 0, v0000000000baa240_0;  1 drivers
v0000000000bbab30_0 .net "Q13", 31 0, v0000000000bb6810_0;  1 drivers
v0000000000bbb530_0 .net "Q14", 31 0, v0000000000bb70d0_0;  1 drivers
v0000000000bba1d0_0 .net "Q15", 31 0, v0000000000bb7170_0;  1 drivers
v0000000000bbb5d0_0 .net "Q2", 31 0, v0000000000bb7350_0;  1 drivers
v0000000000bbabd0_0 .net "Q3", 31 0, v0000000000bb69f0_0;  1 drivers
v0000000000bba450_0 .net "Q4", 31 0, v0000000000bb68b0_0;  1 drivers
v0000000000bbb670_0 .net "Q5", 31 0, v0000000000bb6d10_0;  1 drivers
v0000000000bbaf90_0 .net "Q6", 31 0, v0000000000bb6c70_0;  1 drivers
v0000000000bba310_0 .net "Q7", 31 0, v0000000000bb5c30_0;  1 drivers
v0000000000bbb030_0 .net "Q8", 31 0, v0000000000bb6bd0_0;  1 drivers
v0000000000bbb710_0 .net "Q9", 31 0, v0000000000bb79d0_0;  1 drivers
o0000000000b5a178 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000bbb850_0 .net "R15MO", 1 0, o0000000000b5a178;  0 drivers
v0000000000bbb7b0_0 .net "RFLd", 0 0, v0000000000b51c70_0;  alias, 1 drivers
v0000000000bba270_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
v0000000000bba3b0_0 .net "SA", 3 0, v0000000000b51bd0_0;  alias, 1 drivers
v0000000000bbeaa0_0 .net "SB", 3 0, v0000000000b520d0_0;  alias, 1 drivers
L_0000000000bc1060 .part v0000000000bb9e10_0, 15, 1;
L_0000000000bc00c0 .part v0000000000bb9e10_0, 0, 1;
L_0000000000bc0840 .part v0000000000bb9e10_0, 1, 1;
L_0000000000bc0d40 .part v0000000000bb9e10_0, 2, 1;
L_0000000000bbfbc0 .part v0000000000bb9e10_0, 3, 1;
L_0000000000bc0b60 .part v0000000000bb9e10_0, 4, 1;
L_0000000000bc1100 .part v0000000000bb9e10_0, 5, 1;
L_0000000000bc0a20 .part v0000000000bb9e10_0, 6, 1;
L_0000000000bbfd00 .part v0000000000bb9e10_0, 7, 1;
L_0000000000bc0980 .part v0000000000bb9e10_0, 8, 1;
L_0000000000bc1880 .part v0000000000bb9e10_0, 9, 1;
L_0000000000bbff80 .part v0000000000bb9e10_0, 10, 1;
L_0000000000bc05c0 .part v0000000000bb9e10_0, 11, 1;
L_0000000000bbf9e0 .part v0000000000bb9e10_0, 12, 1;
L_0000000000bbfda0 .part v0000000000bb9e10_0, 13, 1;
L_0000000000bc0660 .part v0000000000bb9e10_0, 14, 1;
S_0000000000ba92d0 .scope module, "R0" "register" 3 1121, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000baa600_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000ba9de0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000ba9b60_0 .var "Q", 31 0;
v0000000000baa6a0_0 .net "RFLd", 0 0, L_0000000000bc00c0;  1 drivers
v0000000000ba9e80_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000ba8970 .scope module, "R1" "register" 3 1122, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bab500_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bab0a0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000baa740_0 .var "Q", 31 0;
v0000000000baa880_0 .net "RFLd", 0 0, L_0000000000bc0840;  1 drivers
v0000000000bab5a0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000ba8fb0 .scope module, "R10" "register" 3 1131, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000baa1a0_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000baa920_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bab6e0_0 .var "Q", 31 0;
v0000000000bab140_0 .net "RFLd", 0 0, L_0000000000bbff80;  1 drivers
v0000000000bab640_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb3cc0 .scope module, "R11" "register" 3 1132, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000baa2e0_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bab780_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000ba9c00_0 .var "Q", 31 0;
v0000000000baa420_0 .net "RFLd", 0 0, L_0000000000bc05c0;  1 drivers
v0000000000ba9ca0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb52a0 .scope module, "R12" "register" 3 1133, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000ba9fc0_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000baa560_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000baa240_0 .var "Q", 31 0;
v0000000000baa9c0_0 .net "RFLd", 0 0, L_0000000000bbf9e0;  1 drivers
v0000000000bb73f0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb4f80 .scope module, "R13" "register" 3 1134, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb7030_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb63b0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb6810_0 .var "Q", 31 0;
v0000000000bb5eb0_0 .net "RFLd", 0 0, L_0000000000bbfda0;  1 drivers
v0000000000bb6950_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb3e50 .scope module, "R14" "register" 3 1135, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb5e10_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb6630_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb70d0_0 .var "Q", 31 0;
v0000000000bb6f90_0 .net "RFLd", 0 0, L_0000000000bc0660;  1 drivers
v0000000000bb75d0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb4620 .scope module, "R15" "PCregister" 3 1136, 3 1259 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb6130_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb7210_0 .net "HZPCld", 0 0, v0000000000ba7900_0;  alias, 1 drivers
v0000000000bb6450_0 .net "MOin", 31 0, v0000000000bb8330_0;  alias, 1 drivers
v0000000000bb7170_0 .var "Q", 31 0;
v0000000000bb66d0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb4490 .scope module, "R2" "register" 3 1123, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb5f50_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb72b0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb7350_0 .var "Q", 31 0;
v0000000000bb6e50_0 .net "RFLd", 0 0, L_0000000000bc0d40;  1 drivers
v0000000000bb6770_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb55c0 .scope module, "R3" "register" 3 1124, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb7670_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb7490_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb69f0_0 .var "Q", 31 0;
v0000000000bb7530_0 .net "RFLd", 0 0, L_0000000000bbfbc0;  1 drivers
v0000000000bb64f0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb4300 .scope module, "R4" "register" 3 1125, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb7710_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb77b0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb68b0_0 .var "Q", 31 0;
v0000000000bb5ff0_0 .net "RFLd", 0 0, L_0000000000bc0b60;  1 drivers
v0000000000bb6090_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb4df0 .scope module, "R5" "register" 3 1126, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb7850_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb59b0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb6d10_0 .var "Q", 31 0;
v0000000000bb61d0_0 .net "RFLd", 0 0, L_0000000000bc1100;  1 drivers
v0000000000bb6db0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb5750 .scope module, "R6" "register" 3 1127, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb5a50_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb5af0_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb6c70_0 .var "Q", 31 0;
v0000000000bb5b90_0 .net "RFLd", 0 0, L_0000000000bc0a20;  1 drivers
v0000000000bb6270_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb4170 .scope module, "R7" "register" 3 1128, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb6590_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb6310_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb5c30_0 .var "Q", 31 0;
v0000000000bb5cd0_0 .net "RFLd", 0 0, L_0000000000bbfd00;  1 drivers
v0000000000bb5d70_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb3b30 .scope module, "R8" "register" 3 1129, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb6a90_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb6b30_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb6bd0_0 .var "Q", 31 0;
v0000000000bb6ef0_0 .net "RFLd", 0 0, L_0000000000bc0980;  1 drivers
v0000000000bb9a50_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb3fe0 .scope module, "R9" "register" 3 1130, 3 1245 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb8fb0_0 .net "CLK", 0 0, v0000000000bbbe40_0;  alias, 1 drivers
v0000000000bb9690_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bb79d0_0 .var "Q", 31 0;
v0000000000bb90f0_0 .net "RFLd", 0 0, L_0000000000bc1880;  1 drivers
v0000000000bb8ab0_0 .net "RST", 0 0, v0000000000bbd4c0_0;  alias, 1 drivers
S_0000000000bb4940 .scope module, "bc" "binary_decoder" 3 1104, 3 1141 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bb8a10_0 .net "C", 3 0, v0000000000b516d0_0;  alias, 1 drivers
v0000000000bb9e10_0 .var "E", 15 0;
v0000000000bb88d0_0 .net "Ld", 0 0, v0000000000b51c70_0;  alias, 1 drivers
E_0000000000b17ed0 .event edge, v0000000000b51c70_0, v0000000000b516d0_0;
S_0000000000bb5110 .scope module, "muxA" "multiplexer" 3 1107, 3 1173 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bb7a70_0 .net "I0", 31 0, v0000000000ba9b60_0;  alias, 1 drivers
v0000000000bb9870_0 .net "I1", 31 0, v0000000000baa740_0;  alias, 1 drivers
v0000000000bb9730_0 .net "I10", 31 0, v0000000000bab6e0_0;  alias, 1 drivers
v0000000000bb7cf0_0 .net "I11", 31 0, v0000000000ba9c00_0;  alias, 1 drivers
v0000000000bb9eb0_0 .net "I12", 31 0, v0000000000baa240_0;  alias, 1 drivers
v0000000000bb7d90_0 .net "I13", 31 0, v0000000000bb6810_0;  alias, 1 drivers
v0000000000bb97d0_0 .net "I14", 31 0, v0000000000bb70d0_0;  alias, 1 drivers
v0000000000bb9f50_0 .net "I15", 31 0, v0000000000bb7170_0;  alias, 1 drivers
v0000000000bb9230_0 .net "I2", 31 0, v0000000000bb7350_0;  alias, 1 drivers
v0000000000bb9910_0 .net "I3", 31 0, v0000000000bb69f0_0;  alias, 1 drivers
v0000000000bb9cd0_0 .net "I4", 31 0, v0000000000bb68b0_0;  alias, 1 drivers
v0000000000bb7b10_0 .net "I5", 31 0, v0000000000bb6d10_0;  alias, 1 drivers
v0000000000bb92d0_0 .net "I6", 31 0, v0000000000bb6c70_0;  alias, 1 drivers
v0000000000bb7f70_0 .net "I7", 31 0, v0000000000bb5c30_0;  alias, 1 drivers
v0000000000bb9af0_0 .net "I8", 31 0, v0000000000bb6bd0_0;  alias, 1 drivers
v0000000000bba090_0 .net "I9", 31 0, v0000000000bb79d0_0;  alias, 1 drivers
v0000000000bb8790_0 .var "P", 31 0;
v0000000000bb8970_0 .net "S", 3 0, v0000000000b51bd0_0;  alias, 1 drivers
E_0000000000b18010/0 .event edge, v0000000000bb7170_0, v0000000000bb70d0_0, v0000000000bb6810_0, v0000000000baa240_0;
E_0000000000b18010/1 .event edge, v0000000000ba9c00_0, v0000000000bab6e0_0, v0000000000bb79d0_0, v0000000000bb6bd0_0;
E_0000000000b18010/2 .event edge, v0000000000bb5c30_0, v0000000000bb6c70_0, v0000000000bb6d10_0, v0000000000bb68b0_0;
E_0000000000b18010/3 .event edge, v0000000000bb69f0_0, v0000000000bb7350_0, v0000000000baa740_0, v0000000000ba9b60_0;
E_0000000000b18010/4 .event edge, v0000000000b51bd0_0;
E_0000000000b18010 .event/or E_0000000000b18010/0, E_0000000000b18010/1, E_0000000000b18010/2, E_0000000000b18010/3, E_0000000000b18010/4;
S_0000000000bb47b0 .scope module, "muxB" "multiplexer" 3 1108, 3 1173 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bb8830_0 .net "I0", 31 0, v0000000000ba9b60_0;  alias, 1 drivers
v0000000000bb8150_0 .net "I1", 31 0, v0000000000baa740_0;  alias, 1 drivers
v0000000000bb8c90_0 .net "I10", 31 0, v0000000000bab6e0_0;  alias, 1 drivers
v0000000000bb9b90_0 .net "I11", 31 0, v0000000000ba9c00_0;  alias, 1 drivers
v0000000000bb7bb0_0 .net "I12", 31 0, v0000000000baa240_0;  alias, 1 drivers
v0000000000bb9c30_0 .net "I13", 31 0, v0000000000bb6810_0;  alias, 1 drivers
v0000000000bba130_0 .net "I14", 31 0, v0000000000bb70d0_0;  alias, 1 drivers
v0000000000bb81f0_0 .net "I15", 31 0, v0000000000bb7170_0;  alias, 1 drivers
v0000000000bb7c50_0 .net "I2", 31 0, v0000000000bb7350_0;  alias, 1 drivers
v0000000000bb9d70_0 .net "I3", 31 0, v0000000000bb69f0_0;  alias, 1 drivers
v0000000000bb8e70_0 .net "I4", 31 0, v0000000000bb68b0_0;  alias, 1 drivers
v0000000000bb8010_0 .net "I5", 31 0, v0000000000bb6d10_0;  alias, 1 drivers
v0000000000bb83d0_0 .net "I6", 31 0, v0000000000bb6c70_0;  alias, 1 drivers
v0000000000bb94b0_0 .net "I7", 31 0, v0000000000bb5c30_0;  alias, 1 drivers
v0000000000bb7e30_0 .net "I8", 31 0, v0000000000bb6bd0_0;  alias, 1 drivers
v0000000000bb7ed0_0 .net "I9", 31 0, v0000000000bb79d0_0;  alias, 1 drivers
v0000000000bb80b0_0 .var "P", 31 0;
v0000000000bb8290_0 .net "S", 3 0, v0000000000b520d0_0;  alias, 1 drivers
E_0000000000b180d0/0 .event edge, v0000000000bb7170_0, v0000000000bb70d0_0, v0000000000bb6810_0, v0000000000baa240_0;
E_0000000000b180d0/1 .event edge, v0000000000ba9c00_0, v0000000000bab6e0_0, v0000000000bb79d0_0, v0000000000bb6bd0_0;
E_0000000000b180d0/2 .event edge, v0000000000bb5c30_0, v0000000000bb6c70_0, v0000000000bb6d10_0, v0000000000bb68b0_0;
E_0000000000b180d0/3 .event edge, v0000000000bb69f0_0, v0000000000bb7350_0, v0000000000baa740_0, v0000000000ba9b60_0;
E_0000000000b180d0/4 .event edge, v0000000000b520d0_0;
E_0000000000b180d0 .event/or E_0000000000b180d0/0, E_0000000000b180d0/1, E_0000000000b180d0/2, E_0000000000b180d0/3, E_0000000000b180d0/4;
S_0000000000bb4ad0 .scope module, "muxD" "multiplexer" 3 1109, 3 1173 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bb9370_0 .net "I0", 31 0, v0000000000ba9b60_0;  alias, 1 drivers
v0000000000bb8470_0 .net "I1", 31 0, v0000000000baa740_0;  alias, 1 drivers
v0000000000bb8510_0 .net "I10", 31 0, v0000000000bab6e0_0;  alias, 1 drivers
v0000000000bb85b0_0 .net "I11", 31 0, v0000000000ba9c00_0;  alias, 1 drivers
v0000000000bb8f10_0 .net "I12", 31 0, v0000000000baa240_0;  alias, 1 drivers
v0000000000bb8b50_0 .net "I13", 31 0, v0000000000bb6810_0;  alias, 1 drivers
v0000000000bb8650_0 .net "I14", 31 0, v0000000000bb70d0_0;  alias, 1 drivers
v0000000000bb86f0_0 .net "I15", 31 0, v0000000000bb7170_0;  alias, 1 drivers
v0000000000bb8bf0_0 .net "I2", 31 0, v0000000000bb7350_0;  alias, 1 drivers
v0000000000bb99b0_0 .net "I3", 31 0, v0000000000bb69f0_0;  alias, 1 drivers
v0000000000bb8d30_0 .net "I4", 31 0, v0000000000bb68b0_0;  alias, 1 drivers
v0000000000bb8dd0_0 .net "I5", 31 0, v0000000000bb6d10_0;  alias, 1 drivers
v0000000000bb9050_0 .net "I6", 31 0, v0000000000bb6c70_0;  alias, 1 drivers
v0000000000bb9410_0 .net "I7", 31 0, v0000000000bb5c30_0;  alias, 1 drivers
v0000000000bb9550_0 .net "I8", 31 0, v0000000000bb6bd0_0;  alias, 1 drivers
v0000000000bb95f0_0 .net "I9", 31 0, v0000000000bb79d0_0;  alias, 1 drivers
v0000000000bbad10_0 .var "P", 31 0;
v0000000000bbb170_0 .net "S", 3 0, v0000000000b516d0_0;  alias, 1 drivers
E_0000000000b17c10/0 .event edge, v0000000000bb7170_0, v0000000000bb70d0_0, v0000000000bb6810_0, v0000000000baa240_0;
E_0000000000b17c10/1 .event edge, v0000000000ba9c00_0, v0000000000bab6e0_0, v0000000000bb79d0_0, v0000000000bb6bd0_0;
E_0000000000b17c10/2 .event edge, v0000000000bb5c30_0, v0000000000bb6c70_0, v0000000000bb6d10_0, v0000000000bb68b0_0;
E_0000000000b17c10/3 .event edge, v0000000000bb69f0_0, v0000000000bb7350_0, v0000000000baa740_0, v0000000000ba9b60_0;
E_0000000000b17c10/4 .event edge, v0000000000b516d0_0;
E_0000000000b17c10 .event/or E_0000000000b17c10/0, E_0000000000b17c10/1, E_0000000000b17c10/2, E_0000000000b17c10/3, E_0000000000b17c10/4;
S_0000000000bb4c60 .scope module, "r15mux" "twoToOneMultiplexer" 3 1117, 3 1204 0, S_0000000000ba8e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bb8330_0 .var "MO", 31 0;
v0000000000bbae50_0 .net "PC", 31 0, L_0000000000b0d2f0;  alias, 1 drivers
v0000000000bbb490_0 .net "PW", 31 0, L_0000000000b0c2c0;  alias, 1 drivers
v0000000000bba630_0 .net "PWLd", 0 0, L_0000000000bc1060;  1 drivers
E_0000000000b174d0 .event edge, v0000000000bba630_0, v0000000000ba7fe0_0, v0000000000ba6fa0_0;
S_0000000000bb5430 .scope module, "se" "SExtender" 2 141, 3 708 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000bbf720_0 .var/i "i", 31 0;
v0000000000bbe5a0_0 .net "in", 23 0, v0000000000b51ef0_0;  alias, 1 drivers
v0000000000bbe820_0 .var "in1", 31 0;
v0000000000bbe640_0 .var "out1", 31 0;
v0000000000bbe1e0_0 .var/s "temp_reg", 31 0;
v0000000000bbf7c0_0 .var/s "twoscomp", 31 0;
E_0000000000b17890 .event edge, v0000000000b51ef0_0, v0000000000bbe820_0, v0000000000bbe1e0_0;
S_0000000000bb39a0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 196, 3 873 0, S_0000000000a51c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bbebe0_0 .net "A", 31 0, v0000000000a78a10_0;  alias, 1 drivers
v0000000000bbe8c0_0 .net "B", 31 0, v0000000000b0ab10_0;  alias, 1 drivers
v0000000000bbf860_0 .var "C", 0 0;
v0000000000bbe280_0 .var "by_imm_shift", 1 0;
v0000000000bbe960_0 .var/i "i", 31 0;
v0000000000bbf680_0 .var/i "num_of_rot", 31 0;
v0000000000bbe6e0_0 .var "relleno", 0 0;
v0000000000bbeb40_0 .var "shift", 1 0;
v0000000000bbe780_0 .var "shift_result", 31 0;
v0000000000bbec80_0 .var "shifter_op", 2 0;
v0000000000bbea00_0 .var "temp_reg", 31 0;
E_0000000000b17d10/0 .event edge, v0000000000b0ab10_0, v0000000000a78a10_0, v0000000000bbec80_0, v0000000000bbe280_0;
E_0000000000b17d10/1 .event edge, v0000000000bbf680_0, v0000000000bbea00_0, v0000000000bbe6e0_0, v0000000000bbeb40_0;
E_0000000000b17d10 .event/or E_0000000000b17d10/0, E_0000000000b17d10/1;
    .scope S_0000000000ba8b00;
T_0 ;
    %wait E_0000000000b164d0;
    %load/vec4 v0000000000bab3c0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000bab3c0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba9ac0, 4;
    %load/vec4 v0000000000bab3c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba9ac0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bab3c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba9ac0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bab3c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba9ac0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bab000_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000bab3c0_0;
    %load/vec4a v0000000000ba9ac0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bab000_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a27fd0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b50ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b50f50_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a27fd0;
T_2 ;
    %wait E_0000000000b17310;
    %load/vec4 v0000000000b50b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b50f50_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b50f50_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000b50f50_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000b50af0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b50af0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b50f50_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b50af0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b50f50_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000b525d0_0;
    %pad/u 33;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000b50a50_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000b52670_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000b52670_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000b51630_0, 0, 32;
    %load/vec4 v0000000000b52670_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000b51310_0, 0, 32;
    %load/vec4 v0000000000b52670_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000b50ff0_0, 0, 32;
    %load/vec4 v0000000000b50f50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000b525d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b50a50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000b52670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b50a50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000b50f50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000b50a50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b525d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000b52670_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b525d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000b50f50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000b525d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b50a50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000b525d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b52670_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b51590_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a298a0;
T_3 ;
    %wait E_0000000000b16a50;
    %load/vec4 v0000000000ba7220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000ba7400_0;
    %store/vec4 v0000000000ba6a00_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000ba7ea0_0;
    %store/vec4 v0000000000ba6a00_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a23090;
T_4 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000b50e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b52350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b519f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b520d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b527b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b51bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b51d10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000b51ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b51090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000b51e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b50910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b513b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000b52530_0;
    %assign/vec4 v0000000000b52350_0, 0;
    %load/vec4 v0000000000b51450_0;
    %assign/vec4 v0000000000b519f0_0, 0;
    %load/vec4 v0000000000b52530_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000b520d0_0, 0;
    %load/vec4 v0000000000b52530_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000b527b0_0, 0;
    %load/vec4 v0000000000b52530_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000b51bd0_0, 0;
    %load/vec4 v0000000000b52530_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000b51d10_0, 0;
    %load/vec4 v0000000000b52530_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000b51ef0_0, 0;
    %load/vec4 v0000000000b52530_0;
    %assign/vec4 v0000000000b51090_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b52350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b519f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b520d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b527b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b51bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b51d10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000b51ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b51090_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a26aa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba86c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000a26aa0;
T_6 ;
    %wait E_0000000000b16410;
    %load/vec4 v0000000000ba5350_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba58f0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba86c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000ba4db0_0, 0, 3;
    %load/vec4 v0000000000ba4db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5490_0, 0, 1;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5490_0, 0, 1;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000ba70e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5490_0, 0, 1;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000ba86c0_0, 0, 1;
    %load/vec4 v0000000000ba4ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
T_6.9 ;
    %load/vec4 v0000000000ba70e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
T_6.11 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000ba70e0_0, 0, 1;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000ba86c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5490_0, 0, 1;
    %load/vec4 v0000000000ba70e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
T_6.15 ;
    %load/vec4 v0000000000ba4ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
T_6.17 ;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba8800_0, 0, 1;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba8800_0, 0, 1;
T_6.19 ;
T_6.12 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba5490_0, 0, 1;
    %load/vec4 v0000000000ba58f0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000ba6110_0, 0, 1;
    %load/vec4 v0000000000ba6110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba86c0_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba6e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba4ef0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ba5b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba86c0_0, 0, 1;
T_6.21 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000a195d0;
T_7 ;
    %wait E_0000000000b16a10;
    %load/vec4 v0000000000ba6be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000000ba7a40_0, 0, 9;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000ba7040_0;
    %store/vec4 v0000000000ba7a40_0, 0, 9;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a27e40;
T_8 ;
    %wait E_0000000000b16f10;
    %load/vec4 v0000000000b51b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b52030_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000b51130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000b51f90_0;
    %assign/vec4 v0000000000b52030_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000bb5430;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf720_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000bb5430;
T_10 ;
    %wait E_0000000000b17890;
    %load/vec4 v0000000000bbe5a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000bbe5a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbe820_0, 0, 32;
    %load/vec4 v0000000000bbe820_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbf7c0_0, 0, 32;
    %load/vec4 v0000000000bbe820_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000bbe1e0_0, 0, 32;
    %load/vec4 v0000000000bbe1e0_0;
    %store/vec4 v0000000000bbe640_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bbe5a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbe820_0, 0, 32;
    %load/vec4 v0000000000bbe820_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000bbe640_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000a26780;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba49f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4f90_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000a26780;
T_12 ;
    %wait E_0000000000b16990;
    %load/vec4 v0000000000ba5530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4f90_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4f90_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ba4f90_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ba5fd0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba5fd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4f90_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba5fd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4f90_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000b51770_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000ba4950_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ba55d0_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ba55d0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000ba4a90_0, 0, 32;
    %load/vec4 v0000000000ba55d0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000ba5a30_0, 0, 32;
    %load/vec4 v0000000000ba55d0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ba49f0_0, 0, 32;
    %load/vec4 v0000000000ba4f90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000b51770_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4950_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000ba55d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4950_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000ba4f90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000ba4950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b51770_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000ba55d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b51770_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000ba4f90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000b51770_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4950_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000b51770_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba55d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5f30_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bb4940;
T_13 ;
    %wait E_0000000000b17ed0;
    %load/vec4 v0000000000bb88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000bb8a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bb9e10_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bb5110;
T_14 ;
    %wait E_0000000000b18010;
    %load/vec4 v0000000000bb8970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bb7a70_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bb9870_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bb9230_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bb9910_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bb9cd0_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bb7b10_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bb92d0_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bb7f70_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bb9af0_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bba090_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bb9730_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bb7cf0_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bb9eb0_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000bb7d90_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bb97d0_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000bb9f50_0;
    %assign/vec4 v0000000000bb8790_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bb47b0;
T_15 ;
    %wait E_0000000000b180d0;
    %load/vec4 v0000000000bb8290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000bb8830_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bb8150_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bb7c50_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bb9d70_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000bb8e70_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000bb8010_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bb83d0_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000bb94b0_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000bb7e30_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bb7ed0_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000bb8c90_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bb9b90_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bb7bb0_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000bb9c30_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000bba130_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bb81f0_0;
    %assign/vec4 v0000000000bb80b0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bb4ad0;
T_16 ;
    %wait E_0000000000b17c10;
    %load/vec4 v0000000000bbb170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000bb9370_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000bb8470_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000bb8bf0_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000bb99b0_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000bb8d30_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000bb8dd0_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000bb9050_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000bb9410_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000bb9550_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000bb95f0_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000bb8510_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000bb85b0_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000bb8f10_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000bb8b50_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000bb8650_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000bb86f0_0;
    %assign/vec4 v0000000000bbad10_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000bb4c60;
T_17 ;
    %wait E_0000000000b174d0;
    %load/vec4 v0000000000bba630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bbb490_0;
    %assign/vec4 v0000000000bb8330_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000bbae50_0;
    %assign/vec4 v0000000000bb8330_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000ba92d0;
T_18 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000ba9e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ba9b60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000baa6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000ba9de0_0;
    %assign/vec4 v0000000000ba9b60_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000ba8970;
T_19 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bab5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000baa740_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000baa880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000bab0a0_0;
    %assign/vec4 v0000000000baa740_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bb4490;
T_20 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb7350_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000bb6e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000bb72b0_0;
    %assign/vec4 v0000000000bb7350_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000bb55c0;
T_21 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb64f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb69f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000bb7530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000bb7490_0;
    %assign/vec4 v0000000000bb69f0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bb4300;
T_22 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb6090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb68b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000bb5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000bb77b0_0;
    %assign/vec4 v0000000000bb68b0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bb4df0;
T_23 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb6d10_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000bb61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000bb59b0_0;
    %assign/vec4 v0000000000bb6d10_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bb5750;
T_24 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb6270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb6c70_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000bb5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000bb5af0_0;
    %assign/vec4 v0000000000bb6c70_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bb4170;
T_25 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb5d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb5c30_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000bb5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000bb6310_0;
    %assign/vec4 v0000000000bb5c30_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bb3b30;
T_26 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb6bd0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000bb6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000bb6b30_0;
    %assign/vec4 v0000000000bb6bd0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bb3fe0;
T_27 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb79d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000bb90f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000bb9690_0;
    %assign/vec4 v0000000000bb79d0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000ba8fb0;
T_28 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bab640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bab6e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000bab140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000baa920_0;
    %assign/vec4 v0000000000bab6e0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bb3cc0;
T_29 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000ba9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ba9c00_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000baa420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000bab780_0;
    %assign/vec4 v0000000000ba9c00_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bb52a0;
T_30 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb73f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000baa240_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000baa9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000baa560_0;
    %assign/vec4 v0000000000baa240_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bb4f80;
T_31 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb6810_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000bb5eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000bb63b0_0;
    %assign/vec4 v0000000000bb6810_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bb3e50;
T_32 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb70d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000bb6f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000bb6630_0;
    %assign/vec4 v0000000000bb70d0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bb4620;
T_33 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000bb66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb7170_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000bb7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000bb6450_0;
    %assign/vec4 v0000000000bb7170_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000ba95f0;
T_34 ;
    %wait E_0000000000b16b10;
    %load/vec4 v0000000000ba9f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000bab820_0;
    %store/vec4 v0000000000baa060_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000baab00_0;
    %store/vec4 v0000000000baa060_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000ba9980_0;
    %store/vec4 v0000000000baa060_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000baa7e0_0;
    %store/vec4 v0000000000baa060_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000ba9140;
T_35 ;
    %wait E_0000000000b17a90;
    %load/vec4 v0000000000bab320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000baace0_0;
    %store/vec4 v0000000000baaa60_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bab280_0;
    %store/vec4 v0000000000baaa60_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000ba9a20_0;
    %store/vec4 v0000000000baaa60_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000baae20_0;
    %store/vec4 v0000000000baaa60_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000ba9780;
T_36 ;
    %wait E_0000000000b17910;
    %load/vec4 v0000000000baaec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000baa4c0_0;
    %store/vec4 v0000000000baac40_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000ba9d40_0;
    %store/vec4 v0000000000baac40_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000baaf60_0;
    %store/vec4 v0000000000baac40_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000baa100_0;
    %store/vec4 v0000000000baac40_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000a22f00;
T_37 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000b0b330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0a7f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b0be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0a4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0a750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0a6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b0b8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000a78a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b51270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b0a2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b0ab10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000b0b790_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000b0b1f0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b0a7f0_0, 0;
    %load/vec4 v0000000000b0b1f0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b0be70_0, 0;
    %load/vec4 v0000000000b0b1f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b0a610_0, 0;
    %load/vec4 v0000000000b0b1f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b0a4d0_0, 0;
    %load/vec4 v0000000000b0b1f0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000b0a750_0, 0;
    %load/vec4 v0000000000b0b1f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000b0a6b0_0, 0;
    %load/vec4 v0000000000b0b5b0_0;
    %assign/vec4 v0000000000b0b8d0_0, 0;
    %load/vec4 v0000000000a78830_0;
    %assign/vec4 v0000000000a78a10_0, 0;
    %load/vec4 v0000000000afe3a0_0;
    %assign/vec4 v0000000000b51270_0, 0;
    %load/vec4 v0000000000b0acf0_0;
    %assign/vec4 v0000000000b0a2f0_0, 0;
    %load/vec4 v0000000000b0b150_0;
    %assign/vec4 v0000000000b0ab10_0, 0;
    %load/vec4 v0000000000b0b290_0;
    %assign/vec4 v0000000000b0b790_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000a26910;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba5850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0000000000a26910;
T_39 ;
    %wait E_0000000000b16c90;
    %load/vec4 v0000000000ba6250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ba66b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba66b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba66b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000ba5030_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000ba4d10_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ba5df0_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ba5df0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000ba5210_0, 0, 32;
    %load/vec4 v0000000000ba5df0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000ba6750_0, 0, 32;
    %load/vec4 v0000000000ba5df0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ba5850_0, 0, 32;
    %load/vec4 v0000000000ba4bd0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000ba5030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4d10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000ba5df0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4d10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000ba4bd0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000ba4d10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5030_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000ba5df0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5030_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000ba4bd0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000ba5030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4d10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000ba5030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5df0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba6070_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000bb39a0;
T_40 ;
    %wait E_0000000000b17d10;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bbec80_0, 0, 3;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bbe280_0, 0, 2;
    %load/vec4 v0000000000bbebe0_0;
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bbf680_0, 0, 32;
    %load/vec4 v0000000000bbe280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000bbf680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000bbf680_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000bbf860_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000bbf680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bbf860_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %load/vec4 v0000000000bbf680_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bbf860_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000bbf680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bbf860_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bbf860_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bbe6e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000bbe6e0_0;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %load/vec4 v0000000000bbf680_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bbf860_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000bbf680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bbf860_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbebe0_0;
    %load/vec4 v0000000000bbf680_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bbf860_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bbf680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bbf860_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000bbe8c0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bbeb40_0, 0, 2;
    %load/vec4 v0000000000bbeb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000bbf680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000bbf680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbea00_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bbe6e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000bbe6e0_0;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000bbf680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bbebe0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000bbe960_0;
    %load/vec4 v0000000000bbf680_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bbea00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbea00_0, 0, 32;
    %load/vec4 v0000000000bbe960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbe960_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000bbea00_0;
    %store/vec4 v0000000000bbe780_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000a29a30;
T_41 ;
    %wait E_0000000000b16ad0;
    %load/vec4 v0000000000ba6b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000ba6aa0_0;
    %store/vec4 v0000000000ba8620_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000ba6f00_0;
    %store/vec4 v0000000000ba8620_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000a51de0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1ec40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1e7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1ef60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b1fe60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000a51de0;
T_43 ;
    %wait E_0000000000b15690;
    %load/vec4 v0000000000b1f1e0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b1ec40_0, 0, 32;
    %load/vec4 v0000000000b1f1e0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b1e7e0_0, 0, 32;
    %load/vec4 v0000000000b1f1e0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b1ef60_0, 0, 32;
    %load/vec4 v0000000000b1f1e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b1fe60_0, 0, 32;
    %load/vec4 v0000000000b1e4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000b1e7e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000b1e7e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000b1ef60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000b1ef60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000b1ec40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000b1ec40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000b1fe60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000b1fe60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000b1ef60_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b1e7e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000b1ef60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b1e7e0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000b1fe60_0;
    %load/vec4 v0000000000b1ec40_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000b1fe60_0;
    %load/vec4 v0000000000b1ec40_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000b1e7e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b1ec40_0;
    %load/vec4 v0000000000b1fe60_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000b1e7e0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b1ec40_0;
    %load/vec4 v0000000000b1fe60_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1eec0_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a51f70;
T_44 ;
    %wait E_0000000000b17290;
    %load/vec4 v0000000000b1e920_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b1ee20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b1f000_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b1f000_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000a22d70;
T_45 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000b0af70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b1f320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b1fa00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b1f960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1fb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1faa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0bf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aed0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000b1e9c0_0;
    %assign/vec4 v0000000000b1f320_0, 0;
    %load/vec4 v0000000000b0bab0_0;
    %assign/vec4 v0000000000b1fa00_0, 0;
    %load/vec4 v0000000000b1ece0_0;
    %assign/vec4 v0000000000b1f960_0, 0;
    %load/vec4 v0000000000b1f0a0_0;
    %assign/vec4 v0000000000b1fb40_0, 0;
    %load/vec4 v0000000000b1ed80_0;
    %assign/vec4 v0000000000b1faa0_0, 0;
    %load/vec4 v0000000000b1f140_0;
    %assign/vec4 v0000000000b0bf10_0, 0;
    %load/vec4 v0000000000b1f640_0;
    %assign/vec4 v0000000000b0aed0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a192b0;
T_46 ;
    %wait E_0000000000b16850;
    %load/vec4 v0000000000ba8300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000ba81c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000ba8120_0;
    %pad/u 8;
    %ix/getv 4, v0000000000ba7d60_0;
    %store/vec4a v0000000000ba7540, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000ba7d60_0;
    %load/vec4a v0000000000ba7540, 4;
    %pad/u 32;
    %store/vec4 v0000000000ba7e00_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000ba81c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000ba8120_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000ba7d60_0;
    %store/vec4a v0000000000ba7540, 4, 0;
    %load/vec4 v0000000000ba8120_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000ba7d60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ba7540, 4, 0;
    %load/vec4 v0000000000ba8120_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000ba7d60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ba7540, 4, 0;
    %load/vec4 v0000000000ba8120_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000ba7d60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ba7540, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000ba7d60_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba7540, 4;
    %load/vec4 v0000000000ba7d60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba7540, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ba7d60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba7540, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ba7d60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ba7540, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ba7e00_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000ba8c90;
T_47 ;
    %wait E_0000000000b16490;
    %load/vec4 v0000000000ba8080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000ba7f40_0;
    %store/vec4 v0000000000ba7c20_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000ba72c0_0;
    %store/vec4 v0000000000ba7c20_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000b529d0;
T_48 ;
    %wait E_0000000000b166d0;
    %load/vec4 v0000000000b523f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b50eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b52210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b516d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b51810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b51c70_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000b51950_0;
    %assign/vec4 v0000000000b50eb0_0, 0;
    %load/vec4 v0000000000b509b0_0;
    %assign/vec4 v0000000000b52210_0, 0;
    %load/vec4 v0000000000b51db0_0;
    %assign/vec4 v0000000000b516d0_0, 0;
    %load/vec4 v0000000000b52170_0;
    %assign/vec4 v0000000000b51810_0, 0;
    %load/vec4 v0000000000b52490_0;
    %assign/vec4 v0000000000b51c70_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000ba9460;
T_49 ;
    %wait E_0000000000b16450;
    %load/vec4 v0000000000baa380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000ba6c80_0;
    %store/vec4 v0000000000bab1e0_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000ba6d20_0;
    %store/vec4 v0000000000bab1e0_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a19440;
T_50 ;
    %wait E_0000000000b163d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba83a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba7900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba7860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ba84e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ba75e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000ba7360_0, 0, 2;
    %load/vec4 v0000000000ba7680_0;
    %load/vec4 v0000000000ba7ae0_0;
    %load/vec4 v0000000000ba6960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba7900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba7860_0, 0, 1;
T_50.0 ;
    %load/vec4 v0000000000ba7680_0;
    %load/vec4 v0000000000ba8260_0;
    %load/vec4 v0000000000ba6960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba7900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba7860_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000ba8580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0000000000ba8260_0;
    %load/vec4 v0000000000ba7180_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000ba84e0_0, 0, 2;
T_50.6 ;
    %load/vec4 v0000000000ba7ae0_0;
    %load/vec4 v0000000000ba7180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba7cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000ba75e0_0, 0, 2;
T_50.8 ;
T_50.4 ;
    %load/vec4 v0000000000ba7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v0000000000ba8260_0;
    %load/vec4 v0000000000ba8440_0;
    %cmp/e;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000ba84e0_0, 0, 2;
T_50.12 ;
    %load/vec4 v0000000000ba7ae0_0;
    %load/vec4 v0000000000ba8440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba7cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000ba75e0_0, 0, 2;
T_50.14 ;
T_50.10 ;
    %load/vec4 v0000000000ba6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %load/vec4 v0000000000ba8260_0;
    %load/vec4 v0000000000ba6960_0;
    %cmp/e;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ba84e0_0, 0, 2;
T_50.18 ;
    %load/vec4 v0000000000ba7ae0_0;
    %load/vec4 v0000000000ba6960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba7cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.20, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000ba75e0_0, 0, 2;
T_50.20 ;
T_50.16 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a51c50;
T_51 ;
    %vpi_func 2 83 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bbd1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbed20_0, 0, 32;
T_51.0 ;
    %vpi_func 2 85 "$feof" 32, v0000000000bbd1a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_51.1, 8;
    %vpi_func 2 86 "$fscanf" 32, v0000000000bbd1a0_0, "%b", v0000000000bbd380_0 {0 0 0};
    %store/vec4 v0000000000bbd060_0, 0, 32;
    %load/vec4 v0000000000bbd380_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bbed20_0;
    %store/vec4a v0000000000ba9ac0, 4, 0;
    %load/vec4 v0000000000bbed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbed20_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %vpi_call 2 91 "$fclose", v0000000000bbd1a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbca20_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bbca20_0;
    %store/vec4 v0000000000bbed20_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000a51c50;
T_52 ;
    %vpi_func 2 99 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bbd1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbed20_0, 0, 32;
T_52.0 ;
    %vpi_func 2 101 "$feof" 32, v0000000000bbd1a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 102 "$fscanf" 32, v0000000000bbd1a0_0, "%b", v0000000000bbd380_0 {0 0 0};
    %store/vec4 v0000000000bbd060_0, 0, 32;
    %load/vec4 v0000000000bbd380_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bbed20_0;
    %store/vec4a v0000000000ba7540, 4, 0;
    %load/vec4 v0000000000bbed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbed20_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 107 "$fclose", v0000000000bbd1a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbc200_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bbc200_0;
    %store/vec4 v0000000000bbed20_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000a51c50;
T_53 ;
    %delay 40, 0;
    %vpi_call 2 246 "$finish" {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000000000a51c50;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbbe40_0, 0, 1;
T_54.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000bbbe40_0;
    %inv;
    %store/vec4 v0000000000bbbe40_0, 0, 1;
    %jmp T_54.0;
    %end;
    .thread T_54;
    .scope S_0000000000a51c50;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bbd4c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbd4c0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0000000000a51c50;
T_56 ;
    %vpi_call 2 289 "$monitor", "PC: %d  | ADDRS: %d | Instr_ID: %b  | Branch?: %d  |  Read_W:  %d    | Mem_Size: %d  | Shift_imm: %d  | Alu_op: %b  | load_instr: %b  | RegFile_load:  %d  | time: %3d  | reset: %d  | asserted: %d | CU_MUX_OUT: %b | mux signal: %b", v0000000000bbd880_0, v0000000000bbde20_0, v0000000000bbf540_0, v0000000000bbf180_0, &PV<v0000000000bbbb20_0, 7, 1>, &PV<v0000000000bbbb20_0, 8, 1>, &PV<v0000000000bbbb20_0, 6, 1>, &PV<v0000000000bbbb20_0, 2, 4>, &PV<v0000000000bbbb20_0, 1, 1>, &PV<v0000000000bbbb20_0, 0, 1>, $time, v0000000000bbd4c0_0, v0000000000bbbbc0_0, v0000000000bbf400_0, v0000000000bbc0c0_0 {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
