////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.28xd
//  \   \         Application: netgen
//  /   /         Filename: motherboard_synthesis.v
// /___/   /\     Timestamp: Fri Oct 24 19:25:58 2014
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim motherboard.ngc motherboard_synthesis.v 
// Device	: xc5vlx110t-1-ff1136
// Input file	: motherboard.ngc
// Output file	: /afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/netgen/synthesis/motherboard_synthesis.v
// # of Modules	: 1
// Design Name	: motherboard
// Xilinx        : /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module motherboard (
  USER_CLK, KEYBOARD_CLK, KEYBOARD_DATA, PIEZO_SPEAKER, HDR1_2, HDR1_4, HDR1_6, HDR1_8, HDR1_10, HDR1_12, HDR1_14, HDR1_16
)/* synthesis syn_black_box syn_noprune=1 */;
  input USER_CLK;
  inout KEYBOARD_CLK;
  inout KEYBOARD_DATA;
  output PIEZO_SPEAKER;
  output HDR1_2;
  output HDR1_4;
  output HDR1_6;
  output HDR1_8;
  output HDR1_10;
  output HDR1_12;
  output HDR1_14;
  output HDR1_16;
  
  // synthesis translate_off
  
  wire USER_CLK_IBUF_BUFG_0;
  wire KEYBOARD_CLK_BUFGP_1;
  wire KEYBOARD_DATA_IBUF_2;
  wire pwr_good;
  wire s0_n;
  wire s1_n;
  wire ior_n;
  wire memr_n;
  wire iow_n;
  wire memw_n;
  wire \s2/rdy_wait_38 ;
  wire dma_aen_n;
  wire \s2/aen_brd_40 ;
  wire aen_n;
  wire \s2/holda_42 ;
  wire nmi;
  wire dclk_BUFG_44;
  wire dma_cs_n;
  wire tc_cs_n;
  wire ppi_cs_n;
  wire wrt_nmi_reg_n;
  wire wrt_dma_pg_reg_n;
  wire rom_addr_sel_n;
  wire ram_addr_sel_n;
  wire \s9/i8255/pb_0_76 ;
  wire \s9/i8255/pb_1_77 ;
  wire \s9/i8255/pb_4_78 ;
  wire \s9/i8255/pb_5_79 ;
  wire \s9/keyboard/irq1_80 ;
  wire \xa[7] ;
  wire \xa[6] ;
  wire \xa[5] ;
  wire \xa[3] ;
  wire \xa[2] ;
  wire \xa[1] ;
  wire \xa[0] ;
  wire xiow_n_BUFG_88;
  wire xmemr_n;
  wire xmemw_n;
  wire \s0/vgamod/horiz_sync_96 ;
  wire \s0/vgamod/vert_sync_97 ;
  wire \s8/drq0_98 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/OUT_99 ;
  wire PIEZO_SPEAKER_OBUF_100;
  wire \s6/pck_n_103 ;
  wire \s9/i8255/pb_7_112 ;
  wire \s9/i8255/pb_2_113 ;
  wire \s4/i8237/adstb_114 ;
  wire \s4/i8237/hrq_115 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/OUT_117 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/OUT_118 ;
  wire \s1/dtr ;
  wire \s1/den ;
  wire \s1/ale ;
  wire xior_n;
  wire \s1/intr ;
  wire \s1/i8259/dout_0_144 ;
  wire \s1/i8259/dout_1_145 ;
  wire \s1/i8259/dout_2_146 ;
  wire \s1/i8259/dout_3_147 ;
  wire \s1/i8259/dout[7]_GND_58_o_mux_35_OUT[0] ;
  wire \s1/i8259/dout[7]_GND_58_o_mux_35_OUT[1] ;
  wire \s1/i8259/inta_n_eoir[4]_OR_873_o ;
  wire \s1/i8259/irr_1_151 ;
  wire \s1/i8259/irr_0_152 ;
  wire \s1/i8259/dout[7]_dout[7]_mux_34_OUT<3> ;
  wire \s1/i8259/recint_eoir[1]_MUX_3181_o ;
  wire \s1/i8259/eoir[4]_GND_58_o_equal_27_o ;
  wire \s1/i8259/_n0561 ;
  wire \s1/i8259/_n0565 ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<0> ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<1> ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<2> ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<3> ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<4> ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<5> ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<6> ;
  wire \s1/i8259/GND_58_o_din[7]_mux_14_OUT<7> ;
  wire \s1/i8259/cs_n_wr_n_AND_616_o ;
  wire \s1/i8259/icws_1_167 ;
  wire \s1/i8259/eoir_0_168 ;
  wire \s1/i8259/eoir_1_169 ;
  wire \s1/i8259/eoir_3_170 ;
  wire \s1/i8259/eoir_4_171 ;
  wire \s1/i8259/imr_0_172 ;
  wire \s1/i8259/imr_1_173 ;
  wire \s1/i8259/imr_2_174 ;
  wire \s1/i8259/imr_3_175 ;
  wire \s1/i8259/imr_4_176 ;
  wire \s1/i8259/imr_5_177 ;
  wire \s1/i8259/imr_6_178 ;
  wire \s1/i8259/imr_7_179 ;
  wire \s1/i8259/icws_0_180 ;
  wire \s1/i8088/write_bus_ale_AND_600_o_inv ;
  wire \s1/i8088/start ;
  wire \s1/i8088/ld_lsb_i ;
  wire \s1/i8088/ld_msb_i ;
  wire \s1/i8088/ld_out_regs ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ;
  wire \s1/u7/rq_7_283 ;
  wire \s1/u7/rq_0_284 ;
  wire \s1/u7/rq_1_285 ;
  wire \s1/u7/rq_2_286 ;
  wire \s1/u7/rq_3_287 ;
  wire \s1/u7/rq_4_288 ;
  wire \s1/u7/rq_5_289 ;
  wire \s1/u7/rq_6_290 ;
  wire \s1/u9/rq_7_291 ;
  wire \s1/u9/rq_0_292 ;
  wire \s1/u9/rq_1_293 ;
  wire \s1/u9/rq_2_294 ;
  wire \s1/u9/rq_3_295 ;
  wire \s1/u9/rq_4_296 ;
  wire \s1/u9/rq_5_297 ;
  wire \s1/u9/rq_6_298 ;
  wire \s1/u10/rq_7_299 ;
  wire \s1/u10/rq_4_300 ;
  wire \s1/u10/rq_5_301 ;
  wire \s1/u10/rq_6_302 ;
  wire \s4/ls3730/rq_7_303 ;
  wire \s4/ls3730/rq_0_304 ;
  wire \s4/ls3730/rq_1_305 ;
  wire \s4/ls3730/rq_2_306 ;
  wire \s4/ls3730/rq_3_307 ;
  wire \s4/ls3730/rq_4_308 ;
  wire \s4/ls3730/rq_5_309 ;
  wire \s4/ls3730/rq_6_310 ;
  wire \s1/u8/ab_inv ;
  wire \s5/ls2450/ab_inv ;
  wire \s5/ls2450/ba_inv ;
  wire \s9/i8255/cmd[4]_GND_273_o_equal_13_o ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<0> ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<1> ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<2> ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<3> ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<5> ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<6> ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<7> ;
  wire \s9/i8255/pdo_7_323 ;
  wire \s9/i8255/pdo_0_324 ;
  wire \s9/i8255/pdo_1_325 ;
  wire \s9/i8255/pdo_2_326 ;
  wire \s9/i8255/pdo_3_327 ;
  wire \s9/i8255/pdo_4_328 ;
  wire \s9/i8255/pdo_5_329 ;
  wire \s9/i8255/pdo_6_330 ;
  wire \s5/rommod/csv_inv ;
  wire \s0/vgamod/Madd_vga_addr_cy[7] ;
  wire \s0/vgamod/Madd_vga_addr_cy[5] ;
  wire \s0/vgamod/v_count[3]_reg_cur_end[3]_LessThan_96_o1_382 ;
  wire \s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_lut<2> ;
  wire \s0/vgamod/reg_cur_start[3]_v_count[3]_LessThan_95_o1_389 ;
  wire \s0/vgamod/Reset_OR_DriverANDClockEnable10 ;
  wire \s0/vgamod/Result<9>1 ;
  wire \s0/vgamod/Result<8>1 ;
  wire \s0/vgamod/Result<7>1 ;
  wire \s0/vgamod/Result<6>1 ;
  wire \s0/vgamod/Result<5>1 ;
  wire \s0/vgamod/Result<4>1 ;
  wire \s0/vgamod/Result<3>1 ;
  wire \s0/vgamod/Result<2>1 ;
  wire \s0/vgamod/Result<1>1 ;
  wire \s0/vgamod/Result<0>1 ;
  wire \s0/vgamod/_n0400_inv ;
  wire \s0/vgamod/Mcount_h_count9 ;
  wire \s0/vgamod/Mcount_h_count8 ;
  wire \s0/vgamod/Mcount_h_count7 ;
  wire \s0/vgamod/Mcount_h_count6 ;
  wire \s0/vgamod/Mcount_h_count5 ;
  wire \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv ;
  wire \s8/pclka_BUFG_448 ;
  wire \s0/vgamod/_n0368_inv ;
  wire \s0/vgamod/_n0394_inv ;
  wire \s0/vgamod/_n0364_inv ;
  wire \s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ;
  wire \s0/vgamod/memr_ior_OR_1083_o_inv ;
  wire \s0/vgamod/Reset_OR_DriverANDClockEnable1 ;
  wire \s0/vgamod/Reset_OR_DriverANDClockEnable ;
  wire \s0/vgamod/v_count[9]_GND_301_o_equal_91_o ;
  wire \s0/vgamod/h_count[2]_GND_301_o_equal_131_o ;
  wire \s0/vgamod/v_count[9]_h_count[9]_AND_897_o ;
  wire \s0/vgamod/brown_bg ;
  wire \s0/vgamod/v_count[9]_GND_301_o_equal_88_o ;
  wire \s0/vgamod/brown_fg ;
  wire \s0/vgamod/v_count[8]_v_count[3]_AND_899_o ;
  wire \s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<3> ;
  wire \s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<4> ;
  wire \s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<5> ;
  wire \s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<6> ;
  wire \s0/vgamod/h_count[9]_GND_301_o_equal_89_o ;
  wire \s0/vgamod/h_count[9]_PWR_185_o_equal_80_o ;
  wire \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ;
  wire \s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<0> ;
  wire \s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<1> ;
  wire \s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<2> ;
  wire \s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<3> ;
  wire \s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<4> ;
  wire \s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<5> ;
  wire \s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<6> ;
  wire \s0/vgamod/wr_cur_end ;
  wire \s0/vgamod/wr_vcursor ;
  wire \s0/vgamod/wr_hcursor ;
  wire \s0/vgamod/_n0361 ;
  wire \s0/vgamod/_n0357_503 ;
  wire \s0/vgamod/_n0353 ;
  wire \s0/vgamod/_n0351_505 ;
  wire \s0/vgamod/GND_301_o_vga_bg_colour[2]_mux_141_OUT<1> ;
  wire \s0/vgamod/GND_301_o_vga_bg_colour[1]_mux_139_OUT<0> ;
  wire \s0/vgamod/GND_301_o_vga_bg_colour[1]_mux_139_OUT<1> ;
  wire \s0/vgamod/GND_301_o_vga_bg_colour[0]_mux_135_OUT<0> ;
  wire \s0/vgamod/GND_301_o_vga_bg_colour[0]_mux_135_OUT<1> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> ;
  wire \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> ;
  wire \s0/vgamod/mem_range ;
  wire \s0/vgamod/a[19]_GND_301_o_equal_41_o ;
  wire \s0/vgamod/new_attr_we ;
  wire \s0/vgamod/new_buff_we ;
  wire \s0/vgamod/wr_adr ;
  wire \s0/vgamod/ior_io_range_AND_896_o ;
  wire \s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<0> ;
  wire \s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<1> ;
  wire \s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<2> ;
  wire \s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<3> ;
  wire \s0/vgamod/video_on_v_579 ;
  wire \s0/vgamod/video_on_h_580 ;
  wire \s0/vgamod/cursor_on_602 ;
  wire \s0/vgamod/video_on_603 ;
  wire \s0/vgamod/intense_657 ;
  wire \s0/vgamod/vga1_rw_662 ;
  wire \s0/vgamod/vga2_rw_703 ;
  wire \s0/vgamod/cursor_on_v_715 ;
  wire \s0/vgamod/cursor_on_h_716 ;
  wire \s0/vgamod/vga0_rw_722 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_747 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_749 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_751 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_753 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_755 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_757 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_759 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_761 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_763 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_765 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_767 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_769 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_771 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_773 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_775 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_777 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_779 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_781 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_783 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_785 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_787 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_789 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_791 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_793 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_795 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_797 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_799 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_801 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_803 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_804 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_806 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_808 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_810 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_812 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_814 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_816 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_818 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_820 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_822 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_824 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_826 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_828 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_830 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_831 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_833 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_835 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_837 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_839 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_841 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_843 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_845 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_847 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_849 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_851 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_853 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_855 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_857 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_859 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_860 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_862 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_864 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_866 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_868 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_870 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_872 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_874 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_876 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_878 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_880 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_882 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_884 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_886 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_887 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_888 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_890 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_892 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_894 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_896 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_898 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_900 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_902 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_904 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_906 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_908 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_910 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_912 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_914 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_916 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_917 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_919 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_921 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_923 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_925 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_927 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_929 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_931 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_933 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_935 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_937 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_939 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_941 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_943 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_944 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_946 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_948 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_950 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_952 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_954 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_956 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_958 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_960 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_962 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_964 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_966 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_968 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_970 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_972 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_973 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_975 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_977 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_979 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_981 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_983 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_985 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_987 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_989 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_991 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_993 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_995 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_997 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_999 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_1001 ;
  wire \s8/i8253/vcs/C2/CNTREG/LOAD_1018 ;
  wire \s8/i8253/vcs/C2/CNTREG/OUTEN_1019 ;
  wire \s8/i8253/vcs/C2/MODEWRITE ;
  wire \s8/i8253/vcs/C2/MODETRIG ;
  wire \s8/i8253/vcs/C2/OUTCTRL/RELOAD_1043 ;
  wire \s8/i8253/vcs/C2/LOADCNT ;
  wire \s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_READLSB_Mux_24_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ;
  wire \s8/i8253/vcs/C2/READ/MODEWRITE_GND_243_o_AND_807_o ;
  wire \s8/i8253/vcs/C2/READ/READLSB_1049 ;
  wire \s8/i8253/vcs/C2/READ/CLRREADLSB_1050 ;
  wire \s8/i8253/vcs/C2/READ/DREG_0_1051 ;
  wire \s8/i8253/vcs/C2/READ/DREG_1_1052 ;
  wire \s8/i8253/vcs/C2/READ/DREG_2_1053 ;
  wire \s8/i8253/vcs/C2/READ/DREG_3_1054 ;
  wire \s8/i8253/vcs/C2/READ/DREG_4_1055 ;
  wire \s8/i8253/vcs/C2/READ/DREG_5_1056 ;
  wire \s8/i8253/vcs/C2/READ/DREG_6_1057 ;
  wire \s8/i8253/vcs/C2/READ/DREG_7_1058 ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_22_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_20_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_18_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_16_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_14_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_12_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_10_o ;
  wire \s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_8_o ;
  wire \s8/i8253/vcs/C2/CNTREG/_n0072_inv ;
  wire \s8/i8253/vcs/C2/CNTREG/_n0075_inv ;
  wire \s8/i8253/vcs/C2/CNTREG/_n0078_inv ;
  wire \s8/i8253/vcs/C2/CNTREG/SEL_lsbflag_AND_831_o ;
  wire \s8/i8253/vcs/C2/CNTREG/_n0069 ;
  wire \s8/i8253/vcs/C2/CNTREG/LOAD_GND_263_o_MUX_3391_o ;
  wire \s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ;
  wire \s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_844_o ;
  wire \s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_843_o ;
  wire \s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ;
  wire \s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/VGATE_GND_267_o_AND_850_o ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/VGATE_1143 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/VLOADCNT_1146 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/_n0106_inv ;
  wire \s8/i8253/vcs/C2/OUTCTRL/SETOUT__inv ;
  wire \s8/i8253/vcs/C2/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o ;
  wire \s8/i8253/vcs/C2/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o ;
  wire \s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_854_o ;
  wire \s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_853_o ;
  wire \s8/i8253/vcs/C2/OUTCTRL/MODE[3]_OUT_Mux_9_o ;
  wire \s8/i8253/vcs/C2/OUTCTRL/_n0072 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ;
  wire \s8/i8253/vcs/C2/OUTCTRL/TRIG_1156 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/CLRTRIG_1157 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ;
  wire \s8/i8253/vcs/C1/CNTREG/LOAD_1175 ;
  wire \s8/i8253/vcs/C1/CNTREG/OUTEN_1176 ;
  wire \s8/i8253/vcs/C1/MODEWRITE ;
  wire \s8/i8253/vcs/C1/MODETRIG ;
  wire \s8/i8253/vcs/C1/OUTCTRL/RELOAD_1200 ;
  wire \s8/i8253/vcs/C1/LOADCNT ;
  wire \s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_READLSB_Mux_24_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ;
  wire \s8/i8253/vcs/C1/READ/MODEWRITE_GND_243_o_AND_807_o ;
  wire \s8/i8253/vcs/C1/READ/READLSB_1206 ;
  wire \s8/i8253/vcs/C1/READ/CLRREADLSB_1207 ;
  wire \s8/i8253/vcs/C1/READ/DREG_0_1208 ;
  wire \s8/i8253/vcs/C1/READ/DREG_1_1209 ;
  wire \s8/i8253/vcs/C1/READ/DREG_2_1210 ;
  wire \s8/i8253/vcs/C1/READ/DREG_3_1211 ;
  wire \s8/i8253/vcs/C1/READ/DREG_4_1212 ;
  wire \s8/i8253/vcs/C1/READ/DREG_5_1213 ;
  wire \s8/i8253/vcs/C1/READ/DREG_6_1214 ;
  wire \s8/i8253/vcs/C1/READ/DREG_7_1215 ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_22_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_20_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_18_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_16_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_14_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_12_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_10_o ;
  wire \s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_8_o ;
  wire \s8/i8253/vcs/C1/CNTREG/_n0072_inv ;
  wire \s8/i8253/vcs/C1/CNTREG/_n0075_inv ;
  wire \s8/i8253/vcs/C1/CNTREG/_n0078_inv ;
  wire \s8/i8253/vcs/C1/CNTREG/SEL_lsbflag_AND_831_o ;
  wire \s8/i8253/vcs/C1/CNTREG/_n0069 ;
  wire \s8/i8253/vcs/C1/CNTREG/LOAD_GND_263_o_MUX_3391_o ;
  wire \s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ;
  wire \s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_844_o ;
  wire \s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_843_o ;
  wire \s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ;
  wire \s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/VLOADCNT_1300 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/_n0106_inv ;
  wire \s8/i8253/vcs/C1/OUTCTRL/SETOUT__inv ;
  wire \s8/i8253/vcs/C1/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o ;
  wire \s8/i8253/vcs/C1/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o ;
  wire \s8/i8253/vcs/C1/OUTCTRL/GATE_TRIG_AND_854_o ;
  wire \s8/i8253/vcs/C1/OUTCTRL/TRIG_GND_268_o_MUX_3429_o ;
  wire \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o ;
  wire \s8/i8253/vcs/C1/OUTCTRL/MODE[3]_OUT_Mux_9_o ;
  wire \s8/i8253/vcs/C1/OUTCTRL/_n0072 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ;
  wire \s8/i8253/vcs/C1/OUTCTRL/TRIG_1311 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/CLRTRIG_1312 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/CLRTRIG_1315 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/TRIG_1316 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/_n0072 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/MODE[3]_OUT_Mux_9_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/TRIG_GND_268_o_MUX_3429_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/GATE_TRIG_AND_854_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o ;
  wire \s8/i8253/vcs/C0/OUTCTRL/SETOUT__inv ;
  wire \s8/i8253/vcs/C0/OUTCTRL/_n0106_inv ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/VLOADCNT_1327 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> ;
  wire \s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ;
  wire \s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ;
  wire \s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ;
  wire \s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ;
  wire \s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_843_o ;
  wire \s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_844_o ;
  wire \s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ;
  wire \s8/i8253/vcs/C0/CNTREG/LOAD_GND_263_o_MUX_3391_o ;
  wire \s8/i8253/vcs/C0/CNTREG/_n0069 ;
  wire \s8/i8253/vcs/C0/CNTREG/SEL_lsbflag_AND_831_o ;
  wire \s8/i8253/vcs/C0/CNTREG/_n0078_inv ;
  wire \s8/i8253/vcs/C0/CNTREG/_n0075_inv ;
  wire \s8/i8253/vcs/C0/CNTREG/_n0072_inv ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_8_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_10_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_12_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_14_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_16_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_18_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_20_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_22_o ;
  wire \s8/i8253/vcs/C0/READ/DREG_7_1414 ;
  wire \s8/i8253/vcs/C0/READ/DREG_6_1415 ;
  wire \s8/i8253/vcs/C0/READ/DREG_5_1416 ;
  wire \s8/i8253/vcs/C0/READ/DREG_4_1417 ;
  wire \s8/i8253/vcs/C0/READ/DREG_3_1418 ;
  wire \s8/i8253/vcs/C0/READ/DREG_2_1419 ;
  wire \s8/i8253/vcs/C0/READ/DREG_1_1420 ;
  wire \s8/i8253/vcs/C0/READ/DREG_0_1421 ;
  wire \s8/i8253/vcs/C0/READ/CLRREADLSB_1422 ;
  wire \s8/i8253/vcs/C0/READ/READLSB_1423 ;
  wire \s8/i8253/vcs/C0/READ/MODEWRITE_GND_243_o_AND_807_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ;
  wire \s8/i8253/vcs/C0/READ/MODE[5]_READLSB_Mux_24_o ;
  wire \s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ;
  wire \s8/i8253/vcs/C0/CNTREG/LOAD_1444 ;
  wire \s8/i8253/vcs/C0/CNTREG/OUTEN_1445 ;
  wire \s8/i8253/vcs/C0/MODEWRITE ;
  wire \s8/i8253/vcs/C0/MODETRIG ;
  wire \s8/i8253/vcs/C0/OUTCTRL/RELOAD_1469 ;
  wire \s8/i8253/vcs/C0/LOADCNT ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<15>_1471 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<14>_1472 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<14>_1473 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<13>_1474 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<13>_1475 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<12>_1476 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<12>_1477 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<11>_1478 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<11>_1479 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<10>_1480 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<10>_1481 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<9>_1482 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<9>_1483 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<8>_1484 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<8>_1485 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<7>_1486 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<7>_1487 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<6>_1488 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<6>_1489 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<5>_1490 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<5>_1491 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<4>_1492 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<4>_1493 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<3>_1494 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<3>_1495 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<2>_1496 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<2>_1497 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<1>_1498 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<1>_1499 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<0>_1500 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<0>_1501 ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_AS_inv ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<15> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<14>_1505 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<14> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<13>_1507 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<13> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<12>_1509 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<12> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<11>_1511 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<11> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<10>_1513 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<10> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<9>_1515 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<9> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<8>_1517 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<8> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<7>_1519 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<7> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<6>_1521 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<6> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<5>_1523 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<5> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<4>_1525 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<4> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<3>_1527 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<3> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<2>_1529 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<2> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<1>_1531 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<1> ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_1533 ;
  wire \s4/i8237/mast_clr_0 ;
  wire \s4/i8237/state_FSM_FFd1-In1 ;
  wire \s4/i8237/state_FSM_FFd2-In1 ;
  wire \s4/i8237/state_FSM_FFd3-In2_1537 ;
  wire \s4/i8237/state_FSM_FFd3-In21 ;
  wire \s4/i8237/_n0556_inv ;
  wire \s4/i8237/_n0590_inv ;
  wire \s4/i8237/_n0657_inv ;
  wire \s4/i8237/_n0606_inv_1542 ;
  wire \s4/i8237/_n0622_inv ;
  wire \s4/i8237/_n0719_inv ;
  wire \s4/i8237/_n0698_inv ;
  wire \s4/i8237/_n0754_inv ;
  wire \s4/i8237/curr_word[15]_GND_144_o_equal_126_o ;
  wire \s4/i8237/_n0571_1548 ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<0> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<1> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<2> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<3> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<4> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<5> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<6> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<7> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<8> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<9> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<10> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<11> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<12> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<13> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<14> ;
  wire \s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<15> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<0> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<1> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<2> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<3> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<4> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<5> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<6> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<7> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<8> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<9> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<10> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<11> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<12> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<13> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<14> ;
  wire \s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<15> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<0> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<1> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<2> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<3> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<4> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<5> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<6> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<7> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<8> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<9> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<10> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<11> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<12> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<13> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<14> ;
  wire \s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<15> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<0> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<1> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<2> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<3> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<4> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<5> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<6> ;
  wire \s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<7> ;
  wire \s4/i8237/hlda_drequest[3]_AND_683_o ;
  wire \s4/i8237/reset_mast_clr_AND_739_o ;
  wire \s4/i8237/reset_mast_clr_AND_742_o ;
  wire \s4/i8237/reset_mast_clr_AND_694_o ;
  wire \s4/i8237/state[2]_GND_144_o_MUX_3278_o ;
  wire \s4/i8237/state[2]_GND_144_o_MUX_3276_o ;
  wire \s4/i8237/state[2]_GND_144_o_mux_177_OUT<6> ;
  wire \s4/i8237/state[2]_GND_144_o_mux_177_OUT<7> ;
  wire \s4/i8237/state[2]_GND_144_o_MUX_3275_o ;
  wire \s4/i8237/state[2]_GND_144_o_MUX_3274_o ;
  wire \s4/i8237/state[2]_GND_144_o_MUX_3273_o ;
  wire \s4/i8237/state[2]_PWR_67_o_mux_176_OUT<0> ;
  wire \s4/i8237/state[2]_PWR_67_o_mux_176_OUT<1> ;
  wire \s4/i8237/state[2]_GND_144_o_MUX_3271_o ;
  wire \s4/i8237/state[2]_GND_144_o_MUX_3277_o ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<0> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<1> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<2> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<3> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<4> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<5> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<6> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<7> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<8> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<9> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<10> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<11> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<12> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<13> ;
  wire \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<14> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<0> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<1> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<2> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<3> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<4> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<5> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<6> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<7> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<8> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<9> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<10> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<11> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<12> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<13> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<14> ;
  wire \s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<15> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<0> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<1> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<2> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<3> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<4> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<5> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<6> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<7> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<8> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<9> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<10> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<11> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<12> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<13> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<14> ;
  wire \s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<15> ;
  wire \s4/i8237/mast_clr_1684 ;
  wire \s4/i8237/ff_1685 ;
  wire \s4/i8237/state[2]_Z_48_o_Mux_157_o ;
  wire \s4/i8237/state_FSM_FFd3_1758 ;
  wire \s4/i8237/state_FSM_FFd2_1759 ;
  wire \s4/i8237/state_FSM_FFd1_1760 ;
  wire \s4/i8237/adstb_needed_1761 ;
  wire \s4/i8237/memw_1762 ;
  wire \s4/i8237/memr_1763 ;
  wire \s4/i8237/reset_clk_DFF_1947_1768 ;
  wire \s4/i8237/reset_clk_DFF_1940_1773 ;
  wire \s4/i8237/reset_clk_DFF_1938_1774 ;
  wire \s4/i8237/ior_1775 ;
  wire \s4/i8237/reset_clk_DFF_1929_1776 ;
  wire \s4/ls6700/_n0114 ;
  wire \s4/ls6700/q0_3_1786 ;
  wire \s4/ls6700/q3_0_1787 ;
  wire \s4/ls6700/q3_1_1788 ;
  wire \s4/ls6700/q3_2_1789 ;
  wire \s4/ls6700/q3_3_1790 ;
  wire \s4/ls6700/q0_0_1791 ;
  wire \s4/ls6700/q0_1_1792 ;
  wire \s4/ls6700/q0_2_1793 ;
  wire \s4/ls6700/_n0126 ;
  wire \s6/ls2450/ba_inv ;
  wire \s6/ls2800/n0033[2:0]<0> ;
  wire \s6/rb0/enexp ;
  wire \s6/rb1/enexp ;
  wire \s6/rb2/enexp ;
  wire \s6/rb3/enexp ;
  wire \s6/ind_PWR_135_o_MUX_3376_o ;
  wire \s6/pck_n_enb_ram_pck_AND_780_o ;
  wire \s6/pck_n_enb_ram_pck_AND_781_o ;
  wire \s6/mdp ;
  wire \s4/i8237/state_FSM_FFd3-In22 ;
  wire \xd<0>LogicTrst1_1851 ;
  wire \s0/vgamod/wr_adr1_1852 ;
  wire \d<0>LogicTrst1_1853 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ;
  wire \s0/vgamod/_n03611_1857 ;
  wire \s4/i8237/state_FSM_FFd3-In23 ;
  wire \s0/vgamod/_n03531_1859 ;
  wire \s4/i8237/_n0657_inv2 ;
  wire \s0/vgamod/_n0364_inv1 ;
  wire \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3273_o11_1862 ;
  wire \s4/i8237/_n0719_inv2 ;
  wire \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>1 ;
  wire \s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ;
  wire \s0/vgamod/wr_adr2_1866 ;
  wire \s5/rommod/csv_inv1_1867 ;
  wire \s4/i8237/_n0719_inv3 ;
  wire \s0/vgamod/ior_io_range_AND_896_o1_1869 ;
  wire \s4/i8237/reset_mast_clr_AND_739_o1 ;
  wire \s4/i8237/_n0657_inv1 ;
  wire \s1/i8088/tcore/opcode[7]_PWR_5_o_equal_5_o_0 ;
  wire \s1/i8088/tcore/hlt_in ;
  wire \s1/i8088/tcore/hlt_out ;
  wire \s1/i8088/tcore/ir[0] ;
  wire \s1/i8088/tcore/ir[1] ;
  wire \s1/i8088/tcore/ir[2] ;
  wire \s1/i8088/tcore/ir[3] ;
  wire \s1/i8088/tcore/ir[4] ;
  wire \s1/i8088/tcore/ir[5] ;
  wire \s1/i8088/tcore/ir[6] ;
  wire \s1/i8088/tcore/ir[7] ;
  wire \s1/i8088/tcore/ir[8] ;
  wire \s1/i8088/tcore/ir[9] ;
  wire \s1/i8088/tcore/ir[10] ;
  wire \s1/i8088/tcore/ir[11] ;
  wire \s1/i8088/tcore/ir[12] ;
  wire \s1/i8088/tcore/ir[13] ;
  wire \s1/i8088/tcore/ir[14] ;
  wire \s1/i8088/tcore/ir[15] ;
  wire \s1/i8088/tcore/ir[16] ;
  wire \s1/i8088/tcore/ir[17] ;
  wire \s1/i8088/tcore/ir[18] ;
  wire \s1/i8088/tcore/ir[20] ;
  wire \s1/i8088/tcore/ir[23] ;
  wire \s1/i8088/tcore/ir[24] ;
  wire \s1/i8088/tcore/ir[25] ;
  wire \s1/i8088/tcore/ir[26] ;
  wire \s1/i8088/tcore/ir[27] ;
  wire \s1/i8088/tcore/ir[28] ;
  wire \s1/i8088/tcore/ir[30] ;
  wire \s1/i8088/tcore/ir[32] ;
  wire \s1/i8088/tcore/ir[33] ;
  wire \s1/i8088/tcore/ir[34] ;
  wire \s1/i8088/tcore/end_seq ;
  wire \s1/i8088/tcore/rom_ir[18] ;
  wire \s1/i8088/tcore/rom_ir[19] ;
  wire \s1/i8088/tcore/rom_ir[21] ;
  wire \s1/i8088/tcore/rom_ir[22] ;
  wire \s1/i8088/tcore/rom_ir[29] ;
  wire \s1/i8088/tcore/rom_ir[30] ;
  wire \s1/i8088/tcore/rom_ir[32] ;
  wire \s1/i8088/tcore/rom_ir[33] ;
  wire \s1/i8088/tcore/rom_ir[34] ;
  wire \s1/i8088/tcore/rom_ir[35] ;
  wire \s1/i8088/tcore/rom_ir[23] ;
  wire \s1/i8088/tcore/rom_ir[24] ;
  wire \s1/i8088/tcore/rom_ir[25] ;
  wire \s1/i8088/tcore/rom_ir[26] ;
  wire \s1/i8088/tcore/rom_ir[27] ;
  wire \s1/i8088/tcore/rom_ir[28] ;
  wire \s1/i8088/tcore/block_or_hlt_1922 ;
  wire \s1/i8088/tcore/nmi_nmi_old_AND_598_o ;
  wire \s1/i8088/tcore/nmir_1924 ;
  wire \s1/i8088/tcore/hlt_1925 ;
  wire \s1/i8088/tcore/hlt_op_old_1926 ;
  wire \s1/i8088/tcore/nmia_old_1927 ;
  wire \s1/i8088/tcore/nmi_old_1928 ;
  wire \s1/i8088/tcore/wr_ss ;
  wire \s1/i8088/tcore/div_exc ;
  wire \s1/i8088/tcore/ir[29] ;
  wire \s1/i8088/tcore/cx_zero ;
  wire \s1/i8088/tcore/decode/nmia_1989 ;
  wire \s1/i8088/tcore/decode/ext_int_1990 ;
  wire \s1/i8088/tcore/need_imm ;
  wire \s1/i8088/tcore/need_off ;
  wire \s1/i8088/tcore/need_modrm ;
  wire \s1/i8088/tcore/wr_ip0 ;
  wire \s1/i8088/tcore/ld_base ;
  wire \s1/i8088/tcore/exec_st ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 ;
  wire \s1/i8088/tcore/fetch/lock_pr<7>1 ;
  wire \s1/i8088/tcore/fetch/nstate/into ;
  wire \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_2117 ;
  wire \s1/i8088/tcore/fetch/_n0203_inv ;
  wire \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ;
  wire \s1/i8088/tcore/fetch/sovr_pr ;
  wire \s1/i8088/tcore/fetch/prefix ;
  wire \s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_2125 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_2126 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> ;
  wire \s1/i8088/tcore/fetch/_n0175 ;
  wire \s1/i8088/tcore/fetch/next_in_opco ;
  wire \s1/i8088/tcore/fetch/lock_l_2167 ;
  wire \s1/i8088/tcore/decode/_n01101_2179 ;
  wire \s1/i8088/tcore/decode/Mcount_seq8 ;
  wire \s1/i8088/tcore/decode/Mcount_seq7 ;
  wire \s1/i8088/tcore/decode/Mcount_seq6 ;
  wire \s1/i8088/tcore/decode/Mcount_seq5 ;
  wire \s1/i8088/tcore/decode/Mcount_seq4 ;
  wire \s1/i8088/tcore/decode/Mcount_seq3 ;
  wire \s1/i8088/tcore/decode/Mcount_seq2 ;
  wire \s1/i8088/tcore/decode/Mcount_seq1 ;
  wire \s1/i8088/tcore/decode/Mcount_seq ;
  wire \s1/i8088/tcore/decode/Mcount_seq_val ;
  wire \s1/i8088/tcore/decode/_n0129_inv ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt4 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt3 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt2 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt1_2228 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt_val_2230 ;
  wire \s1/i8088/tcore/decode/block_inv ;
  wire \s1/i8088/tcore/decode/exec_st_inv ;
  wire \s1/i8088/tcore/decode/nmir_1 ;
  wire \s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_87_o ;
  wire \s1/i8088/tcore/decode/old_ext_int_ext_int_AND_150_o ;
  wire \s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_83_o ;
  wire \s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_79_o ;
  wire \s1/i8088/tcore/decode/_n0108 ;
  wire \s1/i8088/tcore/decode/_n0110 ;
  wire \s1/i8088/tcore/decode/_n0112 ;
  wire \s1/i8088/tcore/decode/tfle_2250 ;
  wire \s1/i8088/tcore/decode/dive_2251 ;
  wire \s1/i8088/tcore/decode/iflssd_2252 ;
  wire \s1/i8088/tcore/decode/ifld_2253 ;
  wire \s1/i8088/tcore/decode/tfld_2254 ;
  wire \s1/i8088/tcore/decode/old_ext_int_2260 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>7 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/out131 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06304 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm4 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm3_2273 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_2276 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm2_2279 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_2282 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<0>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06301 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_2300 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_2301 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT42 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<3>1_2309 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<0>1_2310 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0121 ;
  wire \s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0005 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0215 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0808 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0630 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0838_2319 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0813 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/dm ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_155_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/sm ;
  wire \s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[0] ;
  wire \s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[2] ;
  wire \s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[3] ;
  wire \s1/i8088/tcore/exec/alu_word ;
  wire \s1/i8088/tcore/exec/wr_reg ;
  wire \s1/i8088/tcore/exec/omemalu[0] ;
  wire \s1/i8088/tcore/exec/omemalu[7] ;
  wire \s1/i8088/tcore/exec/omemalu[10] ;
  wire \s1/i8088/tcore/exec/omemalu[11] ;
  wire \s1/i8088/tcore/exec/wr_high ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out13_2452 ;
  wire \s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_3_2454 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_4_2455 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_44_2456 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_45_2457 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_46_2458 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_47_2459 ;
  wire \s1/i8088/tcore/exec/alu/arlog/cfoadd ;
  wire \s1/i8088/tcore/exec/alu/arlog/ci ;
  wire \s1/i8088/tcore/exec/alu/arlog/log ;
  wire \s1/i8088/tcore/exec/alu/addsub/cfoadd ;
  wire \s1/i8088/tcore/exec/alu/addsub/xs ;
  wire \s1/i8088/tcore/exec/alu/addsub/ys ;
  wire \s1/i8088/tcore/exec/alu/addsub/ci ;
  wire \s1/i8088/tcore/exec/alu/flags_unchanged_2547 ;
  wire \s1/i8088/tcore/exec/alu/cf_rot ;
  wire \s1/i8088/tcore/exec/alu/rot[6] ;
  wire \s1/i8088/tcore/exec/alu/rot[7] ;
  wire \s1/i8088/tcore/exec/alu/rot[14] ;
  wire \s1/i8088/tcore/exec/alu/rot[15] ;
  wire \s1/i8088/tcore/exec/alu/cnv[0] ;
  wire \s1/i8088/tcore/exec/alu/cnv[1] ;
  wire \s1/i8088/tcore/exec/alu/cnv[2] ;
  wire \s1/i8088/tcore/exec/alu/cnv[3] ;
  wire \s1/i8088/tcore/exec/alu/cnv[4] ;
  wire \s1/i8088/tcore/exec/alu/cnv[6] ;
  wire \s1/i8088/tcore/exec/alu/cnv[7] ;
  wire \s1/i8088/tcore/exec/alu/oth[0] ;
  wire \s1/i8088/tcore/exec/alu/oth[1] ;
  wire \s1/i8088/tcore/exec/alu/oth[2] ;
  wire \s1/i8088/tcore/exec/alu/oth[3] ;
  wire \s1/i8088/tcore/exec/alu/oth[4] ;
  wire \s1/i8088/tcore/exec/alu/oth[6] ;
  wire \s1/i8088/tcore/exec/alu/oth[7] ;
  wire \s1/i8088/tcore/exec/alu/oth[8] ;
  wire \s1/i8088/tcore/exec/alu/oth[10] ;
  wire \s1/i8088/tcore/exec/alu/oth[11] ;
  wire \s1/i8088/tcore/exec/alu/cf_mul ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc21 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/bs ;
  wire \s1/i8088/tcore/exec/alu/muldiv/as ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_2632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>_2747 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_2748 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_2749 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_2750 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_2751 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_2752 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_2753 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_2754 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_2755 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_2756 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_2757 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_2758 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_2759 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_2760 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_2761 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>_2762 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_2763 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_2764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_2765 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_2766 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_2767 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_2768 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_2769 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_2770 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_2771 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_2772 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_2773 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_2774 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_2775 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_2776 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_2777 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_2778 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_2779 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_2780 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_2781 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_2782 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_2783 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_2784 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_2785 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_2786 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_2787 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_2788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_2789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_2790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_2791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_2792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_3117 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_3118 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_3119 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_3120 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_3121 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_3122 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_3123 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_3124 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_3125 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_3126 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_3127 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_3128 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_3129 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_3130 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_3131 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_3132 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_3133 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_3134 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_3135 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_3136 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_3137 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_3138 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_3139 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_3140 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_3141 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_3142 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_3143 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_3144 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_3145 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_3146 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_3147 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_3148 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_3149 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_3150 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_3151 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_3152 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_3153 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_3154 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_3155 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_3156 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_3157 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_3158 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_3159 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_3160 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_3161 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_3162 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_3163 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_3164 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_3165 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_3166 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_3167 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_3168 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_3169 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_3170 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_3171 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_3172 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_3173 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_3174 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_3175 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_3176 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_3177 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_3178 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_3179 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_3180 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_3181 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_3183 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_3184 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_3185 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_3186 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_3187 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_3188 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_3189 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_3190 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_3191 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_3192 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_3193 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_3194 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_3195 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_3196 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_3197 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_3198 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_3199 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_3200 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_3201 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_3202 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_3203 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_3204 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_3205 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_3206 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_3207 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_3208 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_3209 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_3210 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_3211 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_3212 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_3213 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_3214 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_3215 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_3216 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_3217 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_3218 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_3219 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_3220 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_3221 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_3222 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_3223 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_3224 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_3225 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_3226 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_3227 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_3228 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_3229 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_3230 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_3231 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_3232 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_3233 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_3234 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_3235 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_3236 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_3237 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_3238 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_3239 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_3240 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_3241 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_3242 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_3243 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_3244 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_3245 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_3246 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_3247 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_3248 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_3250 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_3251 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_3252 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_3253 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_3254 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_3255 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_3256 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_3257 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_3258 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_3259 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_3260 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_3261 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_3262 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_3263 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_3264 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_3265 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_3266 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_3267 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_3268 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_3269 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_3270 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_3271 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_3272 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_3273 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_3274 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_3275 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_3276 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_3277 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_3278 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_3279 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_3280 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_3281 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_3282 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_3283 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_3284 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_3285 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_3286 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_3287 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_3288 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_3289 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_3290 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_3291 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_3292 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_3293 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_3294 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_3295 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_3296 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_3297 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_3298 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_3299 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_3300 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_3301 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_3302 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_3303 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_3304 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_3305 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_3306 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_3307 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_3308 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_3309 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_3310 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_3311 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_3312 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_3313 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_3314 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_3316 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_3317 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_3318 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_3319 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_3320 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_3321 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_3322 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_3323 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_3324 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_3325 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_3326 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_3327 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_3328 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_3329 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_3330 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_3331 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_3332 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_3333 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_3334 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_3335 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_3336 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_3337 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_3338 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_3339 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_3340 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_3341 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_3342 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_3343 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_3344 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_3345 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_3346 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_3347 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_3348 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_3349 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_3350 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_3351 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_3352 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_3353 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_3354 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_3355 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_3356 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_3357 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_3358 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_3359 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_3360 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_3361 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_3362 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_3363 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_3364 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_3365 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_3366 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_3367 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_3368 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_3369 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_3370 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_3371 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_3372 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_3373 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_3374 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_3375 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_3376 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_3377 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_3378 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_3379 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_3380 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_3381 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_3382 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_3383 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_3384 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_3385 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_3386 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_3387 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_3388 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_3389 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_3390 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_3391 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_3392 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_3393 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_3394 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_3395 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_3396 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_3397 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_3398 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_3399 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_3400 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_3401 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_3402 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_3403 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_3404 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_3405 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_3406 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_3407 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_3408 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_3409 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_3410 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_3412 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_3413 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_3414 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_3415 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_3416 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_3417 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_3418 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_3419 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_3420 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_3421 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_3422 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_3423 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_3424 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_3425 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_3426 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_3427 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_3428 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_3429 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_3430 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_3431 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_3432 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_3433 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_3434 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_3435 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_3436 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_3437 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_3438 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_3439 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_3440 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_3441 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_3442 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_3443 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_3444 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_3445 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_3446 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_3447 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_3448 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_3449 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_3450 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_3451 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_3452 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_3453 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_3454 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_3455 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_3456 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_3457 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_3458 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_3459 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_3460 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_3461 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_3462 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_3463 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_3464 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_3465 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_3466 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_3467 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_3468 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_3469 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_3470 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_3471 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_3472 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_3473 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_3474 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_3476 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_3477 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_3478 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_3479 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_3480 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_3481 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_3482 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_3483 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_3484 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_3485 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_3486 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_3487 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_3488 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_3489 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_3490 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_3491 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_3492 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_3493 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_3494 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_3495 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_3496 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_3497 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_3498 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_3499 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_3500 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_3501 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_3502 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_3503 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_3504 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_3505 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_3506 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_3507 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_3508 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_3509 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_3510 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_3511 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_3512 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_3513 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_3514 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_3515 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_3516 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_3517 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_3518 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_3519 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_3520 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_3521 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_3522 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_3523 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_3524 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_3525 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_3526 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_3527 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_3528 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_3529 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_3530 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_3531 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_3532 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_3533 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_3534 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_3535 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_3536 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_3538 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_3539 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_3540 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_3541 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_3542 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_3543 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_3544 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_3545 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_3546 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_3547 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_3548 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_3549 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_3550 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_3551 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_3552 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_3553 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_3554 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_3555 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_3556 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_3557 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_3558 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_3559 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_3560 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_3561 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_3562 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_3563 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_3564 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_3565 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_3566 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_3567 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_3568 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_3569 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_3570 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_3571 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_3572 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_3573 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_3574 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_3575 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_3576 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_3577 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_3578 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_3579 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_3580 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_3581 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_3582 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_3583 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_3584 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_3585 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_3586 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_3587 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_3588 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_3589 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_3590 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_3591 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_3592 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_3593 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_3594 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_3595 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_3596 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_3597 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_3599 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_3600 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_3601 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_3602 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_3603 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_3604 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_3605 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_3606 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_3607 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_3608 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_3609 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_3610 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_3611 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_3612 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_3613 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_3614 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_3615 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_3616 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_3617 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_3618 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_3619 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_3620 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_3621 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_3622 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_3623 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_3624 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_3625 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_3626 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_3627 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_3628 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_3629 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_3630 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_3631 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_3632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_3633 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_3634 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_3635 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_3636 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_3637 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_3638 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_3639 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_3640 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_3641 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_3642 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_3643 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_3644 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_3645 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_3646 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_3647 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_3648 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_3649 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_3650 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_3651 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_3652 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_3653 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_3654 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_3655 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_3656 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_3657 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_3658 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_3659 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_3660 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_3662 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_3663 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_3664 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_3665 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_3666 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_3667 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_3668 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_3669 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_3670 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_3671 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_3672 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_3673 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_3674 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_3675 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_3676 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_3677 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_3678 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_3679 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_3680 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_3681 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_3682 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_3683 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_3684 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_3685 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_3686 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_3687 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_3688 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_3689 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_3690 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_3691 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_3692 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_3693 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_3694 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_3695 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_3696 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_3697 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_3698 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_3699 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_3700 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_3701 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_3702 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_3703 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_3704 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_3705 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_3706 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_3707 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_3708 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_3709 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_3710 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_3711 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_3712 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_3713 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_3714 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_3715 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_3716 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_3717 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_3718 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_3719 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_3720 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_3722 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_3723 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_3724 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_3725 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_3726 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_3727 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_3728 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_3729 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_3730 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_3731 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_3732 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_3733 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_3734 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_3735 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_3736 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_3737 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_3738 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_3739 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_3740 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_3741 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_3742 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_3743 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_3744 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_3745 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_3746 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_3747 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_3748 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_3749 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_3750 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_3751 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_3752 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_3753 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_3754 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_3755 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_3756 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_3757 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_3758 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_3759 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_3760 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_3761 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_3762 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_3763 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_3764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_3765 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_3766 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_3767 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_3768 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_3769 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_3770 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_3772 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_3773 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_3774 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_3775 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_3776 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_3777 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_3778 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_3779 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_3780 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_3781 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_3782 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_3783 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_3784 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_3785 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_3786 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_3787 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_3788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_3789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_3790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_3791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_3792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_3793 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_3794 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_3795 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_3796 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_3797 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_3798 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_3799 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_3800 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_3801 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_3802 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_3803 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_3804 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_3805 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_3806 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_3807 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_3808 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_3809 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_3810 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_3811 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_3812 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_3813 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_3814 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_3815 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_3816 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_3817 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_3818 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_3819 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_3820 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_3821 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_3822 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_3823 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_3824 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_3825 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_3826 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_3827 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_3829 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_3830 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_3831 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_3832 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_3833 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_3834 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_3835 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_3836 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_3837 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_3838 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_3839 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_3840 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_3841 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_3842 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_3843 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_3844 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_3845 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_3846 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_3847 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_3848 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_3849 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_3850 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_3851 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_3852 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_3853 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_3854 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_3855 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_3856 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_3857 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_3858 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_3859 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_3860 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_3861 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_3862 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_3863 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_3864 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_3865 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_3866 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_3867 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_3868 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_3869 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_3870 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_3871 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_3872 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_3873 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_3874 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_3875 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_3876 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_3877 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_3878 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_3879 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_3880 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_3881 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_3882 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_3883 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_3885 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_3886 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_3887 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_3888 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_3889 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_3890 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_3891 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_3892 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_3893 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_3894 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_3895 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_3896 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_3897 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_3898 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_3899 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_3900 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_3901 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_3902 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_3903 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_3904 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_3905 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_3906 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_3907 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_3908 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_3909 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_3910 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_3911 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_3912 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_3913 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_3914 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_3915 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_3916 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_3917 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_3918 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_3919 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_3920 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_3921 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_3922 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_3923 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_3924 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_3925 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_3926 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_3927 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_3928 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_3929 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_3930 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_3931 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_3932 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_3933 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_3934 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_3935 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_3936 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_3937 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_3938 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_3939 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_3940 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_3941 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_3943 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_3944 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_3945 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_3946 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_3947 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_3948 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_3949 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_3950 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_3951 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_3952 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_3953 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_3954 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_3955 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_3956 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_3957 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_3958 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_3959 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_3960 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_3961 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_3962 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_3963 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_3964 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_3965 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_3966 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_3967 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_3968 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_3969 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_3970 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_3971 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_3972 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_3973 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_3974 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_3975 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_3976 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_3977 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_3978 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_3979 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_3980 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_3981 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_3982 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_3983 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_3984 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_3985 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_3986 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_3987 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_3988 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_3989 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_3990 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_3991 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_3992 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_3993 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_3994 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_3995 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_3996 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_3998 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_3999 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_4000 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_4001 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_4002 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_4003 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_4004 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_4005 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_4006 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_4007 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_4008 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_4009 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_4010 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_4011 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_4012 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_4013 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_4014 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_4015 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_4016 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_4017 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_4018 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_4019 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_4020 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_4021 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_4022 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_4023 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_4024 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_4025 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_4026 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_4027 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_4028 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_4029 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_4030 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_4031 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_4032 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_4033 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_4034 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_4035 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_4036 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_4037 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_4038 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_4039 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_4040 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_4041 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_4042 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_4043 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_4044 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_4045 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_4046 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_4047 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_4048 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_4049 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_4050 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_4052 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_4053 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_4054 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_4055 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_4056 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_4057 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_4058 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_4059 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_4060 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_4061 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_4062 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_4063 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_4064 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_4065 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_4066 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_4067 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_4068 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_4069 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_4070 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_4071 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_4072 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_4073 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_4074 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_4075 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_4076 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_4077 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_4078 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_4079 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_4080 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_4081 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_4082 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_4083 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_4084 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_4085 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_4086 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_4087 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_4088 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_4089 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_4090 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_4091 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_4092 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_4093 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_4094 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_4096 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_4097 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_4098 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_4099 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_4100 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_4101 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_4102 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_4103 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_4104 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_4105 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_4106 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_4107 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_4108 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_4109 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_4110 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_4111 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_4112 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_4113 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_4114 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_4115 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_4116 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_4117 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_4118 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_4119 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_4120 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_4121 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_4122 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_4123 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_4124 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_4125 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_4126 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_4127 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_4128 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_4129 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_4130 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_4131 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_4132 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_4133 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_4134 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_4135 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_4136 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_4137 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_4138 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_4139 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_4140 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_4141 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_4142 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_4143 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_4144 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_4145 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_4146 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_4147 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_4148 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_4149 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_4150 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_4151 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_4152 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_4153 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_4154 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_4155 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_4156 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_4157 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_4158 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_4159 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_4160 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_4161 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_4163 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_4164 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_4165 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_4166 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_4167 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_4168 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_4169 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_4170 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_4171 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_4172 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_4630 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_4631 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_4632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_4633 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_4634 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_4635 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_4636 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_4637 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_4638 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_4639 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_4640 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_4641 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_4642 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_4643 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_4644 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_4645 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_4680 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_4681 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_4682 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_4683 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_4684 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_4685 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_4686 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_4687 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_4688 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_4689 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_4690 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_4691 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_4692 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_4693 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_4694 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_4695 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_4696 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_4697 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_4698 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_4699 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_4700 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_4701 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_4702 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_4703 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_4704 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_4705 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_4706 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_4707 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_4708 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_4709 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_4710 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_4711 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_4712 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_4713 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_4714 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_4715 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_4716 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_4717 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_4718 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_4719 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_4720 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_4721 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_4722 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_4723 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_4724 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_4725 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_4726 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_4727 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_4729 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_4730 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_4731 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_4732 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_4733 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_4734 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_4735 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_4736 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_4737 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_4738 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_4739 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_4740 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_4741 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_4742 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_4743 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_4744 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_4745 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_4746 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_4747 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_4748 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_4749 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_4750 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_4751 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_4752 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_4753 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_4754 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_4755 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_4756 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_4757 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_4758 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_4759 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_4761 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_4762 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_4763 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_4764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_4765 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_4766 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_4767 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_4768 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_4769 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_4770 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_4771 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_4772 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_4773 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_4774 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_4775 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_4776 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_4777 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_4778 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_4779 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_4780 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_4781 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_4782 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_4783 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_4784 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_4785 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_4786 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_4787 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_4788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_4789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_4790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_4792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_4793 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_4794 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_4795 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_4796 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_4797 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_4798 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_4799 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_4800 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_4801 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_4802 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_4803 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_4804 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_4805 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_4806 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_4807 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_4808 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_4809 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_4810 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_4811 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_4812 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_4813 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_4814 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_4815 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_4816 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_4817 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_4818 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_4819 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_4820 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_4822 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_4823 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_4824 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_4825 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_4826 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_4827 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_4828 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_4829 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_4830 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_4831 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_4832 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_4833 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_4834 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_4835 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_4836 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_4837 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_4838 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_4839 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_4840 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_4841 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_4842 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_4843 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_4844 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_4845 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_4846 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_4847 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_4848 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_4849 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_4851 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_4852 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_4853 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_4854 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_4855 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_4856 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_4857 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_4858 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_4859 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_4860 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_4861 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_4862 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_4863 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_4864 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_4865 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_4866 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_4867 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_4868 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_4869 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_4870 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_4871 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_4872 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_4873 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_4874 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_4875 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_4876 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_4877 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_4879 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_4880 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_4881 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_4882 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_4883 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_4884 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_4885 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_4886 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_4887 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_4888 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_4889 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_4890 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_4891 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_4892 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_4893 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_4894 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_4895 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_4896 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_4897 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_4898 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_4899 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_4900 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_4901 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_4902 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_4903 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_4904 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_4906 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_4907 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_4908 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_4909 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_4910 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_4911 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_4912 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_4913 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_4914 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_4915 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_4916 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_4917 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_4918 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_4919 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_4920 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_4921 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_4922 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_4923 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_4924 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_4925 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_4926 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_4927 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_4928 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_4929 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_4930 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_4932 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_4933 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_4934 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_4935 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_4936 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_4937 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_4938 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_4939 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_4940 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_4941 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_4942 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_4943 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_4944 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_4945 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_4946 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_4947 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_4948 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_4949 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_4950 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_4951 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_4952 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_4953 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_4954 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_4955 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_4957 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_4958 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_4959 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_4960 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_4961 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_4962 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_4963 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_4964 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_4965 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_4966 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_4967 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_4968 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_4969 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_4970 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_4971 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_4972 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_4973 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_4974 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_4975 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_4976 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_4977 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_4978 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_4979 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_4981 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_4982 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_4983 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_4984 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_4985 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_4986 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_4987 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_4988 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_4989 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_4990 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_4991 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_4992 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_4993 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_4994 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_4995 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_4996 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_4997 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_4998 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_4999 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_5000 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_5001 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_5002 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_5004 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_5005 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_5006 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_5007 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_5008 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_5009 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_5010 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_5011 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_5012 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_5013 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_5014 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_5015 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_5016 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_5017 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_5018 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_5019 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_5020 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_5021 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_5022 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_5023 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_5024 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_5026 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_5027 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_5028 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_5029 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_5030 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_5031 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_5032 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_5033 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_5034 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_5035 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_5036 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_5037 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_5038 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_5039 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_5040 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_5041 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_5042 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_5043 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_5044 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_5045 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_5047 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_5048 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_5049 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_5050 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_5051 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_5052 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_5053 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_5054 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_5055 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_5056 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_5057 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_5058 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_5059 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_5060 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_5061 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_5062 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_5063 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_5064 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_5065 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_5067 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_5068 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_5069 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_5070 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_5071 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_5072 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_5073 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_5074 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_5075 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_5076 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_5077 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_5078 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_5079 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_5080 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_5081 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_5082 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_5083 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_5084 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_5086 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_5087 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_5088 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_5089 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_5090 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_5091 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_5092 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_5093 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_5094 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_5095 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_5096 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_5097 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_5098 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_5099 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_5100 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_5101 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_5102 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_5103 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_5104 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_5105 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_5106 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_5107 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_5108 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_5109 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_5110 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_5111 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_5112 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_5113 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_5114 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_5115 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_5116 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_5117 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_5118 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_5119 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_5120 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_5121 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_5122 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_5123 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_5124 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_5125 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_5126 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_5127 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_5128 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_5129 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_5130 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_5131 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_5132 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_5133 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_5134 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_5135 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_5136 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_5137 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_5138 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_5139 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_5140 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_5141 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_5142 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_5143 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_5144 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_5145 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_5146 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_5147 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_5148 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_5149 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_5150 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_5151 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_5152 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_5153 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_5154 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_5155 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_5156 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_5157 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_5158 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_5159 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_5160 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_5161 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_5162 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_5163 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_5164 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_5165 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_5166 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_5167 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_5168 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_5169 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_5170 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_5171 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_5172 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_5173 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_5174 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_5175 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_5176 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_5177 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_5178 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_5179 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_5180 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_5181 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_5182 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_5183 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_5184 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_5185 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_5186 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_5187 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_5188 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_5189 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_5190 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_5191 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_5192 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_5193 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_5194 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_5195 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_5196 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_5197 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_5198 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_5199 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_5200 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_5201 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_5202 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_5203 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_5204 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_5205 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_5206 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_5207 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_5208 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_5209 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_5210 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_5211 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_5212 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_5213 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_5214 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_5215 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_5216 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_5217 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_5218 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_5219 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_5220 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_5221 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_5222 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_5223 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_5224 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_5225 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_5226 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_5227 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_5228 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_5229 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_5230 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_5231 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_5232 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_5233 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_5234 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_5235 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_5236 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_5237 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_5238 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_5239 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_5240 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_5241 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_5242 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_5243 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_5244 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_5245 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_5246 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_5247 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_5248 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_5249 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_5250 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_5251 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_5252 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_5253 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_5254 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_5255 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_5256 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_5257 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_5258 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_5259 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_5260 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_5261 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_5262 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_5263 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_5264 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_5265 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_5266 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_5267 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_5268 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_5269 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_5270 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_5271 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_5272 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_5273 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_5274 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_5275 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_5276 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_5277 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_5278 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_5279 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_5280 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_5281 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_5282 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_5283 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_5284 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_5285 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_5286 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_5287 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_5288 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_5289 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_5290 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_5291 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_5292 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_5293 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_5294 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_5295 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_5296 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_5297 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_5298 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_5299 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_5300 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_5301 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_5302 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_5303 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_5304 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_5305 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_5306 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_5307 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_5308 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_5309 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_5310 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_5311 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_5312 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_5313 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_5314 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_5315 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_5316 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_5317 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_5318 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_5319 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_5320 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_5321 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_5322 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_5323 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_5324 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_5325 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_5326 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_5327 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_5328 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_5329 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_5330 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_5331 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_5332 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_5333 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_5334 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_5335 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_5336 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_5337 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_5338 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_5339 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_5340 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_5341 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_5342 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_5343 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_5344 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_5345 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_5346 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_5347 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_5348 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_5349 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_5350 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_5351 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_5352 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_5353 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_5354 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_5355 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_5356 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_5357 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>_5626 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_5627 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_5628 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_5629 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_5630 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_5631 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_5632 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_5633 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_5634 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>_5635 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>_5636 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>_5637 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>_5638 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_5639 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_5640 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>_5641 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>_5642 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_5643 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_5644 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_5645 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_5646 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_5647 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_5648 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_5649 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_5650 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_5651 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_5652 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_5653 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_5654 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_5655 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>_5656 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>_5657 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>_5658 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>_5659 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>_5660 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>_5661 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>_5662 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>_5663 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_5664 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_5665 ;
  wire \s1/i8088/tcore/exec/alu/conv/dcond ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1181 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_5696 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh851_5702 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1372 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1112 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh692_5706 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh721 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh701 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh691 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh291 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh321 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh311_5713 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh301_5714 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh331 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh121 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1071 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1261 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy[3] ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy[1] ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out ;
  wire \s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh155 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh140 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh138 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh129 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh127 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh126 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh125 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh124 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh123 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh122 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh119 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh108 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh107 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh106 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh105 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh104 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh93 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh67 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh66 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh65 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh64 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh63 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh62 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh61 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh60 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh59 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh58 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh57 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh12 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh8 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0159 ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0163 ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0156 ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/unchanged ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ;
  wire \s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_5845 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_5846 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_5847 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_5848 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_5849 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_5850 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_5851 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_5852 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_5853 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_5854 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_5855 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_5856 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_5857 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_5858 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_5859 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_5860 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_5861 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_5862 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_5863 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_5864 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_5866 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_5867 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_5869 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_5870 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_5872 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_5873 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_5875 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_5876 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_5878 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_5879 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_5881 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_5882 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_5884 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_5885 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_5887 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_5888 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_5890 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_5891 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_5893 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_5894 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_5896 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_5897 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_5899 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_5900 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_5902 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_5903 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_5905 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_5906 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_5908 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_5909 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_5911 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_5912 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_5914 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_5915 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_5917 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_5918 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_5920 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_5921 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_5925 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_5926 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_5928 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_5929 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_5931 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_5932 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_5934 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_5935 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_5938 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_5939 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5954 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5955 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_5956 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_5957 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_5958 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_5959 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_5970 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_5973 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_5974 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_5975 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_5977 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_5979 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_5980 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_5982 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_5984 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_5985 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_5987 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_5989 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_5990 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_5992 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_5994 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_5995 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_5997 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_5999 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_6000 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_6002 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_6003 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_6047 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_6048 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_6050 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_6052 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_6053 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_6055 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6057 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6058 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_6059 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_6060 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_6061 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_6062 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_6076 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_6079 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_6080 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_6081 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_6083 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_6086 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_6087 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_6089 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_6092 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_6093 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_6095 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_6098 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_6099 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_6101 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_6104 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_6105 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_6107 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_6110 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_6111 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_6113 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_6158 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_6159 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_6161 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_6162 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_6164 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_6165 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_6167 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_6178 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_6179 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_6180 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_6181 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_6182 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_6183 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_6184 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_6185 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_6194 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_6195 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_6196 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_6197 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_6198 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_6199 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_6200 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_6201 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_6210 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_6211 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_6212 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_6213 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_6214 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_6215 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_6216 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_6217 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3065_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3064_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3063_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3062_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3061_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3060_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3059_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3058_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3057_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3056_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3055_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3054_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3053_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3052_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3051_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3050_o ;
  wire \s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ;
  wire \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ;
  wire \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ;
  wire \s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3049_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3048_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3047_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3046_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3045_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3044_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3043_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3042_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3041_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3040_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3039_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3038_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3037_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3036_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3035_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3034_o ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_6743 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_6744 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_6745 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_6746 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_6747 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_6748 ;
  wire \s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o ;
  wire \s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o ;
  wire \s1/i8088/tcore/micro_data/Mmux_f12 ;
  wire \s1/i8088/tcore/micro_data/Mmux_f11_6752 ;
  wire \s1/i8088/tcore/micro_data/micro_o[46] ;
  wire \s1/i8088/tcore/micro_data/micro_o[47] ;
  wire \s1/i8088/tcore/micro_data/micro_o[48] ;
  wire \s1/i8088/tcore/micro_data/micro_o[43] ;
  wire \s1/i8088/tcore/micro_data/micro_o[44] ;
  wire \s1/i8088/tcore/micro_data/micro_o[41] ;
  wire \s1/i8088/tcore/micro_data/micro_o[42] ;
  wire \s1/i8088/tcore/micro_data/micro_o[39] ;
  wire \s1/i8088/tcore/micro_data/micro_o[40] ;
  wire \s1/i8088/tcore/micro_data/micro_o[37] ;
  wire \s1/i8088/tcore/micro_data/micro_o[38] ;
  wire \s1/i8088/tcore/micro_data/micro_o[36] ;
  wire \s1/i8088/tcore/micro_data/micro_o[26] ;
  wire \s1/i8088/tcore/micro_data/micro_o[27] ;
  wire \s1/i8088/tcore/micro_data/micro_o[28] ;
  wire \s1/i8088/tcore/micro_data/micro_o[20] ;
  wire \s1/i8088/tcore/micro_data/micro_o[14] ;
  wire \s1/i8088/tcore/micro_data/micro_o[15] ;
  wire \s1/i8088/tcore/micro_data/micro_o[16] ;
  wire \s1/i8088/tcore/micro_data/micro_o[17] ;
  wire \s1/i8088/tcore/micro_data/micro_o[10] ;
  wire \s1/i8088/tcore/micro_data/micro_o[11] ;
  wire \s1/i8088/tcore/micro_data/micro_o[12] ;
  wire \s1/i8088/tcore/micro_data/micro_o[13] ;
  wire \s1/i8088/tcore/micro_data/micro_o[6] ;
  wire \s1/i8088/tcore/micro_data/micro_o[7] ;
  wire \s1/i8088/tcore/micro_data/micro_o[8] ;
  wire \s1/i8088/tcore/micro_data/micro_o[9] ;
  wire \s1/i8088/tcore/micro_data/micro_o[2] ;
  wire \s1/i8088/tcore/micro_data/micro_o[3] ;
  wire \s1/i8088/tcore/micro_data/micro_o[4] ;
  wire \s1/i8088/tcore/micro_data/micro_o[5] ;
  wire \s1/i8088/tcore/micro_data/micro_o[1] ;
  wire \s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<1> ;
  wire \s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<0> ;
  wire \s1/i8088/ctrl_fsm/cnt/rst_inv ;
  wire \s1/i8088/ctrl_fsm/cnt/_n0014_inv ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd1-In ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd2-In_6791 ;
  wire \s2/io_ch_ck ;
  wire \s2/b1 ;
  wire \s2/td2/td5/q_6794 ;
  wire \s2/_n0068 ;
  wire \s2/allow_nmi_6796 ;
  wire \s2/b4_6797 ;
  wire \s2/b7_6798 ;
  wire \s2/b5_6799 ;
  wire \s2/clk_INV_411_o ;
  wire \s3/td0/td5/q_6801 ;
  wire \s3/td0/td10/q_6802 ;
  wire \s3/td0/td15/q_6803 ;
  wire \s3/td0/td20/q_6804 ;
  wire \s3/ls0/g1_g2_AND_678_o ;
  wire \s3/rasc ;
  wire \s3/td0/td25/q_6807 ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ;
  wire \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o11 ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd10_6816 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd9_6817 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd8_6818 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd7_6819 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd6_6820 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd5_6821 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd4_6822 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd3_6823 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd11_6824 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd1_6825 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd2_6826 ;
  wire \s9/keyboard/state_FSM_FFd1_6827 ;
  wire \s9/keyboard/state_FSM_FFd2_6828 ;
  wire \s9/keyboard/state_FSM_FFd3_6829 ;
  wire \s9/keyboard/state_FSM_FFd3-In1 ;
  wire \s9/keyboard/state_FSM_FFd3-In2 ;
  wire \s9/keyboard/state_FSM_FFd2-In1 ;
  wire \s9/keyboard/state_FSM_FFd1-In2 ;
  wire \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> ;
  wire \s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<0> ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<1> ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<2> ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<3> ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<4> ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<5> ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<6> ;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<7> ;
  wire \s9/keyboard/state[7]_reduce_or_51_o ;
  wire \s9/keyboard/pb7_GND_298_o_MUX_3431_o ;
  wire \s9/keyboard/keyinmod/newdata_6862 ;
  wire \s9/keyboard/dataout_0_6863 ;
  wire \s9/keyboard/dataout_1_6864 ;
  wire \s9/keyboard/dataout_2_6865 ;
  wire \s9/keyboard/dataout_3_6866 ;
  wire \s9/keyboard/dataout_4_6867 ;
  wire \s9/keyboard/dataout_5_6868 ;
  wire \s9/keyboard/dataout_6_6869 ;
  wire \s9/keyboard/dataout_7_6870 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb0/central_ram_core/we ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd2_6874 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd1_6875 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd2_6878 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd1_6879 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd2_6882 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd1_6883 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd2_6886 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd1_6887 ;
  wire N2;
  wire \s8/i8253/vcs/C2/OUTCTRL/out ;
  wire \s8/i8253/vcs/C2/OUTCTRL/out1_6890 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/out ;
  wire \s8/i8253/vcs/C1/OUTCTRL/out1_6892 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/out ;
  wire \s8/i8253/vcs/C0/OUTCTRL/out1_6894 ;
  wire \s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15> ;
  wire \s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15>1_6896 ;
  wire N4;
  wire \xd<7>LogicTrst ;
  wire \xd<7>LogicTrst1_6899 ;
  wire \xd<6>LogicTrst ;
  wire \xd<6>LogicTrst1_6901 ;
  wire \xd<5>LogicTrst ;
  wire \xd<5>LogicTrst1_6903 ;
  wire \xd<4>LogicTrst ;
  wire \xd<4>LogicTrst1_6905 ;
  wire \xd<3>LogicTrst ;
  wire \xd<3>LogicTrst1_6907 ;
  wire \xd<2>LogicTrst ;
  wire \xd<2>LogicTrst1_6909 ;
  wire \xd<1>LogicTrst ;
  wire \xd<1>LogicTrst1_6911 ;
  wire \xd<0>LogicTrst ;
  wire \xd<0>LogicTrst2_6913 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6914 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6915 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6916 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6917 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6918 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6919 ;
  wire N6;
  wire \s8/i8253/vcs/C1/OUTCTRL/_n0106_inv1_6921 ;
  wire \s8/i8253/vcs/C1/OUTCTRL/_n0106_inv2_6922 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/_n0106_inv1_6923 ;
  wire \s8/i8253/vcs/C0/OUTCTRL/_n0106_inv2_6924 ;
  wire N10;
  wire N12;
  wire N14;
  wire N16;
  wire N18;
  wire N20;
  wire \d<6>LogicTrst ;
  wire \d<6>LogicTrst1_6932 ;
  wire \d<5>LogicTrst ;
  wire \d<5>LogicTrst1_6934 ;
  wire \d<4>LogicTrst ;
  wire \d<4>LogicTrst1_6936 ;
  wire \d<3>LogicTrst ;
  wire \d<3>LogicTrst1_6938 ;
  wire \d<2>LogicTrst ;
  wire \d<2>LogicTrst1_6940 ;
  wire \d<1>LogicTrst ;
  wire \d<1>LogicTrst1_6942 ;
  wire \d<0>LogicTrst ;
  wire \d<0>LogicTrst2_6944 ;
  wire \d<7>LogicTrst ;
  wire \d<7>LogicTrst1_6946 ;
  wire \s0/vgamod/v_count[8]_v_count[3]_AND_899_o1_6947 ;
  wire \s0/vgamod/v_count[8]_v_count[3]_AND_899_o2_6948 ;
  wire N22;
  wire \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o7 ;
  wire \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o71_6951 ;
  wire \s0/vgamod/ior_io_range_AND_896_o2_6952 ;
  wire \s0/vgamod/ior_io_range_AND_896_o3_6953 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 ;
  wire \s4/i8237/reset_mast_clr_AND_694_o1_6999 ;
  wire N24;
  wire N26;
  wire N28;
  wire N30;
  wire N32;
  wire N34;
  wire N36;
  wire N38;
  wire N40;
  wire N42;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire N56;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire \s6/mdpLogicTrst ;
  wire \s6/mdpLogicTrst1_7022 ;
  wire N66;
  wire N68;
  wire N72;
  wire \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o11 ;
  wire \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o13 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/_n0106_inv1_7028 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/_n0106_inv2_7029 ;
  wire N74;
  wire \s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 ;
  wire N76;
  wire \s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 ;
  wire \s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 ;
  wire N78;
  wire \s4/i8237/_n0556_inv1_7036 ;
  wire \s4/i8237/_n0556_inv2_7037 ;
  wire \s4/i8237/_n0556_inv3_7038 ;
  wire \s4/i8237/_n0698_inv1_7039 ;
  wire \s4/i8237/_n0698_inv2_7040 ;
  wire N80;
  wire N82;
  wire \s6/md<0>LogicTrst ;
  wire \s6/md<0>LogicTrst1_7044 ;
  wire \s6/md<0>LogicTrst2_7045 ;
  wire \s6/md<1>LogicTrst1 ;
  wire \s6/md<1>LogicTrst2_7047 ;
  wire \s6/md<2>LogicTrst1 ;
  wire \s6/md<2>LogicTrst2_7049 ;
  wire \s6/md<3>LogicTrst1 ;
  wire \s6/md<3>LogicTrst2_7051 ;
  wire \s6/md<4>LogicTrst1 ;
  wire \s6/md<4>LogicTrst2_7053 ;
  wire \s6/md<5>LogicTrst1 ;
  wire \s6/md<5>LogicTrst2_7055 ;
  wire \s6/md<6>LogicTrst1 ;
  wire \s6/md<6>LogicTrst2_7057 ;
  wire \s6/md<7>LogicTrst1 ;
  wire \s6/md<7>LogicTrst2_7059 ;
  wire N84;
  wire N86;
  wire N88;
  wire N90;
  wire N92;
  wire N94;
  wire N96;
  wire N98;
  wire N100;
  wire \s1/adp<0>LogicTrst ;
  wire \s1/adp<0>LogicTrst1_7070 ;
  wire \s1/adp<0>LogicTrst3 ;
  wire \s1/adp<1>LogicTrst ;
  wire \s1/adp<1>LogicTrst1_7073 ;
  wire \s1/adp<1>LogicTrst2_7074 ;
  wire \s1/adp<1>LogicTrst3_7075 ;
  wire \s1/adp<2>LogicTrst ;
  wire \s1/adp<2>LogicTrst1_7077 ;
  wire \s1/adp<2>LogicTrst2_7078 ;
  wire \s1/adp<2>LogicTrst3_7079 ;
  wire \s1/adp<3>LogicTrst ;
  wire \s1/adp<3>LogicTrst1_7081 ;
  wire \s1/adp<3>LogicTrst2_7082 ;
  wire \s1/adp<4>LogicTrst ;
  wire \s1/adp<4>LogicTrst1_7084 ;
  wire \s1/adp<4>LogicTrst2_7085 ;
  wire \s1/adp<5>LogicTrst ;
  wire \s1/adp<5>LogicTrst1_7087 ;
  wire \s1/adp<5>LogicTrst2_7088 ;
  wire \s1/adp<6>LogicTrst ;
  wire \s1/adp<6>LogicTrst1_7090 ;
  wire \s1/adp<6>LogicTrst2_7091 ;
  wire \s1/adp<7>LogicTrst ;
  wire \s1/adp<7>LogicTrst1_7093 ;
  wire \s1/adp<7>LogicTrst2_7094 ;
  wire \s1/i8088/tcore/hlt_in1_7095 ;
  wire \s1/i8088/tcore/hlt_in2_7096 ;
  wire N104;
  wire N106;
  wire N108;
  wire N110;
  wire \s1/i8088/tcore/Mmux_ir32 ;
  wire \s1/i8088/tcore/Mmux_ir321_7102 ;
  wire N114;
  wire N116;
  wire N118;
  wire N120;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state3 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state31_7108 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state32_7109 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state33_7110 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state34_7111 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state35_7112 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state36_7113 ;
  wire N126;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state11 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1_7117 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2_7118 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3_7119 ;
  wire \s1/i8088/tcore/decode/n0099<1>1_7120 ;
  wire \s1/i8088/tcore/decode/n0099<1>2_7121 ;
  wire \s1/i8088/tcore/decode/n0099<1>3_7122 ;
  wire \s1/i8088/tcore/decode/n0099<1>4_7123 ;
  wire \s1/i8088/tcore/decode/n0099<1>5_7124 ;
  wire \s1/i8088/tcore/decode/n0099<1>6_7125 ;
  wire \s1/i8088/tcore/decode/n0099<1>7_7126 ;
  wire \s1/i8088/tcore/decode/n0099<1>8_7127 ;
  wire \s1/i8088/tcore/decode/n0099<1>9_7128 ;
  wire \s1/i8088/tcore/decode/n0099<1>10_7129 ;
  wire \s1/i8088/tcore/decode/n0099<1>11_7130 ;
  wire \s1/i8088/tcore/decode/n0099<1>12_7131 ;
  wire \s1/i8088/tcore/decode/n0099<1>13_7132 ;
  wire \s1/i8088/tcore/decode/n0099<1>14_7133 ;
  wire \s1/i8088/tcore/decode/n0099<3>1_7134 ;
  wire \s1/i8088/tcore/decode/n0099<3>3_7135 ;
  wire \s1/i8088/tcore/decode/n0099<3>4_7136 ;
  wire \s1/i8088/tcore/decode/n0099<3>6_7137 ;
  wire \s1/i8088/tcore/decode/n0099<3>7_7138 ;
  wire \s1/i8088/tcore/decode/n0099<3>8_7139 ;
  wire \s1/i8088/tcore/decode/n0099<3>9_7140 ;
  wire \s1/i8088/tcore/decode/n0099<3>10_7141 ;
  wire \s1/i8088/tcore/decode/n0099<4>1_7142 ;
  wire \s1/i8088/tcore/decode/n0099<4>2_7143 ;
  wire \s1/i8088/tcore/decode/n0099<4>3_7144 ;
  wire \s1/i8088/tcore/decode/n0099<4>4_7145 ;
  wire \s1/i8088/tcore/decode/n0099<4>5_7146 ;
  wire \s1/i8088/tcore/decode/n0099<4>8_7147 ;
  wire \s1/i8088/tcore/decode/n0099<4>9_7148 ;
  wire \s1/i8088/tcore/decode/n0099<0>1_7149 ;
  wire \s1/i8088/tcore/decode/n0099<0>2_7150 ;
  wire \s1/i8088/tcore/decode/n0099<0>7_7151 ;
  wire \s1/i8088/tcore/decode/n0099<0>10_7152 ;
  wire \s1/i8088/tcore/decode/n0099<0>13_7153 ;
  wire \s1/i8088/tcore/decode/n0099<0>15_7154 ;
  wire \s1/i8088/tcore/decode/n0099<0>16_7155 ;
  wire \s1/i8088/tcore/decode/n0099<2>4_7156 ;
  wire \s1/i8088/tcore/decode/n0099<2>5_7157 ;
  wire \s1/i8088/tcore/decode/n0099<2>6_7158 ;
  wire \s1/i8088/tcore/decode/n0099<2>7_7159 ;
  wire \s1/i8088/tcore/decode/n0099<2>10_7160 ;
  wire \s1/i8088/tcore/decode/n0099<2>11_7161 ;
  wire \s1/i8088/tcore/decode/n0099<2>12 ;
  wire \s1/i8088/tcore/decode/n0099<2>13_7163 ;
  wire \s1/i8088/tcore/decode/n0099<2>14_7164 ;
  wire \s1/i8088/tcore/decode/Mmux_n009961 ;
  wire \s1/i8088/tcore/decode/Mmux_n009962_7166 ;
  wire \s1/i8088/tcore/decode/Mmux_n009963_7167 ;
  wire \s1/i8088/tcore/decode/Mmux_n009964_7168 ;
  wire \s1/i8088/tcore/decode/Mmux_n009965_7169 ;
  wire \s1/i8088/tcore/decode/Mmux_n009966_7170 ;
  wire \s1/i8088/tcore/decode/Mmux_n009967_7171 ;
  wire N133;
  wire \s1/i8088/tcore/decode/Mmux_n00997 ;
  wire \s1/i8088/tcore/decode/Mmux_n009971_7174 ;
  wire \s1/i8088/tcore/decode/Mmux_n009975 ;
  wire \s1/i8088/tcore/decode/Mmux_n009978 ;
  wire \s1/i8088/tcore/decode/Mmux_n009979_7177 ;
  wire \s1/i8088/tcore/decode/Mmux_n009981 ;
  wire \s1/i8088/tcore/decode/Mmux_n009982_7179 ;
  wire \s1/i8088/tcore/decode/Mmux_n00999 ;
  wire \s1/i8088/tcore/decode/Mmux_n009991_7181 ;
  wire \s1/i8088/tcore/decode/Mmux_n009994 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>74_7183 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11_7184 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_7185 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13_7186 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_7187 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_7188 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12_7189 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_7190 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_7191 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84_7192 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_7193 ;
  wire N135;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_7195 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_7196 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm1_7198 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm6_7199 ;
  wire N137;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_7201 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_7202 ;
  wire N139;
  wire N141;
  wire N143;
  wire N145;
  wire N149;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<4>1_7210 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<2>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<2>3_7213 ;
  wire N151;
  wire N152;
  wire N153;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<3>2_7218 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off1_7220 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off2_7221 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off3_7222 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<1>1_7224 ;
  wire \s1/i8088/tcore/exec/wr_reg1_7225 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b1 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b11 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b12 ;
  wire N157;
  wire N159;
  wire N161;
  wire N163;
  wire N165;
  wire N167;
  wire \s1/i8088/tcore/exec/Mmux_bus_b8 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b81_7236 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b82 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b9 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b91 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b93_7240 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b10 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b101 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b102_7243 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b103 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b111 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b112_7246 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b114_7247 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b121 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b122_7249 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b124_7250 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b13 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b131 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b133 ;
  wire N169;
  wire N171;
  wire N173;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags3 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags31_7258 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags34 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags5 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags4 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags41_7262 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags42_7263 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags43_7264 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags45 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags9 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags91_7267 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags92_7268 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags93_7269 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags94_7270 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags95_7271 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags96_7272 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags97_7273 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags99 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags910_7275 ;
  wire \s1/i8088/tcore/exec/alu/div_exc ;
  wire \s1/i8088/tcore/exec/alu/div_exc2 ;
  wire \s1/i8088/tcore/exec/alu/div_exc4 ;
  wire \s1/i8088/tcore/exec/alu/div_exc5_7279 ;
  wire \s1/i8088/tcore/exec/alu/div_exc6_7280 ;
  wire \s1/i8088/tcore/exec/alu/div_exc7_7281 ;
  wire \s1/i8088/tcore/exec/alu/div_exc8_7282 ;
  wire \s1/i8088/tcore/exec/alu/div_exc9_7283 ;
  wire N175;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out8 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out81_7286 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out82_7287 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out83_7288 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out84_7289 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out85_7290 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out87_7291 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out88_7292 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out810 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out811_7294 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out812_7295 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out813_7296 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out814_7297 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out817 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out821 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out824 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out7 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out71_7302 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out72_7303 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out73_7304 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out74_7305 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out75_7306 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out77 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out78_7308 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out79_7309 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out711 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out712_7312 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out714 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out715_7314 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out716_7315 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out718 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out719_7317 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out722 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out6 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out61_7320 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out62_7321 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out63_7322 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out64_7323 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out65_7324 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out66_7325 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out68 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out69_7327 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out610_7328 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out611_7329 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out612_7330 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out5 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out51_7332 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out52_7333 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out53_7334 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out54_7335 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out55_7336 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out56_7337 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out58 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out59_7339 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out510_7340 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out511_7341 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out512_7342 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out4 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out41_7344 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out42_7345 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out43_7346 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out45 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out46_7348 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out47_7349 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out48_7350 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out49_7351 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out410_7352 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out411_7353 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out412_7354 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out414 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out416 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out418 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out419_7358 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out422 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out423_7360 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out424_7361 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out425_7362 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out426_7363 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out427_7364 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out3 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out31_7366 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out32_7367 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out33_7368 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out35 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out36_7370 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out37_7371 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out38_7372 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out39_7373 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out310_7374 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out312 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out314 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out315_7377 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out316_7378 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out317_7379 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out320 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out321_7381 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out322_7382 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out323_7383 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out324_7384 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out325_7385 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out21_7387 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out22_7388 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out23_7389 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out24_7390 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out25_7391 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out27 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out28_7393 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out29_7394 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out210_7395 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out211_7396 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out212_7397 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out214 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out215_7399 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out216_7400 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out218 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out219_7402 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out221 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out11_7405 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out12_7406 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out14_7407 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out15_7408 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out16_7409 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out18_7410 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out19_7411 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out110_7412 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out111_7413 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out112_7414 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out113_7415 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out116_7416 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out119_7417 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out120_7418 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out122_7419 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags1 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags11_7421 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags12_7422 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags13_7423 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags14_7424 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out11_7426 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out21_7428 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out3 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out31_7430 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out4 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out41_7432 ;
  wire N177;
  wire N179;
  wire N181;
  wire N183;
  wire N185;
  wire N187;
  wire N189;
  wire N191;
  wire N193;
  wire N195;
  wire N197;
  wire N199;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc211_7446 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc212_7447 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc213_7448 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc214_7449 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc216_7450 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo1_7452 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo2_7453 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo3_7454 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo4_7455 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo5_7456 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo6_7457 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo7_7458 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo8_7459 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo9_7460 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo10_7461 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo11_7462 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo12_7463 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo13_7464 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo14_7465 ;
  wire N201;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out11 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_7470 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out15 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151_7472 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out152_7473 ;
  wire N203;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out101 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out102_7477 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out103_7478 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104_7479 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out105_7480 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106_7481 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out107_7482 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_7485 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 ;
  wire N212;
  wire N214;
  wire N218;
  wire N220;
  wire N226;
  wire N228;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o431 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_7494 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_7495 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318_7496 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319_7497 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110_7498 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111_7499 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112_7500 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113_7501 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114_7502 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115_7503 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116_7504 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117_7505 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118_7506 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_7508 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282_7509 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283_7510 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_7512 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_7513 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_7514 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289_7515 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810_7516 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811_7517 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812_7518 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813_7519 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814_7520 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815_7521 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816_7522 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o425 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4251_7524 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252_7525 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_7526 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254_7527 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_7528 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256_7529 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257_7530 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258_7531 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259_7532 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510_7533 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511_7534 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512_7535 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513_7536 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514_7537 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515_7538 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o422 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221_7540 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222_7541 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223_7542 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_7543 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_7544 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226_7545 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_7546 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228_7547 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4229_7548 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210_7549 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211_7550 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42212_7551 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213_7552 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42214_7553 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_7554 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4342_7556 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4343_7557 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344_7558 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345_7559 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_7560 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_7561 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_7562 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349_7563 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410_7564 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411_7565 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412_7566 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_7567 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414_7568 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415_7569 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_7570 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4191 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_7572 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193_7573 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194_7574 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195_7575 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_7576 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_7577 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198_7578 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199_7579 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910_7580 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911_7581 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912_7582 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913_7583 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914_7584 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915_7585 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916_7586 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_7587 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_7588 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_7589 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_7590 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_7591 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_7592 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_7593 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_7594 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_7595 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_7596 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_7597 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_7598 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_7599 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_7600 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_7601 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_7602 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130_7603 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131_7604 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132_7605 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo134 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_7607 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o414 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4141_7609 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4142_7610 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4143_7611 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_7612 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4146 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_7614 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148_7615 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411_7617 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o436 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4361_7619 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_7620 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363_7621 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364_7622 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366_7624 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367_7625 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368_7626 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369_7627 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_7628 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611_7629 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612_7630 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43613_7631 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o416 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161_7633 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162_7634 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163_7635 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_7636 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o441_7638 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o442_7639 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_7641 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_7642 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_7643 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_7644 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_7645 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_7646 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_7647 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_7648 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged119_7649 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110_7650 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_7652 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_7653 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_7655 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_7657 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_7658 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ;
  wire N230;
  wire N232;
  wire N234;
  wire N236;
  wire N238;
  wire N240;
  wire N242;
  wire N244;
  wire N246;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire N256;
  wire N258;
  wire N260;
  wire N262;
  wire N264;
  wire N266;
  wire N268;
  wire N270;
  wire N272;
  wire N274;
  wire N276;
  wire N306;
  wire N308;
  wire N310;
  wire N312;
  wire N314;
  wire N316;
  wire N318;
  wire N320;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_7693 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_7694 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero16 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero17_7698 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero18_7699 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 ;
  wire \s1/i8088/tcore/exec/jmp_cond/out ;
  wire \s1/i8088/tcore/exec/jmp_cond/out1_7703 ;
  wire N328;
  wire N332;
  wire \s9/keyboard/state[7]_GND_298_o_select_49_OUT<7>2_7706 ;
  wire N336;
  wire \s0/vgamod/Mcount_v_count_cy<8>_rt_7720 ;
  wire \s0/vgamod/Mcount_v_count_cy<7>_rt_7721 ;
  wire \s0/vgamod/Mcount_v_count_cy<6>_rt_7722 ;
  wire \s0/vgamod/Mcount_v_count_cy<5>_rt_7723 ;
  wire \s0/vgamod/Mcount_v_count_cy<4>_rt_7724 ;
  wire \s0/vgamod/Mcount_v_count_cy<3>_rt_7725 ;
  wire \s0/vgamod/Mcount_v_count_cy<2>_rt_7726 ;
  wire \s0/vgamod/Mcount_v_count_cy<1>_rt_7727 ;
  wire \s0/vgamod/Mcount_blink_count_cy<21>_rt_7728 ;
  wire \s0/vgamod/Mcount_blink_count_cy<20>_rt_7729 ;
  wire \s0/vgamod/Mcount_blink_count_cy<19>_rt_7730 ;
  wire \s0/vgamod/Mcount_blink_count_cy<18>_rt_7731 ;
  wire \s0/vgamod/Mcount_blink_count_cy<17>_rt_7732 ;
  wire \s0/vgamod/Mcount_blink_count_cy<16>_rt_7733 ;
  wire \s0/vgamod/Mcount_blink_count_cy<15>_rt_7734 ;
  wire \s0/vgamod/Mcount_blink_count_cy<14>_rt_7735 ;
  wire \s0/vgamod/Mcount_blink_count_cy<13>_rt_7736 ;
  wire \s0/vgamod/Mcount_blink_count_cy<12>_rt_7737 ;
  wire \s0/vgamod/Mcount_blink_count_cy<11>_rt_7738 ;
  wire \s0/vgamod/Mcount_blink_count_cy<10>_rt_7739 ;
  wire \s0/vgamod/Mcount_blink_count_cy<9>_rt_7740 ;
  wire \s0/vgamod/Mcount_blink_count_cy<8>_rt_7741 ;
  wire \s0/vgamod/Mcount_blink_count_cy<7>_rt_7742 ;
  wire \s0/vgamod/Mcount_blink_count_cy<6>_rt_7743 ;
  wire \s0/vgamod/Mcount_blink_count_cy<5>_rt_7744 ;
  wire \s0/vgamod/Mcount_blink_count_cy<4>_rt_7745 ;
  wire \s0/vgamod/Mcount_blink_count_cy<3>_rt_7746 ;
  wire \s0/vgamod/Mcount_blink_count_cy<2>_rt_7747 ;
  wire \s0/vgamod/Mcount_blink_count_cy<1>_rt_7748 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7749 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7750 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7751 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7752 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7753 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7754 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7755 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7756 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7757 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7758 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7759 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7760 ;
  wire \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_rt_7761 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_7762 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_7763 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_7764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s61_7901 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s51_7902 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s41_7903 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_7904 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_7905 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_7906 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_7907 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_7908 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_7909 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_7910 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_7911 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_7912 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_7913 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_7914 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_7915 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_7916 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a71_7917 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a61_7918 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a51_7919 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a41_7920 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a31_7921 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a241_7922 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a15_7923 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_7924 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_7925 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a231_7926 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_7927 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a13_7928 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a11_7929 ;
  wire \s0/vgamod/Mcount_v_count_xor<9>_rt_7930 ;
  wire \s0/vgamod/Mcount_blink_count_xor<22>_rt_7931 ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15> ;
  wire \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15>1 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>1 ;
  wire \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>2 ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15> ;
  wire \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15>1 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_7938 ;
  wire \s1/i8088/tcore/Mmux_ir211_7939 ;
  wire \s1/i8088/tcore/Mmux_ir191_7940 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s71_7941 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_7942 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a91_7943 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_7948 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_7949 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_7950 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_7951 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_7952 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_7953 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_7954 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_7955 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_7956 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_7957 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_7958 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_7959 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_7960 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_7961 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_7962 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_7963 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_7964 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_7965 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_7966 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_7967 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_7968 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_7969 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_7970 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_7971 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_7972 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_7973 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_7974 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_7975 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_7980 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_7981 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_7982 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_7983 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_7984 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_7985 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_7986 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_7987 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_7988 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_7989 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_7990 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_7991 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_7992 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_7993 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_7994 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_7995 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_7996 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_7997 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_7998 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_7999 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_8000 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_8001 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_8002 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_8003 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_8010 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_8011 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_8012 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_8013 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_8014 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_8015 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_8016 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_8017 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_8018 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_8019 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_8020 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_8021 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_8022 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_8023 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_8024 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_8025 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_8026 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_8027 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_8028 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_8029 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_8030 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_8031 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_8032 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_8033 ;
  wire N340;
  wire N342;
  wire N344;
  wire N346;
  wire N350;
  wire N352;
  wire N354;
  wire N356;
  wire N358;
  wire N360;
  wire N362;
  wire N364;
  wire N366;
  wire N376;
  wire N384;
  wire N385;
  wire N389;
  wire N391;
  wire N393;
  wire N395;
  wire N397;
  wire N399;
  wire N401;
  wire N403;
  wire N405;
  wire N407;
  wire N415;
  wire N423;
  wire \s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ;
  wire \s1/i8088/tcore/fetch/sop_l_0_dpot_8063 ;
  wire \s1/i8088/tcore/fetch/sop_l_1_dpot_8064 ;
  wire \s1/i8088/tcore/fetch/sop_l_2_dpot_8065 ;
  wire \s1/i8088/tcore/fetch/_n0231_inv12_rstpot_8066 ;
  wire \s1/i8088/tcore/fetch/pref_l_1_dpot_8067 ;
  wire N430;
  wire N432;
  wire N434;
  wire N436;
  wire N438;
  wire N440;
  wire N442;
  wire N444;
  wire N446;
  wire N452;
  wire N464;
  wire N466;
  wire N468;
  wire N469;
  wire N471;
  wire N473;
  wire N474;
  wire N478;
  wire N480;
  wire N484;
  wire N490;
  wire N492;
  wire N494;
  wire N495;
  wire N499;
  wire N501;
  wire N503;
  wire N505;
  wire N507;
  wire N508;
  wire N512;
  wire N514;
  wire N524;
  wire N527;
  wire N530;
  wire N533;
  wire N536;
  wire N539;
  wire N540;
  wire N542;
  wire N543;
  wire N545;
  wire N546;
  wire N548;
  wire N549;
  wire N551;
  wire N552;
  wire N554;
  wire N555;
  wire N557;
  wire N558;
  wire N560;
  wire N561;
  wire N563;
  wire N564;
  wire N566;
  wire N567;
  wire N569;
  wire N570;
  wire N572;
  wire N573;
  wire N575;
  wire N576;
  wire N578;
  wire N579;
  wire N581;
  wire N582;
  wire N584;
  wire N585;
  wire N587;
  wire N588;
  wire N590;
  wire N591;
  wire N593;
  wire N594;
  wire N595;
  wire N597;
  wire N598;
  wire N599;
  wire N604;
  wire N605;
  wire N606;
  wire N608;
  wire N609;
  wire N610;
  wire N613;
  wire N614;
  wire N616;
  wire N617;
  wire N618;
  wire N620;
  wire N621;
  wire N623;
  wire N624;
  wire N626;
  wire N627;
  wire N629;
  wire N630;
  wire N632;
  wire N633;
  wire N635;
  wire N636;
  wire N638;
  wire N639;
  wire N641;
  wire N642;
  wire N646;
  wire N648;
  wire N649;
  wire N650;
  wire N653;
  wire N654;
  wire N656;
  wire N657;
  wire N658;
  wire \s1/i8088/tcore/fetch/lock_l_rstpot_8183 ;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N681;
  wire N682;
  wire N683;
  wire N688;
  wire N690;
  wire N692;
  wire N694;
  wire N696;
  wire N703;
  wire N705;
  wire N707;
  wire N709;
  wire N713;
  wire N715;
  wire N717;
  wire N719;
  wire N721;
  wire N723;
  wire N725;
  wire N730;
  wire N731;
  wire N733;
  wire N735;
  wire N737;
  wire N739;
  wire N741;
  wire N743;
  wire N745;
  wire N747;
  wire N749;
  wire N751;
  wire N753;
  wire N755;
  wire N756;
  wire N758;
  wire N759;
  wire N761;
  wire N762;
  wire N767;
  wire N768;
  wire N773;
  wire N774;
  wire N776;
  wire N777;
  wire N779;
  wire N780;
  wire N782;
  wire N783;
  wire N785;
  wire N786;
  wire N788;
  wire N789;
  wire N791;
  wire N792;
  wire N794;
  wire N795;
  wire N797;
  wire N798;
  wire N800;
  wire N801;
  wire N803;
  wire N804;
  wire N806;
  wire N807;
  wire N809;
  wire N810;
  wire N812;
  wire N813;
  wire N815;
  wire N816;
  wire N818;
  wire N824;
  wire N825;
  wire N827;
  wire N828;
  wire N830;
  wire N831;
  wire N836;
  wire N837;
  wire N838;
  wire N840;
  wire N841;
  wire N842;
  wire N844;
  wire N845;
  wire N846;
  wire N848;
  wire N849;
  wire N850;
  wire N852;
  wire N853;
  wire N854;
  wire \s1/i8088/tcore/fetch/sop_l_2_rstpot_8280 ;
  wire \s1/i8088/tcore/fetch/sop_l_1_rstpot_8281 ;
  wire \s1/i8088/tcore/fetch/sop_l_0_rstpot_8282 ;
  wire \s1/i8088/tcore/fetch/pref_l_1_rstpot_8283 ;
  wire \s1/i8088/tcore/fetch/pref_l_0_rstpot_8284 ;
  wire N856;
  wire N857;
  wire N859;
  wire N861;
  wire N863;
  wire N865;
  wire N867;
  wire N869;
  wire N870;
  wire N872;
  wire N874;
  wire N876;
  wire N878;
  wire N880;
  wire N882;
  wire N884;
  wire N886;
  wire N888;
  wire N890;
  wire N891;
  wire N893;
  wire N894;
  wire N896;
  wire N909;
  wire N920;
  wire N922;
  wire N924;
  wire N925;
  wire N929;
  wire N930;
  wire N938;
  wire N939;
  wire N941;
  wire N942;
  wire N944;
  wire N946;
  wire N947;
  wire \s1/i8088/tcore/fetch/lock_l_rstpot1_8322 ;
  wire N949;
  wire N950;
  wire N952;
  wire N953;
  wire N955;
  wire N956;
  wire N958;
  wire N959;
  wire N960;
  wire N962;
  wire N963;
  wire N965;
  wire N966;
  wire N968;
  wire N970;
  wire N972;
  wire N974;
  wire N977;
  wire N978;
  wire N980;
  wire N981;
  wire N983;
  wire N984;
  wire N986;
  wire N992;
  wire N993;
  wire N996;
  wire N998;
  wire N999;
  wire N1001;
  wire N1004;
  wire N1007;
  wire N1008;
  wire N1010;
  wire N1011;
  wire N1013;
  wire N1014;
  wire N1025;
  wire N1026;
  wire N1028;
  wire N1029;
  wire N1031;
  wire N1033;
  wire N1035;
  wire N1036;
  wire N1038;
  wire N1039;
  wire N1041;
  wire N1042;
  wire N1044;
  wire N1045;
  wire N1047;
  wire N1048;
  wire N1050;
  wire N1051;
  wire N1053;
  wire N1054;
  wire N1056;
  wire N1057;
  wire N1059;
  wire N1060;
  wire N1062;
  wire N1063;
  wire N1065;
  wire N1066;
  wire N1070;
  wire N1072;
  wire N1074;
  wire N1078;
  wire N1079;
  wire N1083;
  wire N1085;
  wire N1087;
  wire N1089;
  wire N1091;
  wire N1092;
  wire N1094;
  wire N1095;
  wire N1097;
  wire N1099;
  wire N1100;
  wire N1102;
  wire N1103;
  wire N1105;
  wire N1106;
  wire N1108;
  wire N1109;
  wire N1111;
  wire N1112;
  wire N1114;
  wire N1115;
  wire N1117;
  wire N1118;
  wire N1120;
  wire N1121;
  wire N1123;
  wire N1124;
  wire N1126;
  wire N1127;
  wire N1129;
  wire N1130;
  wire N1132;
  wire N1133;
  wire N1135;
  wire N1136;
  wire N1138;
  wire N1139;
  wire N1141;
  wire N1142;
  wire N1147;
  wire N1149;
  wire N1150;
  wire N1152;
  wire N1153;
  wire N1155;
  wire N1157;
  wire N1158;
  wire N1159;
  wire N1161;
  wire N1162;
  wire N1166;
  wire N1168;
  wire N1169;
  wire N1171;
  wire N1172;
  wire N1173;
  wire N1174;
  wire N1176;
  wire N1178;
  wire N1180;
  wire N1181;
  wire N1183;
  wire N1184;
  wire N1186;
  wire N1187;
  wire N1189;
  wire N1190;
  wire N1192;
  wire N1193;
  wire N1195;
  wire N1196;
  wire N1198;
  wire N1199;
  wire N1201;
  wire N1202;
  wire N1203;
  wire N1204;
  wire N1205;
  wire N1206;
  wire N1207;
  wire N1208;
  wire N1210;
  wire N1211;
  wire N1212;
  wire N1213;
  wire N1214;
  wire N1215;
  wire N1217;
  wire N1218;
  wire N1219;
  wire N1220;
  wire N1221;
  wire N1222;
  wire N1223;
  wire N1224;
  wire N1225;
  wire N1226;
  wire N1227;
  wire N1228;
  wire N1229;
  wire N1230;
  wire N1231;
  wire N1232;
  wire N1233;
  wire N1234;
  wire N1235;
  wire N1236;
  wire N1237;
  wire N1238;
  wire N1239;
  wire N1240;
  wire N1241;
  wire N1242;
  wire N1243;
  wire N1244;
  wire N1245;
  wire N1246;
  wire N1247;
  wire N1248;
  wire N1249;
  wire N1250;
  wire N1251;
  wire N1252;
  wire N1253;
  wire N1254;
  wire N1255;
  wire N1256;
  wire N1257;
  wire N1258;
  wire N1259;
  wire N1260;
  wire N1261;
  wire N1263;
  wire N1265;
  wire N1267;
  wire N1271;
  wire N1273;
  wire N1275;
  wire N1279;
  wire N1281;
  wire N1283;
  wire N1285;
  wire N1287;
  wire N1289;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_8537 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_8538 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b110_8539 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a2_8540 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ;
  wire \s1/i8088/tcore/fetch/imm_l_0_dpot1_8543 ;
  wire \s1/i8088/tcore/fetch/imm_l_1_dpot1_8544 ;
  wire \s1/i8088/tcore/fetch/imm_l_2_dpot1_8545 ;
  wire \s1/i8088/tcore/fetch/imm_l_3_dpot1_8546 ;
  wire \s1/i8088/tcore/fetch/imm_l_4_dpot1_8547 ;
  wire \s1/i8088/tcore/fetch/imm_l_5_dpot1_8548 ;
  wire \s1/i8088/tcore/fetch/imm_l_6_dpot1_8549 ;
  wire \s1/i8088/tcore/fetch/imm_l_7_dpot1_8550 ;
  wire \s1/i8088/tcore/fetch/imm_l_8_dpot1_8551 ;
  wire \s1/i8088/tcore/fetch/imm_l_9_dpot1_8552 ;
  wire \s1/i8088/tcore/fetch/imm_l_10_dpot1_8553 ;
  wire \s1/i8088/tcore/fetch/imm_l_11_dpot1_8554 ;
  wire \s1/i8088/tcore/fetch/imm_l_12_dpot1_8555 ;
  wire \s1/i8088/tcore/fetch/imm_l_13_dpot1_8556 ;
  wire \s1/i8088/tcore/fetch/imm_l_14_dpot1_8557 ;
  wire \s1/i8088/tcore/fetch/imm_l_15_dpot1_8558 ;
  wire \s1/i8088/tcore/fetch/state_0_1_8559 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a21_8560 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b115_8561 ;
  wire \s1/i8088/tcore/Mmux_ir201_8562 ;
  wire \s1/i8088/tcore/fetch/state_0_2_8563 ;
  wire \s1/i8088/tcore/fetch/state_2_1_8564 ;
  wire \s1/i8088/tcore/fetch/state_1_1_8565 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a111_8566 ;
  wire \s1/i8088/lsb_i/q_1_1_8567 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b95_8568 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b1101_8569 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a151_8570 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a17_8571 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a131_8572 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a19_8573 ;
  wire \s1/i8088/tcore/fetch/state_2_2_8574 ;
  wire \s1/i8088/tcore/fetch/state_1_2_8575 ;
  wire \s1/i8088/tcore/fetch/state_0_3_8576 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a211 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b1021 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b92_8579 ;
  wire USER_CLK_IBUF_8580;
  wire dclk;
  wire xiow_n;
  wire \s8/pclka_8583 ;
  wire N1291;
  wire N1292;
  wire N1293;
  wire N1294;
  wire N1295;
  wire N1296;
  wire N1297;
  wire N1298;
  wire N1299;
  wire N1300;
  wire N1301;
  wire N1302;
  wire N1303;
  wire N1304;
  wire N1305;
  wire N1306;
  wire N1307;
  wire N1308;
  wire N1309;
  wire N1310;
  wire N1311;
  wire N1312;
  wire N1313;
  wire N1314;
  wire N1315;
  wire N1316;
  wire N1317;
  wire N1318;
  wire \s1/i8088/tcore/micro_data_N122 ;
  wire \s1/i8088/tcore/micro_data_N121 ;
  wire \s1/i8088/tcore/micro_data_N120 ;
  wire \s1/i8088/tcore/micro_data_N119 ;
  wire \s1/i8088/tcore/micro_data_N118 ;
  wire \s1/i8088/tcore/micro_data_N117 ;
  wire \s1/i8088/tcore/micro_data_N116 ;
  wire \s1/i8088/tcore/micro_data_N115 ;
  wire \s1/i8088/tcore/micro_data_N114 ;
  wire \s1/i8088/tcore/micro_data_N113 ;
  wire \s1/i8088/tcore/micro_data_N112 ;
  wire \s1/i8088/tcore/micro_data_N111 ;
  wire \s1/i8088/tcore/micro_data_N110 ;
  wire \s1/i8088/tcore/micro_data_N109 ;
  wire \s1/i8088/tcore/micro_data_N108 ;
  wire \s1/i8088/tcore/micro_data_N107 ;
  wire \s1/i8088/tcore/micro_data_N106 ;
  wire \s1/i8088/tcore/micro_data_N105 ;
  wire \s1/i8088/tcore/micro_data_N104 ;
  wire \s1/i8088/tcore/micro_data_N103 ;
  wire \s1/i8088/tcore/micro_data_N102 ;
  wire \s1/i8088/tcore/micro_data_N101 ;
  wire \s1/i8088/tcore/micro_data_N100 ;
  wire \s1/i8088/tcore/micro_data_N99 ;
  wire \s1/i8088/tcore/micro_data_N98 ;
  wire \s1/i8088/tcore/micro_data_N97 ;
  wire \s1/i8088/tcore/micro_data_N96 ;
  wire \s1/i8088/tcore/micro_data_N95 ;
  wire \s1/i8088/tcore/micro_data_N94 ;
  wire \s1/i8088/tcore/micro_data_N93 ;
  wire \s1/i8088/tcore/micro_data_N92 ;
  wire \s1/i8088/tcore/micro_data_N91 ;
  wire \s1/i8088/tcore/micro_data_N89 ;
  wire \s1/i8088/tcore/micro_data_N87 ;
  wire \s1/i8088/tcore/micro_data_N86 ;
  wire \s1/i8088/tcore/micro_data_N85 ;
  wire \s1/i8088/tcore/micro_data_N83 ;
  wire \s1/i8088/tcore/micro_data_N82 ;
  wire \s1/i8088/tcore/micro_data_N81 ;
  wire \s1/i8088/tcore/micro_data_N80 ;
  wire \s1/i8088/tcore/micro_data_N75 ;
  wire \s1/i8088/tcore/micro_data_N69 ;
  wire \s1/i8088/tcore/micro_data_N67 ;
  wire \s1/i8088/tcore/micro_data_N65 ;
  wire \s1/i8088/tcore/micro_data_N64 ;
  wire \s1/i8088/tcore/micro_data_N63 ;
  wire \s1/i8088/tcore/micro_data_N61 ;
  wire \s1/i8088/tcore/micro_data_N34 ;
  wire \s1/i8088/tcore/micro_data_N32 ;
  wire \s1/i8088/tcore/micro_data_N29 ;
  wire \s1/i8088/tcore/micro_data_N27 ;
  wire \s1/i8088/tcore/micro_data_N25 ;
  wire \s1/i8088/tcore/micro_data_N23 ;
  wire \s1/i8088/tcore/micro_data_N22 ;
  wire \s1/i8088/tcore/micro_data_N20 ;
  wire \s1/i8088/tcore/micro_data_N19 ;
  wire \s1/i8088/tcore/micro_data_N13 ;
  wire \s1/i8088/tcore/micro_data_N12 ;
  wire \s1/i8088/tcore/micro_data_N10 ;
  wire \s1/i8088/tcore/micro_data_N9 ;
  wire \s1/i8088/tcore/micro_data_N8 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_8674 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_8675 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_8676 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_8677 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_8679 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_8681 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_8682 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_8685 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_8686 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_8688 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_8689 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_8690 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_8692 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_8693 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_8695 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_8701 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_8702 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_8703 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_8704 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_8709 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 ;
  wire \s1/i8088/tcore/micro_data_N6 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_8713 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_8714 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_8715 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_8720 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_8721 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_8722 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_8727 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_8728 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 ;
  wire \s1/i8088/tcore/micro_data_N4 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40119 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113 ;
  wire \s1/i8088/tcore/micro_data_N2 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_8738 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_8739 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_8740 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_8741 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_8742 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711113_8744 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711112_8745 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111_8746 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711110_8747 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71119 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71113_8750 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71112_8751 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_8752 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 ;
  wire \s1/i8088/tcore/micro_data_N0 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_8755 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_8757 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_8758 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_8759 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_8760 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_8761 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_8762 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_8764 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_8765 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_8766 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_8767 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_8768 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_8769 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_8771 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_8772 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_8773 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_8774 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_8775 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_8776 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_8778 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_8779 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_8780 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_8781 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_8782 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_8784 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_8785 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_8786 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_8787 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_8788 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_8789 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_8791 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_8792 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_8793 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_8794 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_8795 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_8797 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_8798 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_8799 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_8800 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_8802 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_8804 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_8805 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_8806 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_8807 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_8809 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_8810 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_8811 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_8812 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_8813 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_8814 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_8815 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_8816 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_8817 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_8818 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_8819 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_8820 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_8821 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_8823 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_8824 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_8825 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_8826 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_8827 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_8828 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_8830 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_8831 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_8832 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_8833 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_8834 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_8835 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_8837 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_8838 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_8839 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_8840 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_8841 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_8842 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_8844 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_8845 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_8846 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_8847 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_8848 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_8849 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_8851 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_8852 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_8853 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_8854 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_8855 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_8856 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_8858 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_8859 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_8860 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_8861 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_8862 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_8863 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_8865 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_8866 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_8867 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_8868 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_8869 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_8870 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_8872 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_8873 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_8874 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_8875 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_8876 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_8877 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_8879 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_8880 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_8881 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_8882 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_8884 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_8885 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_8886 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_8887 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_8889 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_8890 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_8891 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_8892 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_8893 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_8894 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_8896 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_8897 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_8898 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_8899 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_8900 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_8902 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_8903 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_8904 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_8905 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_8906 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_8908 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_8909 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_8910 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_8911 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_8912 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_8913 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_8915 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_8916 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_8917 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_8918 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_8919 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_8920 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_8922 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_8923 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_8924 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_8925 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_8927 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_8928 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_8929 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_8930 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_8932 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_8933 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_8934 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_8935 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_8936 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_8937 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_8939 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_8940 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_8941 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_8942 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_8943 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_8944 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_8946 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_8947 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_8948 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_8949 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_8950 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_8951 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_8953 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_8954 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_8955 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_8957 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_8958 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_8959 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_8960 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_8961 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_8962 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_8963 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_8964 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_8965 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_8966 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_8967 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_8968 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_8970 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_8971 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_8972 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_8973 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_8974 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_8975 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_8976 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_8977 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_8978 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_8979 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_8980 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_8981 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_8982 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_8983 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_8984 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_8985 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_8986 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_8987 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_8988 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_8989 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_8990 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_8991 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_8992 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_8994 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_8995 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_8996 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_8997 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_8998 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_8999 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_9000 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_9001 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_9002 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_9004 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_9005 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_9006 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_9007 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_9008 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_9009 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_9010 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_9011 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_9012 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_9013 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_9014 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_9015 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_9016 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_9018 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_9019 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_9020 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_9022 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_9023 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_9024 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_9025 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_9026 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_9027 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_9028 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_9029 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_9030 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_9031 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_9032 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_9033 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_9034 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_9035 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_9036 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_9037 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_9039 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_9040 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_9041 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_9042 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_9043 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_9044 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_9045 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_9046 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_9048 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_9049 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_9050 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_9051 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_9053 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_9055 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_9056 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_9057 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_9058 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_9059 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_9061 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_9062 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_9063 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_9064 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_9065 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_9066 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_9067 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_9068 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_9069 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_9070 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_9071 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_9072 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_9073 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_9075 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_9076 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_9077 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_9078 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_9079 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_9081 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_9082 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_9083 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_9084 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_9085 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_9086 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_9087 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_9089 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_9090 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_9091 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_9092 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_9093 ;
  wire \s9/keyboard_keyboard_clock_inv ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_9095 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_9096 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_9097 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_9098 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_9099 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_9100 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_9101 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_9102 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_9103 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_9104 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_9105 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_9106 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_9107 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_9108 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_9109 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_9110 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_9111 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_9112 ;
  wire \NLW_s1/i8288_pden_n_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_OVERFLOW_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_UNDERFLOW_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<31>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<30>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<31>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<30>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_REGCEB_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRA<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRA<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRA<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<7>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<6>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<5>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<4>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<3>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<7>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<6>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<5>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<4>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<3>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIPA<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIPB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIPB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<7>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<6>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<5>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<4>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<3>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPA<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPA<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPB<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_Q15_UNCONNECTED ;
  wire [19 : 0] a;
  wire [7 : 0] d;
  wire [3 : 0] cas_n;
  wire [3 : 0] ras_n;
  wire [7 : 0] cs_n;
  wire [7 : 0] xd;
  wire [1 : 0] \s0/vgamod/vga_red_o ;
  wire [1 : 0] \s0/vgamod/vga_green_o ;
  wire [1 : 1] \s0/vgamod/vga_blue_o ;
  wire [1 : 0] \s4/i8237/dack ;
  wire [7 : 0] \s9/keyboard/pa ;
  wire [4 : 4] \s5/xa ;
  wire [19 : 8] \s1/ap ;
  wire [7 : 0] \s1/adp ;
  wire [18 : 3] \s1/i8088/Madd_calculated_addr_cy ;
  wire [4 : 3] \s1/i8088/Madd_calculated_addr_lut ;
  wire [0 : 0] \s1/i8088/n0044 ;
  wire [0 : 0] \s1/i8088/n0045 ;
  wire [7 : 3] \s1/i8088/calculated_addr ;
  wire [1 : 0] \s1/i8088/ctrl_fsm/cnt/count ;
  wire [7 : 0] \s1/i8088/lsb_i/q ;
  wire [7 : 0] \s1/i8088/msb_i/q ;
  wire [7 : 0] \s1/i8088/lsb_o/q ;
  wire [7 : 0] \s1/i8088/msb_o/q ;
  wire [2 : 0] \s1/i8088/tcore/fetch/state ;
  wire [15 : 0] \s1/i8088/cpu_dat_o ;
  wire [19 : 3] \s1/i8088/cpu_adr_o ;
  wire [2 : 0] \s5/rommod/upaddr ;
  wire [7 : 0] \s5/rommod/outputval ;
  wire [8 : 0] \s0/vgamod/Mcount_v_count_cy ;
  wire [0 : 0] \s0/vgamod/Mcount_v_count_lut ;
  wire [21 : 0] \s0/vgamod/Mcount_blink_count_cy ;
  wire [0 : 0] \s0/vgamod/Mcount_blink_count_lut ;
  wire [6 : 0] \s0/vgamod/ver_addr ;
  wire [4 : 0] \s0/vgamod/row1_addr ;
  wire [4 : 0] \s0/vgamod/row_addr ;
  wire [9 : 0] \s0/vgamod/Mcount_h_count_lut ;
  wire [8 : 0] \s0/vgamod/Mcount_h_count_cy ;
  wire [22 : 1] \s0/vgamod/blink_count ;
  wire [22 : 1] \s0/vgamod/Result ;
  wire [10 : 0] \s0/vgamod/new_attr_addr ;
  wire [10 : 0] \s0/vgamod/new_buff_addr ;
  wire [2 : 0] \s0/vgamod/vga_fg_colour ;
  wire [3 : 0] \s0/vgamod/reg_cur_end ;
  wire [10 : 0] \s0/vgamod/attr0_addr ;
  wire [2 : 0] \s0/vgamod/vga_bg_colour ;
  wire [6 : 0] \s0/vgamod/col_addr ;
  wire [9 : 0] \s0/vgamod/v_count ;
  wire [4 : 0] \s0/vgamod/reg_vcursor ;
  wire [6 : 0] \s0/vgamod/reg_hcursor ;
  wire [3 : 0] \s0/vgamod/reg_adr ;
  wire [6 : 0] \s0/vgamod/dataout ;
  wire [10 : 0] \s0/vgamod/buff0_addr ;
  wire [3 : 0] \s0/vgamod/reg_cur_start ;
  wire [7 : 0] \s0/vgamod/vga_shift ;
  wire [10 : 0] \s0/vgamod/attr_addr ;
  wire [10 : 0] \s0/vgamod/buff_addr ;
  wire [6 : 0] \s0/vgamod/hor_addr ;
  wire [6 : 0] \s0/vgamod/col1_addr ;
  wire [9 : 5] \s0/vgamod/h_count ;
  wire [7 : 0] \s0/vgamod/attr_data_out ;
  wire [7 : 0] \s0/vgamod/vga_data_out ;
  wire [7 : 0] \s0/vgamod/char_data_out ;
  wire [7 : 0] \s8/i8253/vcs/C2/CNTREG/COUNTLSB ;
  wire [7 : 0] \s8/i8253/vcs/C2/CNTREG/COUNTMSB ;
  wire [5 : 1] \s8/i8253/vcs/C2/MODEREG/MODE ;
  wire [15 : 0] \s8/i8253/vcs/C2/DOWNCNTR/COUNT ;
  wire [15 : 0] \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT ;
  wire [15 : 1] \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT ;
  wire [15 : 0] \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT ;
  wire [7 : 0] \s8/i8253/vcs/C1/CNTREG/COUNTLSB ;
  wire [7 : 0] \s8/i8253/vcs/C1/CNTREG/COUNTMSB ;
  wire [5 : 1] \s8/i8253/vcs/C1/MODEREG/MODE ;
  wire [15 : 0] \s8/i8253/vcs/C1/DOWNCNTR/COUNT ;
  wire [15 : 0] \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT ;
  wire [15 : 1] \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT ;
  wire [15 : 0] \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT ;
  wire [15 : 0] \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT ;
  wire [15 : 1] \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT ;
  wire [15 : 0] \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT ;
  wire [7 : 0] \s8/i8253/vcs/C0/CNTREG/COUNTLSB ;
  wire [7 : 0] \s8/i8253/vcs/C0/CNTREG/COUNTMSB ;
  wire [5 : 1] \s8/i8253/vcs/C0/MODEREG/MODE ;
  wire [15 : 0] \s8/i8253/vcs/C0/DOWNCNTR/COUNT ;
  wire [7 : 6] \s4/i8237/command ;
  wire [0 : 0] \s4/i8237/drequest ;
  wire [15 : 0] \s4/i8237/GND_144_o_GND_144_o_sub_140_OUT ;
  wire [5 : 0] \s4/i8237/mode ;
  wire [15 : 0] \s4/i8237/base_word ;
  wire [15 : 0] \s4/i8237/base_addr ;
  wire [15 : 0] \s4/i8237/curr_word ;
  wire [15 : 0] \s4/i8237/curr_addr ;
  wire [3 : 0] \s4/i8237/a7_4 ;
  wire [3 : 0] \s4/i8237/a3_0 ;
  wire [7 : 0] \s4/i8237/db ;
  wire [0 : 0] \s6/ls2800/Madd_sum_Madd_Madd_lut ;
  wire [8 : 0] \s6/rb0/n0013 ;
  wire [8 : 0] \s6/rb1/n0013 ;
  wire [8 : 0] \s6/rb2/n0013 ;
  wire [8 : 0] \s6/rb3/n0013 ;
  wire [7 : 0] \s6/md ;
  wire [8 : 0] \s1/i8088/tcore/exec/regfile/flags ;
  wire [19 : 0] \s1/i8088/tcore/addr_exec ;
  wire [255 : 0] \s1/i8088/tcore/exec/regfile/r_0 ;
  wire [2 : 0] \s1/i8088/tcore/fdec ;
  wire [1 : 1] \s1/i8088/tcore/index ;
  wire [3 : 0] \s1/i8088/tcore/dst ;
  wire [3 : 0] \s1/i8088/tcore/src ;
  wire [8 : 0] \s1/i8088/tcore/seq_addr ;
  wire [1 : 0] \s1/i8088/tcore/fetch/pref_l ;
  wire [19 : 4] \s1/i8088/tcore/pc ;
  wire [1 : 1] \s1/i8088/tcore/imm_f ;
  wire [15 : 0] \s1/i8088/tcore/fetch/imm_l ;
  wire [15 : 0] \s1/i8088/tcore/fetch/off_l ;
  wire [2 : 0] \s1/i8088/tcore/fetch/sop_l ;
  wire [7 : 0] \s1/i8088/tcore/modrm ;
  wire [7 : 0] \s1/i8088/tcore/opcode ;
  wire [18 : 4] \s1/i8088/tcore/fetch/Madd_pc_cy ;
  wire [15 : 4] \s1/i8088/tcore/fetch/Madd_pc_lut ;
  wire [7 : 0] \s1/i8088/tcore/fetch/opcode_l ;
  wire [7 : 0] \s1/i8088/tcore/fetch/modrm_l ;
  wire [2 : 0] \s1/i8088/tcore/fetch/next_state ;
  wire [8 : 0] \s1/i8088/tcore/decode/Madd_seq_addr_lut ;
  wire [7 : 0] \s1/i8088/tcore/decode/Madd_seq_addr_cy ;
  wire [8 : 0] \s1/i8088/tcore/decode/Mcount_seq_lut ;
  wire [7 : 0] \s1/i8088/tcore/decode/Mcount_seq_cy ;
  wire [8 : 0] \s1/i8088/tcore/decode/seq ;
  wire [4 : 0] \s1/i8088/tcore/decode/div_cnt ;
  wire [7 : 7] \s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT ;
  wire [15 : 0] \s1/i8088/tcore/exec/s ;
  wire [15 : 0] \s1/i8088/tcore/exec/a ;
  wire [15 : 0] \s1/i8088/tcore/exec/bus_b ;
  wire [8 : 0] \s1/i8088/tcore/exec/oflags ;
  wire [31 : 20] \s1/i8088/tcore/exec/aluout ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/outadd ;
  wire [2 : 2] \s1/i8088/tcore/exec/alu/n0051 ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/arl ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/add ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/mul ;
  wire [32 : 8] \s1/i8088/tcore/exec/alu/muldiv/zi ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/s ;
  wire [17 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/q ;
  wire [31 : 0] \s1/i8088/tcore/exec/alu/muldiv/p ;
  wire [15 : 8] \s1/i8088/tcore/exec/alu/muldiv/b ;
  wire [15 : 8] \s1/i8088/tcore/exec/alu/muldiv/a ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy ;
  wire [16 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT ;
  wire [17 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 ;
  wire [16 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/id ;
  wire [18 : 18] \s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe ;
  wire [18 : 18] \s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe ;
  wire [31 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/iz ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s ;
  wire [16 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 ;
  wire [31 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 ;
  wire [32 : 17] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 ;
  wire [0 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe ;
  wire [18 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy ;
  wire [15 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut ;
  wire [14 : 1] \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy ;
  wire [1 : 1] \s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut ;
  wire [18 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy ;
  wire [15 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/othop/deff2 ;
  wire [19 : 4] \s1/i8088/tcore/exec/alu/othop/dcmp2 ;
  wire [19 : 4] \s1/i8088/tcore/exec/alu/othop/dcmp ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/deff ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/strf ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/n0083 ;
  wire [6 : 6] \s1/i8088/tcore/exec/alu/conv/tmpdaa ;
  wire [1 : 1] \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy ;
  wire [4 : 0] \s1/i8088/tcore/exec/alu/shrot/rot16 ;
  wire [3 : 0] \s1/i8088/tcore/exec/alu/shrot/rot8 ;
  wire [7 : 7] \s1/i8088/tcore/exec/alu/shrot/outr8 ;
  wire [15 : 15] \s1/i8088/tcore/exec/alu/shrot/outr16 ;
  wire [7 : 0] \s9/keyboard/tdata ;
  wire [2 : 1] \s1/i8088/tcore/decode/opcode_deco/src ;
  wire [4 : 2] \s1/i8088/tcore/decode/opcode_deco/dst ;
  wire [15 : 15] \s1/i8088/tcore/exec/alu/shrot/rxr16/w ;
  wire [7 : 7] \s1/i8088/tcore/exec/alu/shrot/rxr8/w ;
  GND   XST_GND (
    .G(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 )
  );
  VCC   XST_VCC (
    .P(pwr_good)
  );
  FD   \s8/drq0  (
    .C(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .D(\s4/i8237/dack [0]),
    .Q(\s8/drq0_98 )
  );
  FDR   \s8/pclka  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Mcount_blink_count_lut [0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s8/pclka_8583 )
  );
  intel8288   \s1/i8288  (
    .inta_n(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .clk(USER_CLK_IBUF_BUFG_0),
    .aen_n(\s2/aen_brd_40 ),
    .cen(aen_n),
    .ale(\s1/ale ),
    .den(\s1/den ),
    .dtr(\s1/dtr ),
    .pden_n(\NLW_s1/i8288_pden_n_UNCONNECTED ),
    .aiowc_n(ior_n),
    .amwc_n(memr_n),
    .iorc_n(iow_n),
    .mrdc_n(memw_n),
    .s({\s1/i8088/tcore/ir[32] , s1_n, s0_n})
  );
  LD #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_0  (
    .D(\s1/i8259/dout[7]_GND_58_o_mux_35_OUT[0] ),
    .G(\s1/i8259/inta_n_eoir[4]_OR_873_o ),
    .Q(\s1/i8259/dout_0_144 )
  );
  LD #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_1  (
    .D(\s1/i8259/dout[7]_GND_58_o_mux_35_OUT[1] ),
    .G(\s1/i8259/inta_n_eoir[4]_OR_873_o ),
    .Q(\s1/i8259/dout_1_145 )
  );
  LD #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_2  (
    .D(\s1/i8259/eoir_4_171 ),
    .G(\s1/i8259/inta_n_eoir[4]_OR_873_o ),
    .Q(\s1/i8259/dout_2_146 )
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_3  (
    .CLR(\s1/i8259/eoir[4]_GND_58_o_equal_27_o ),
    .D(\s1/i8259/dout[7]_dout[7]_mux_34_OUT<3> ),
    .G(\s1/i8259/recint_eoir[1]_MUX_3181_o ),
    .PRE(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s1/i8259/dout_3_147 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_0  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<0> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_0_172 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_1  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<1> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_1_173 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_3  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<3> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_3_175 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_4  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<4> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_4_176 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_2  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<2> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_2_174 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_6  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<6> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_6_178 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_5  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<5> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_5_177 )
  );
  LDPE_1 #(
    .INIT ( 1'b1 ))
  \s1/i8259/eoir_1  (
    .D(\s1/adp [1]),
    .G(\xa[0] ),
    .GE(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .PRE(pwr_good),
    .Q(\s1/i8259/eoir_1_169 )
  );
  LDPE_1 #(
    .INIT ( 1'b1 ))
  \s1/i8259/eoir_3  (
    .D(\s1/adp [3]),
    .G(\xa[0] ),
    .GE(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .PRE(pwr_good),
    .Q(\s1/i8259/eoir_3_170 )
  );
  LDPE_1 #(
    .INIT ( 1'b1 ))
  \s1/i8259/eoir_0  (
    .D(\s1/adp [0]),
    .G(\xa[0] ),
    .GE(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .PRE(pwr_good),
    .Q(\s1/i8259/eoir_0_168 )
  );
  LDPE_1 #(
    .INIT ( 1'b1 ))
  \s1/i8259/eoir_4  (
    .D(\s1/adp [4]),
    .G(\xa[0] ),
    .GE(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .PRE(pwr_good),
    .Q(\s1/i8259/eoir_4_171 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/imr_7  (
    .D(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<7> ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/imr_7_179 )
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_1  (
    .CLR(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .G(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .PRE(\s9/keyboard/irq1_80 ),
    .Q(\s1/i8259/irr_1_151 )
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_0  (
    .CLR(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .G(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .PRE(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .Q(\s1/i8259/irr_0_152 )
  );
  LDE #(
    .INIT ( 1'b1 ))
  \s1/i8259/icws_1  (
    .D(\s1/i8259/_n0565 ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/icws_1_167 )
  );
  LDE #(
    .INIT ( 1'b0 ))
  \s1/i8259/icws_0  (
    .D(\s1/i8259/_n0561 ),
    .G(\s1/i8259/cs_n_wr_n_AND_616_o ),
    .GE(\xa[0] ),
    .Q(\s1/i8259/icws_0_180 )
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<19>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [18]),
    .LI(\s1/i8088/cpu_adr_o [19]),
    .O(\s1/ap [19])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<18>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [17]),
    .LI(\s1/i8088/cpu_adr_o [18]),
    .O(\s1/ap [18])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<18>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [17]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [18]),
    .O(\s1/i8088/Madd_calculated_addr_cy [18])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<17>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [16]),
    .LI(\s1/i8088/cpu_adr_o [17]),
    .O(\s1/ap [17])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<17>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [16]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [17]),
    .O(\s1/i8088/Madd_calculated_addr_cy [17])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<16>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [15]),
    .LI(\s1/i8088/cpu_adr_o [16]),
    .O(\s1/ap [16])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<16>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [15]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [16]),
    .O(\s1/i8088/Madd_calculated_addr_cy [16])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<15>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [14]),
    .LI(\s1/i8088/cpu_adr_o [15]),
    .O(\s1/ap [15])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<15>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [14]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [15]),
    .O(\s1/i8088/Madd_calculated_addr_cy [15])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<14>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [13]),
    .LI(\s1/i8088/cpu_adr_o [14]),
    .O(\s1/ap [14])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<14>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [14]),
    .O(\s1/i8088/Madd_calculated_addr_cy [14])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<13>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [12]),
    .LI(\s1/i8088/cpu_adr_o [13]),
    .O(\s1/ap [13])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<13>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [13]),
    .O(\s1/i8088/Madd_calculated_addr_cy [13])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<12>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [11]),
    .LI(\s1/i8088/cpu_adr_o [12]),
    .O(\s1/ap [12])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<12>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [12]),
    .O(\s1/i8088/Madd_calculated_addr_cy [12])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<11>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [10]),
    .LI(\s1/i8088/cpu_adr_o [11]),
    .O(\s1/ap [11])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<11>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [11]),
    .O(\s1/i8088/Madd_calculated_addr_cy [11])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<10>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [9]),
    .LI(\s1/i8088/cpu_adr_o [10]),
    .O(\s1/ap [10])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<10>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [10]),
    .O(\s1/i8088/Madd_calculated_addr_cy [10])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<9>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [8]),
    .LI(\s1/i8088/cpu_adr_o [9]),
    .O(\s1/ap [9])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<9>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [9]),
    .O(\s1/i8088/Madd_calculated_addr_cy [9])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<8>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [7]),
    .LI(\s1/i8088/cpu_adr_o [8]),
    .O(\s1/ap [8])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<8>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [8]),
    .O(\s1/i8088/Madd_calculated_addr_cy [8])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<7>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [6]),
    .LI(\s1/i8088/cpu_adr_o [7]),
    .O(\s1/i8088/calculated_addr [7])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<7>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [7]),
    .O(\s1/i8088/Madd_calculated_addr_cy [7])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<6>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [5]),
    .LI(\s1/i8088/cpu_adr_o [6]),
    .O(\s1/i8088/calculated_addr [6])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<6>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [6]),
    .O(\s1/i8088/Madd_calculated_addr_cy [6])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<5>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [4]),
    .LI(\s1/i8088/cpu_adr_o [5]),
    .O(\s1/i8088/calculated_addr [5])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<5>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/cpu_adr_o [5]),
    .O(\s1/i8088/Madd_calculated_addr_cy [5])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<4>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [3]),
    .LI(\s1/i8088/Madd_calculated_addr_lut [4]),
    .O(\s1/i8088/calculated_addr [4])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<4>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [3]),
    .DI(\s1/i8088/cpu_adr_o [4]),
    .S(\s1/i8088/Madd_calculated_addr_lut [4]),
    .O(\s1/i8088/Madd_calculated_addr_cy [4])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/Madd_calculated_addr_lut [3]),
    .O(\s1/i8088/calculated_addr [3])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/cpu_adr_o [3]),
    .S(\s1/i8088/Madd_calculated_addr_lut [3]),
    .O(\s1/i8088/Madd_calculated_addr_cy [3])
  );
  LD   \s1/u7/rq_7  (
    .D(\s1/adp [7]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_7_283 )
  );
  LD   \s1/u7/rq_0  (
    .D(\s1/adp [0]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_0_284 )
  );
  LD   \s1/u7/rq_1  (
    .D(\s1/adp [1]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_1_285 )
  );
  LD   \s1/u7/rq_2  (
    .D(\s1/adp [2]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_2_286 )
  );
  LD   \s1/u7/rq_3  (
    .D(\s1/adp [3]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_3_287 )
  );
  LD   \s1/u7/rq_4  (
    .D(\s1/adp [4]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_4_288 )
  );
  LD   \s1/u7/rq_5  (
    .D(\s1/adp [5]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_5_289 )
  );
  LD   \s1/u7/rq_6  (
    .D(\s1/adp [6]),
    .G(\s1/ale ),
    .Q(\s1/u7/rq_6_290 )
  );
  LD   \s1/u9/rq_7  (
    .D(\s1/ap [15]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_7_291 )
  );
  LD   \s1/u9/rq_0  (
    .D(\s1/ap [8]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_0_292 )
  );
  LD   \s1/u9/rq_1  (
    .D(\s1/ap [9]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_1_293 )
  );
  LD   \s1/u9/rq_2  (
    .D(\s1/ap [10]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_2_294 )
  );
  LD   \s1/u9/rq_3  (
    .D(\s1/ap [11]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_3_295 )
  );
  LD   \s1/u9/rq_4  (
    .D(\s1/ap [12]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_4_296 )
  );
  LD   \s1/u9/rq_5  (
    .D(\s1/ap [13]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_5_297 )
  );
  LD   \s1/u9/rq_6  (
    .D(\s1/ap [14]),
    .G(\s1/ale ),
    .Q(\s1/u9/rq_6_298 )
  );
  LD   \s1/u10/rq_7  (
    .D(\s1/ap [19]),
    .G(\s1/ale ),
    .Q(\s1/u10/rq_7_299 )
  );
  LD   \s1/u10/rq_4  (
    .D(\s1/ap [16]),
    .G(\s1/ale ),
    .Q(\s1/u10/rq_4_300 )
  );
  LD   \s1/u10/rq_5  (
    .D(\s1/ap [17]),
    .G(\s1/ale ),
    .Q(\s1/u10/rq_5_301 )
  );
  LD   \s1/u10/rq_6  (
    .D(\s1/ap [18]),
    .G(\s1/ale ),
    .Q(\s1/u10/rq_6_302 )
  );
  LD   \s4/ls3730/rq_7  (
    .D(xd[7]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_7_303 )
  );
  LD   \s4/ls3730/rq_0  (
    .D(xd[0]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_0_304 )
  );
  LD   \s4/ls3730/rq_1  (
    .D(xd[1]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_1_305 )
  );
  LD   \s4/ls3730/rq_2  (
    .D(xd[2]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_2_306 )
  );
  LD   \s4/ls3730/rq_3  (
    .D(xd[3]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_3_307 )
  );
  LD   \s4/ls3730/rq_4  (
    .D(xd[4]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_4_308 )
  );
  LD   \s4/ls3730/rq_5  (
    .D(xd[5]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_5_309 )
  );
  LD   \s4/ls3730/rq_6  (
    .D(xd[6]),
    .G(\s4/i8237/adstb_114 ),
    .Q(\s4/ls3730/rq_6_310 )
  );
  LDC   \s9/i8255/pb_0  (
    .CLR(\s2/rdy_wait_38 ),
    .D(xd[0]),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_13_o ),
    .Q(\s9/i8255/pb_0_76 )
  );
  LDC   \s9/i8255/pb_1  (
    .CLR(\s2/rdy_wait_38 ),
    .D(xd[1]),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_13_o ),
    .Q(\s9/i8255/pb_1_77 )
  );
  LDC   \s9/i8255/pb_2  (
    .CLR(\s2/rdy_wait_38 ),
    .D(xd[2]),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_13_o ),
    .Q(\s9/i8255/pb_2_113 )
  );
  LDC   \s9/i8255/pb_4  (
    .CLR(\s2/rdy_wait_38 ),
    .D(xd[4]),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_13_o ),
    .Q(\s9/i8255/pb_4_78 )
  );
  LDC   \s9/i8255/pb_5  (
    .CLR(\s2/rdy_wait_38 ),
    .D(xd[5]),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_13_o ),
    .Q(\s9/i8255/pb_5_79 )
  );
  LDC   \s9/i8255/pb_7  (
    .CLR(\s2/rdy_wait_38 ),
    .D(xd[7]),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_13_o ),
    .Q(\s9/i8255/pb_7_112 )
  );
  LDC   \s9/i8255/pdo_7  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<7> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_7_323 )
  );
  LDC   \s9/i8255/pdo_0  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<0> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_0_324 )
  );
  LDC   \s9/i8255/pdo_1  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<1> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_1_325 )
  );
  LDC   \s9/i8255/pdo_2  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<2> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_2_326 )
  );
  LDC   \s9/i8255/pdo_3  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<3> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_3_327 )
  );
  LDC   \s9/i8255/pdo_4  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_4_328 )
  );
  LDC   \s9/i8255/pdo_5  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<5> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_5_329 )
  );
  LDC   \s9/i8255/pdo_6  (
    .CLR(\s2/rdy_wait_38 ),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<6> ),
    .G(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .Q(\s9/i8255/pdo_6_330 )
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [8]),
    .LI(\s0/vgamod/Mcount_v_count_xor<9>_rt_7930 ),
    .O(\s0/vgamod/Result<9>1 )
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [7]),
    .LI(\s0/vgamod/Mcount_v_count_cy<8>_rt_7720 ),
    .O(\s0/vgamod/Result<8>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<8>_rt_7720 ),
    .O(\s0/vgamod/Mcount_v_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [6]),
    .LI(\s0/vgamod/Mcount_v_count_cy<7>_rt_7721 ),
    .O(\s0/vgamod/Result<7>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<7>_rt_7721 ),
    .O(\s0/vgamod/Mcount_v_count_cy [7])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [5]),
    .LI(\s0/vgamod/Mcount_v_count_cy<6>_rt_7722 ),
    .O(\s0/vgamod/Result<6>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<6>_rt_7722 ),
    .O(\s0/vgamod/Mcount_v_count_cy [6])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [4]),
    .LI(\s0/vgamod/Mcount_v_count_cy<5>_rt_7723 ),
    .O(\s0/vgamod/Result<5>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<5>_rt_7723 ),
    .O(\s0/vgamod/Mcount_v_count_cy [5])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<4>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [3]),
    .LI(\s0/vgamod/Mcount_v_count_cy<4>_rt_7724 ),
    .O(\s0/vgamod/Result<4>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<4>_rt_7724 ),
    .O(\s0/vgamod/Mcount_v_count_cy [4])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<3>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [2]),
    .LI(\s0/vgamod/Mcount_v_count_cy<3>_rt_7725 ),
    .O(\s0/vgamod/Result<3>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<3>_rt_7725 ),
    .O(\s0/vgamod/Mcount_v_count_cy [3])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<2>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [1]),
    .LI(\s0/vgamod/Mcount_v_count_cy<2>_rt_7726 ),
    .O(\s0/vgamod/Result<2>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<2>_rt_7726 ),
    .O(\s0/vgamod/Mcount_v_count_cy [2])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<1>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [0]),
    .LI(\s0/vgamod/Mcount_v_count_cy<1>_rt_7727 ),
    .O(\s0/vgamod/Result<1>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_v_count_cy<1>_rt_7727 ),
    .O(\s0/vgamod/Mcount_v_count_cy [1])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s0/vgamod/Mcount_v_count_lut [0]),
    .O(\s0/vgamod/Result<0>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s0/vgamod/Mcount_v_count_lut [0]),
    .O(\s0/vgamod/Mcount_v_count_cy [0])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<22>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [21]),
    .LI(\s0/vgamod/Mcount_blink_count_xor<22>_rt_7931 ),
    .O(\s0/vgamod/Result [22])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<21>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [20]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<21>_rt_7728 ),
    .O(\s0/vgamod/Result [21])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<21>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [20]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<21>_rt_7728 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [21])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<20>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [19]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<20>_rt_7729 ),
    .O(\s0/vgamod/Result [20])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<20>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [19]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<20>_rt_7729 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [20])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<19>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [18]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<19>_rt_7730 ),
    .O(\s0/vgamod/Result [19])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<19>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [18]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<19>_rt_7730 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [19])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<18>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [17]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<18>_rt_7731 ),
    .O(\s0/vgamod/Result [18])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<18>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [17]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<18>_rt_7731 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [18])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<17>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [16]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<17>_rt_7732 ),
    .O(\s0/vgamod/Result [17])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<17>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [16]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<17>_rt_7732 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [17])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<16>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [15]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<16>_rt_7733 ),
    .O(\s0/vgamod/Result [16])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<16>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [15]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<16>_rt_7733 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [16])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<15>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [14]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<15>_rt_7734 ),
    .O(\s0/vgamod/Result [15])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<15>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [14]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<15>_rt_7734 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [15])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<14>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [13]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<14>_rt_7735 ),
    .O(\s0/vgamod/Result [14])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<14>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<14>_rt_7735 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [14])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<13>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [12]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<13>_rt_7736 ),
    .O(\s0/vgamod/Result [13])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<13>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<13>_rt_7736 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [13])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<12>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [11]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<12>_rt_7737 ),
    .O(\s0/vgamod/Result [12])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<12>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<12>_rt_7737 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [12])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<11>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [10]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<11>_rt_7738 ),
    .O(\s0/vgamod/Result [11])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<11>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<11>_rt_7738 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [11])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<10>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [9]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<10>_rt_7739 ),
    .O(\s0/vgamod/Result [10])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<10>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<10>_rt_7739 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [10])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [8]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<9>_rt_7740 ),
    .O(\s0/vgamod/Result [9])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<9>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<9>_rt_7740 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [9])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [7]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<8>_rt_7741 ),
    .O(\s0/vgamod/Result [8])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<8>_rt_7741 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [6]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<7>_rt_7742 ),
    .O(\s0/vgamod/Result [7])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<7>_rt_7742 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [7])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [5]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<6>_rt_7743 ),
    .O(\s0/vgamod/Result [6])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<6>_rt_7743 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [6])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [4]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<5>_rt_7744 ),
    .O(\s0/vgamod/Result [5])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<5>_rt_7744 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [5])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<4>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [3]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<4>_rt_7745 ),
    .O(\s0/vgamod/Result [4])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<4>_rt_7745 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [4])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<3>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [2]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<3>_rt_7746 ),
    .O(\s0/vgamod/Result [3])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<3>_rt_7746 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [3])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<2>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [1]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<2>_rt_7747 ),
    .O(\s0/vgamod/Result [2])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<2>_rt_7747 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [2])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<1>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [0]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<1>_rt_7748 ),
    .O(\s0/vgamod/Result [1])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_blink_count_cy<1>_rt_7748 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [1])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s0/vgamod/Mcount_blink_count_lut [0]),
    .O(\s0/vgamod/Mcount_blink_count_cy [0])
  );
  FDRE   \s0/vgamod/v_count_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<9>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [9])
  );
  FDRE   \s0/vgamod/v_count_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<8>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [8])
  );
  FDRE   \s0/vgamod/v_count_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<7>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [7])
  );
  FDRE   \s0/vgamod/v_count_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<6>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [6])
  );
  FDRE   \s0/vgamod/v_count_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<5>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [5])
  );
  FDRE   \s0/vgamod/v_count_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<4>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [4])
  );
  FDRE   \s0/vgamod/v_count_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<3>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [3])
  );
  FDRE   \s0/vgamod/v_count_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<2>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [2])
  );
  FDRE   \s0/vgamod/v_count_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<1>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [1])
  );
  FDRE   \s0/vgamod/v_count_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<0>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [0])
  );
  FDR   \s0/vgamod/blink_count_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [22]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [22])
  );
  FDR   \s0/vgamod/blink_count_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [21]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [21])
  );
  FDR   \s0/vgamod/blink_count_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [20]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [20])
  );
  FDR   \s0/vgamod/blink_count_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [19]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [19])
  );
  FDR   \s0/vgamod/blink_count_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [18]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [18])
  );
  FDR   \s0/vgamod/blink_count_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [17]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [17])
  );
  FDR   \s0/vgamod/blink_count_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [16]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [16])
  );
  FDR   \s0/vgamod/blink_count_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [15]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [15])
  );
  FDR   \s0/vgamod/blink_count_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [14]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [14])
  );
  FDR   \s0/vgamod/blink_count_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [13]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [13])
  );
  FDR   \s0/vgamod/blink_count_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [12]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [12])
  );
  FDR   \s0/vgamod/blink_count_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [11]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [11])
  );
  FDR   \s0/vgamod/blink_count_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [10]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [10])
  );
  FDR   \s0/vgamod/blink_count_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [9]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [9])
  );
  FDR   \s0/vgamod/blink_count_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [8]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [8])
  );
  FDR   \s0/vgamod/blink_count_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [7])
  );
  FDR   \s0/vgamod/blink_count_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [6])
  );
  FDR   \s0/vgamod/blink_count_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [5])
  );
  FDR   \s0/vgamod/blink_count_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [4])
  );
  FDR   \s0/vgamod/blink_count_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [3])
  );
  FDR   \s0/vgamod/blink_count_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [2])
  );
  FDR   \s0/vgamod/blink_count_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Result [1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/blink_count [1])
  );
  FDR   \s0/vgamod/h_count_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Mcount_h_count9 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/h_count [9])
  );
  FDR   \s0/vgamod/h_count_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Mcount_h_count8 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/h_count [8])
  );
  FDR   \s0/vgamod/h_count_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Mcount_h_count7 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/h_count [7])
  );
  FDR   \s0/vgamod/h_count_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Mcount_h_count6 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/h_count [6])
  );
  FDR   \s0/vgamod/h_count_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Mcount_h_count5 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/h_count [5])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [8]),
    .LI(\s0/vgamod/Mcount_h_count_lut [9]),
    .O(\s0/vgamod/Mcount_h_count9 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<9>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [9])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [7]),
    .LI(\s0/vgamod/Mcount_h_count_lut [8]),
    .O(\s0/vgamod/Mcount_h_count8 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [8]),
    .O(\s0/vgamod/Mcount_h_count_cy [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<8>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [8])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [6]),
    .LI(\s0/vgamod/Mcount_h_count_lut [7]),
    .O(\s0/vgamod/Mcount_h_count7 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [7]),
    .O(\s0/vgamod/Mcount_h_count_cy [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<7>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [7])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [5]),
    .LI(\s0/vgamod/Mcount_h_count_lut [6]),
    .O(\s0/vgamod/Mcount_h_count6 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [6]),
    .O(\s0/vgamod/Mcount_h_count_cy [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<6>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [6])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [4]),
    .LI(\s0/vgamod/Mcount_h_count_lut [5]),
    .O(\s0/vgamod/Mcount_h_count5 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [5]),
    .O(\s0/vgamod/Mcount_h_count_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<5>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [5])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [4]),
    .O(\s0/vgamod/Mcount_h_count_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<4>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [4])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [3]),
    .O(\s0/vgamod/Mcount_h_count_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<3>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [3])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [2]),
    .O(\s0/vgamod/Mcount_h_count_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<2>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [2])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [1]),
    .O(\s0/vgamod/Mcount_h_count_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<1>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [1])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<0>  (
    .CI(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s0/vgamod/Mcount_h_count_lut [0]),
    .O(\s0/vgamod/Mcount_h_count_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<0>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s8/pclka_8583 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s0/vgamod/Mcount_h_count_lut [0])
  );
  FDR   \s0/vgamod/vga_blue_o_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_vga_bg_colour[0]_mux_135_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_blue_o [1])
  );
  FDR   \s0/vgamod/vga_green_o_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_vga_bg_colour[1]_mux_139_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_green_o [1])
  );
  FDR   \s0/vgamod/vga_green_o_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_vga_bg_colour[1]_mux_139_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_green_o [0])
  );
  FDR   \s0/vgamod/vga_red_o_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_vga_bg_colour[2]_mux_141_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_red_o [1])
  );
  FDR   \s0/vgamod/vga_red_o_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_vga_bg_colour[0]_mux_135_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_red_o [0])
  );
  FDR   \s0/vgamod/vga_shift_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [7])
  );
  FDR   \s0/vgamod/vga_shift_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [6])
  );
  FDR   \s0/vgamod/vga_shift_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [5])
  );
  FDR   \s0/vgamod/vga_shift_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [4])
  );
  FDR   \s0/vgamod/vga_shift_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [3])
  );
  FDR   \s0/vgamod/vga_shift_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [2])
  );
  FDR   \s0/vgamod/vga_shift_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [1])
  );
  FDR   \s0/vgamod/vga_shift_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_shift [0])
  );
  FDSE   \s0/vgamod/vga_fg_colour_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [2]),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_fg_colour [2])
  );
  FDSE   \s0/vgamod/vga_fg_colour_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [1]),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_fg_colour [1])
  );
  FDSE   \s0/vgamod/vga_fg_colour_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [0]),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_fg_colour [0])
  );
  FDRE   \s0/vgamod/vga_bg_colour_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_bg_colour [2])
  );
  FDRE   \s0/vgamod/vga_bg_colour_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_bg_colour [1])
  );
  FDRE   \s0/vgamod/vga_bg_colour_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga_bg_colour [0])
  );
  FDE   \s0/vgamod/intense  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0368_inv ),
    .D(\s0/vgamod/attr_data_out [3]),
    .Q(\s0/vgamod/intense_657 )
  );
  FDR   \s0/vgamod/attr_addr_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [10])
  );
  FDR   \s0/vgamod/attr_addr_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [9])
  );
  FDR   \s0/vgamod/attr_addr_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [8])
  );
  FDR   \s0/vgamod/attr_addr_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [7])
  );
  FDR   \s0/vgamod/attr_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [6])
  );
  FDR   \s0/vgamod/attr_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [5])
  );
  FDR   \s0/vgamod/attr_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [4])
  );
  FDR   \s0/vgamod/attr_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [3])
  );
  FDR   \s0/vgamod/attr_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [2])
  );
  FDR   \s0/vgamod/attr_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [1])
  );
  FDR   \s0/vgamod/attr_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr_addr [0])
  );
  FDR   \s0/vgamod/buff_addr_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [10])
  );
  FDR   \s0/vgamod/buff_addr_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [9])
  );
  FDR   \s0/vgamod/buff_addr_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [8])
  );
  FDR   \s0/vgamod/buff_addr_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [7])
  );
  FDR   \s0/vgamod/buff_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [6])
  );
  FDR   \s0/vgamod/buff_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [5])
  );
  FDR   \s0/vgamod/buff_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [4])
  );
  FDR   \s0/vgamod/buff_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [3])
  );
  FDR   \s0/vgamod/buff_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [2])
  );
  FDR   \s0/vgamod/buff_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [1])
  );
  FDR   \s0/vgamod/buff_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff_addr [0])
  );
  FDRE   \s0/vgamod/dataout_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0394_inv ),
    .D(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/dataout [6])
  );
  FDRE   \s0/vgamod/dataout_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0394_inv ),
    .D(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/dataout [5])
  );
  FDRE   \s0/vgamod/dataout_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0394_inv ),
    .D(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/dataout [4])
  );
  FDRE   \s0/vgamod/dataout_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0394_inv ),
    .D(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/dataout [3])
  );
  FDRE   \s0/vgamod/dataout_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0394_inv ),
    .D(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/dataout [2])
  );
  FDRE   \s0/vgamod/dataout_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0394_inv ),
    .D(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/dataout [1])
  );
  FDRE   \s0/vgamod/dataout_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0394_inv ),
    .D(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/dataout [0])
  );
  FDR   \s0/vgamod/ver_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/ver_addr [6])
  );
  FDR   \s0/vgamod/ver_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/ver_addr [5])
  );
  FDR   \s0/vgamod/ver_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/ver_addr [4])
  );
  FDR   \s0/vgamod/ver_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/ver_addr [3])
  );
  FDR   \s0/vgamod/ver_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_lut<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/ver_addr [2])
  );
  FDR   \s0/vgamod/ver_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/row1_addr [1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/ver_addr [1])
  );
  FDR   \s0/vgamod/ver_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/row1_addr [0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/ver_addr [0])
  );
  FDR   \s0/vgamod/row1_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row1_addr [4])
  );
  FDR   \s0/vgamod/row1_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row1_addr [3])
  );
  FDR   \s0/vgamod/row1_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row1_addr [2])
  );
  FDR   \s0/vgamod/row1_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row1_addr [1])
  );
  FDR   \s0/vgamod/row1_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row1_addr [0])
  );
  FDR   \s0/vgamod/hor_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col1_addr [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/hor_addr [6])
  );
  FDR   \s0/vgamod/hor_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col1_addr [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/hor_addr [5])
  );
  FDR   \s0/vgamod/hor_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col1_addr [4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/hor_addr [4])
  );
  FDR   \s0/vgamod/hor_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col1_addr [3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/hor_addr [3])
  );
  FDR   \s0/vgamod/hor_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col1_addr [2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/hor_addr [2])
  );
  FDR   \s0/vgamod/hor_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col1_addr [1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/hor_addr [1])
  );
  FDR   \s0/vgamod/hor_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col1_addr [0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/hor_addr [0])
  );
  FDR   \s0/vgamod/cursor_on_h  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/cursor_on_h_716 )
  );
  FDE   \s0/vgamod/reg_cur_start_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0364_inv ),
    .D(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<3> ),
    .Q(\s0/vgamod/reg_cur_start [3])
  );
  FDE   \s0/vgamod/reg_cur_start_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0364_inv ),
    .D(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<2> ),
    .Q(\s0/vgamod/reg_cur_start [2])
  );
  FDE   \s0/vgamod/reg_cur_start_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0364_inv ),
    .D(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<1> ),
    .Q(\s0/vgamod/reg_cur_start [1])
  );
  FDE   \s0/vgamod/reg_cur_start_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/_n0364_inv ),
    .D(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<0> ),
    .Q(\s0/vgamod/reg_cur_start [0])
  );
  FDR   \s0/vgamod/vga2_rw  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga1_rw_662 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga2_rw_703 )
  );
  FDR   \s0/vgamod/col1_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col_addr [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col1_addr [6])
  );
  FDR   \s0/vgamod/col1_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col_addr [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col1_addr [5])
  );
  FDR   \s0/vgamod/col1_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col_addr [4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col1_addr [4])
  );
  FDR   \s0/vgamod/col1_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col_addr [3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col1_addr [3])
  );
  FDR   \s0/vgamod/col1_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col_addr [2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col1_addr [2])
  );
  FDR   \s0/vgamod/col1_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col_addr [1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col1_addr [1])
  );
  FDR   \s0/vgamod/col1_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/col_addr [0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col1_addr [0])
  );
  FDSE   \s0/vgamod/reg_cur_end_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_cur_end ),
    .D(d[3]),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_cur_end [3])
  );
  FDSE   \s0/vgamod/reg_cur_end_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_cur_end ),
    .D(d[2]),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_cur_end [2])
  );
  FDSE   \s0/vgamod/reg_cur_end_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_cur_end ),
    .D(d[1]),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_cur_end [1])
  );
  FDSE   \s0/vgamod/reg_cur_end_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_cur_end ),
    .D(d[0]),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_cur_end [0])
  );
  FDRE   \s0/vgamod/col_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [9]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col_addr [6])
  );
  FDRE   \s0/vgamod/col_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [8]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col_addr [5])
  );
  FDRE   \s0/vgamod/col_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col_addr [4])
  );
  FDRE   \s0/vgamod/col_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col_addr [3])
  );
  FDRE   \s0/vgamod/col_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col_addr [2])
  );
  FDRE   \s0/vgamod/col_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/blink_count [4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col_addr [1])
  );
  FDRE   \s0/vgamod/col_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/blink_count [3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/col_addr [0])
  );
  FDRE   \s0/vgamod/row_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [8]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row_addr [4])
  );
  FDRE   \s0/vgamod/row_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row_addr [3])
  );
  FDRE   \s0/vgamod/row_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row_addr [2])
  );
  FDRE   \s0/vgamod/row_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row_addr [1])
  );
  FDRE   \s0/vgamod/row_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/row_addr [0])
  );
  FDRE   \s0/vgamod/reg_hcursor_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_hcursor ),
    .D(d[6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_hcursor [6])
  );
  FDRE   \s0/vgamod/reg_hcursor_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_hcursor ),
    .D(d[5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_hcursor [5])
  );
  FDRE   \s0/vgamod/reg_hcursor_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_hcursor ),
    .D(d[4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_hcursor [4])
  );
  FDRE   \s0/vgamod/reg_hcursor_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_hcursor ),
    .D(d[3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_hcursor [3])
  );
  FDRE   \s0/vgamod/reg_hcursor_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_hcursor ),
    .D(d[2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_hcursor [2])
  );
  FDRE   \s0/vgamod/reg_hcursor_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_hcursor ),
    .D(d[1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_hcursor [1])
  );
  FDRE   \s0/vgamod/reg_hcursor_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_hcursor ),
    .D(d[0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_hcursor [0])
  );
  FDRE   \s0/vgamod/reg_adr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_adr ),
    .D(d[3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_adr [3])
  );
  FDRE   \s0/vgamod/reg_adr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_adr ),
    .D(d[2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_adr [2])
  );
  FDRE   \s0/vgamod/reg_adr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_adr ),
    .D(d[1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_adr [1])
  );
  FDRE   \s0/vgamod/reg_adr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_adr ),
    .D(d[0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_adr [0])
  );
  FDRE   \s0/vgamod/reg_vcursor_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_vcursor ),
    .D(d[4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_vcursor [4])
  );
  FDRE   \s0/vgamod/reg_vcursor_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_vcursor ),
    .D(d[3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_vcursor [3])
  );
  FDRE   \s0/vgamod/reg_vcursor_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_vcursor ),
    .D(d[2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_vcursor [2])
  );
  FDRE   \s0/vgamod/reg_vcursor_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_vcursor ),
    .D(d[1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_vcursor [1])
  );
  FDRE   \s0/vgamod/reg_vcursor_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/wr_vcursor ),
    .D(d[0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/reg_vcursor [0])
  );
  FDS   \s0/vgamod/vga1_rw  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/vga0_rw_722 ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga1_rw_662 )
  );
  FDRSE   \s0/vgamod/video_on_v  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/v_count[9]_GND_301_o_equal_91_o ),
    .D(pwr_good),
    .R(\s0/vgamod/_n0361 ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/video_on_v_579 )
  );
  FDRSE   \s0/vgamod/video_on_h  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[9]_GND_301_o_equal_89_o ),
    .D(pwr_good),
    .R(\s0/vgamod/_n0357_503 ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/video_on_h_580 )
  );
  FDRSE   \s0/vgamod/horiz_sync  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[9]_PWR_185_o_equal_80_o ),
    .D(pwr_good),
    .R(\s0/vgamod/_n0351_505 ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/horiz_sync_96 )
  );
  FDRSE   \s0/vgamod/vert_sync  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/v_count[9]_GND_301_o_equal_88_o ),
    .D(pwr_good),
    .R(\s0/vgamod/_n0353 ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vert_sync_97 )
  );
  FDRE   \s0/vgamod/attr0_addr_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[11]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [10])
  );
  FDRE   \s0/vgamod/attr0_addr_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[10]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [9])
  );
  FDRE   \s0/vgamod/attr0_addr_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[9]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [8])
  );
  FDRE   \s0/vgamod/attr0_addr_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[8]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [7])
  );
  FDRE   \s0/vgamod/attr0_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [6])
  );
  FDRE   \s0/vgamod/attr0_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [5])
  );
  FDRE   \s0/vgamod/attr0_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [4])
  );
  FDRE   \s0/vgamod/attr0_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [3])
  );
  FDRE   \s0/vgamod/attr0_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [2])
  );
  FDRE   \s0/vgamod/attr0_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [1])
  );
  FDRE   \s0/vgamod/attr0_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/attr0_addr [0])
  );
  FDRE   \s0/vgamod/cursor_on  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/blink_count [22]),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable1 ),
    .Q(\s0/vgamod/cursor_on_602 )
  );
  FDRE   \s0/vgamod/video_on  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .D(\s0/vgamod/video_on_v_579 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable ),
    .Q(\s0/vgamod/video_on_603 )
  );
  FDRE   \s0/vgamod/buff0_addr_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[11]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [10])
  );
  FDRE   \s0/vgamod/buff0_addr_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[10]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [9])
  );
  FDRE   \s0/vgamod/buff0_addr_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[9]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [8])
  );
  FDRE   \s0/vgamod/buff0_addr_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[8]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [7])
  );
  FDRE   \s0/vgamod/buff0_addr_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [6])
  );
  FDRE   \s0/vgamod/buff0_addr_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [5])
  );
  FDRE   \s0/vgamod/buff0_addr_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [4])
  );
  FDRE   \s0/vgamod/buff0_addr_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [3])
  );
  FDRE   \s0/vgamod/buff0_addr_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [2])
  );
  FDRE   \s0/vgamod/buff0_addr_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [1])
  );
  FDRE   \s0/vgamod/buff0_addr_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/buff0_addr [0])
  );
  FDR   \s0/vgamod/cursor_on_v  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s0/vgamod/v_count[8]_v_count[3]_AND_899_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/cursor_on_v_715 )
  );
  FD   \s0/vgamod/vga0_rw  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s2/rdy_wait_38 ),
    .Q(\s0/vgamod/vga0_rw_722 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_747 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_749 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_749 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_747 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_751 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_751 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_749 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_753 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_753 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_751 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_755 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_755 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_753 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_757 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_757 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_755 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_759 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_759 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_757 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_761 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_761 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_759 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_763 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_763 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_761 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_765 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_765 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_763 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_767 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_767 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_765 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_769 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_769 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_767 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_771 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_771 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_769 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_773 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_773 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_771 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<1>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_775 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_775 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_773 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<0>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7752 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7749 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_775 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_777 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15>1 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_779 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_779 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_777 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_781 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_781 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_779 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_783 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_783 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_781 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_785 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_785 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_783 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_787 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_787 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_785 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_789 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_789 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_787 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_791 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_791 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_789 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_793 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_793 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_791 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_795 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_795 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_793 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_797 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_797 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_795 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_799 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_799 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_797 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_801 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_801 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_799 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_803 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_803 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_801 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<1>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7750 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7750 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_803 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_804 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_806 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_806 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_804 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_808 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_808 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_806 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_810 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_810 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_808 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_812 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_812 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_810 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_814 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_814 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_812 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_816 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_816 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_814 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_818 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_818 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_816 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_820 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_820 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_818 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_822 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_822 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_820 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_824 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_824 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_822 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_826 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_826 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_824 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_828 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_828 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_826 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_830 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_830 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_828 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<1>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_831 ),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7751 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>  (
    .CI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_831 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7751 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_830 )
  );
  XORCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<0>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7749 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [0])
  );
  MUXCY   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7752 ),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_831 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_833 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>1 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_835 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_835 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_833 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_837 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_837 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_835 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_839 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_839 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_837 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_841 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_841 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_839 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_843 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_843 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_841 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_845 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_845 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_843 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_847 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_847 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_845 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_849 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_849 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_847 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_851 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_851 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_849 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_853 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_853 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_851 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_855 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_855 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_853 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_857 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_857 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_855 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_859 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_859 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_857 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<1>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7753 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7753 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_859 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_860 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>2 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_862 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_862 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_860 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_864 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_864 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_862 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_866 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_866 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_864 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_868 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_868 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_866 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_870 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_870 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_868 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_872 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_872 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_870 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_874 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_874 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_872 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_876 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_876 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_874 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_878 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_878 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_876 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_880 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_880 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_878 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_882 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_882 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_880 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_884 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_884 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_882 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_886 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_886 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_884 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<1>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_887 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7754 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_887 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7754 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_886 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<0>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7756 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [0])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7755 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_887 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_888 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_890 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_890 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_888 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_892 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_892 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_890 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_894 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_894 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_892 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_896 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_896 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_894 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_898 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_898 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_896 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_900 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_900 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_898 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_902 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_902 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_900 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_904 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_904 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_902 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_906 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_906 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_904 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_908 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_908 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_906 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_910 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_910 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_908 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_912 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_912 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_910 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_914 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_914 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_912 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<1>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_916 ),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>  (
    .CI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_916 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_914 )
  );
  XORCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<0>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7755 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0])
  );
  MUXCY   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7756 ),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_916 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_917 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_919 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_919 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<14>_917 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_921 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_921 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<13>_919 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_923 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_923 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<12>_921 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_925 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_925 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<11>_923 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_927 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_927 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<10>_925 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_929 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_929 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<9>_927 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_931 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_931 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<8>_929 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_933 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_933 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<7>_931 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_935 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_935 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<6>_933 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_937 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_937 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<5>_935 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_939 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_939 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<4>_937 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_941 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_941 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<3>_939 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_943 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_943 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<2>_941 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<1>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_944 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7757 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_944 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7757 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_943 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_xor<0>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7760 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [0])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7758 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_944 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_946 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15>1 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_948 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_948 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<14>_946 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_950 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_950 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<13>_948 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_952 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_952 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<12>_950 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_954 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_954 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<11>_952 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_956 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_956 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<10>_954 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_958 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_958 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<9>_956 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_960 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_960 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<8>_958 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_962 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_962 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<7>_960 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_964 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_964 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<6>_962 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_966 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_966 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<5>_964 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_968 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_968 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<4>_966 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_970 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_970 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<3>_968 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_972 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_972 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<2>_970 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_xor<1>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7759 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7759 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_972 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<15>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_973 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [15])
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<14>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_975 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [14])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_975 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<14>_973 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<13>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_977 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [13])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_977 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<13>_975 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<12>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_979 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [12])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_979 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<12>_977 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<11>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_981 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [11])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_981 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<11>_979 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<10>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_983 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [10])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_983 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<10>_981 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<9>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_985 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [9])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_985 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<9>_983 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<8>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_987 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [8])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_987 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<8>_985 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<7>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_989 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [7])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_989 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<7>_987 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<6>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_991 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [6])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_991 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<6>_989 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<5>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_993 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [5])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_993 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<5>_991 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<4>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_995 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [4])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_995 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<4>_993 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<3>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_997 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [3])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_997 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<3>_995 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<2>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_999 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [2])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_999 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<2>_997 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<1>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_1001 ),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [1])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>  (
    .CI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_1001 ),
    .DI(pwr_good),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<1>_999 )
  );
  XORCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_xor<0>  (
    .CI(pwr_good),
    .LI(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7758 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0])
  );
  MUXCY   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7760 ),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_1001 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_0  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_22_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_0_1051 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_2  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_18_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_2_1053 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_3  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_16_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_3_1054 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_1  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_20_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_1_1052 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_4  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_14_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_4_1055 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_5  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_12_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_5_1056 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_6  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_10_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_6_1057 )
  );
  LDC   \s8/i8253/vcs/C2/READ/DREG_7  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_8_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/DREG_7_1058 )
  );
  LDC   \s8/i8253/vcs/C2/READ/CLRREADLSB  (
    .CLR(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C2/READ/MODE[5]_READLSB_Mux_24_o ),
    .G(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C2/READ/CLRREADLSB_1050 )
  );
  LDCP   \s8/i8253/vcs/C2/READ/READLSB  (
    .CLR(\s8/i8253/vcs/C2/READ/MODEWRITE_GND_243_o_AND_807_o ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .G(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .PRE(\s8/i8253/vcs/C2/MODEWRITE ),
    .Q(\s8/i8253/vcs/C2/READ/READLSB_1049 )
  );
  FDCP   \s8/i8253/vcs/C2/CNTREG/LOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .CLR(\s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_844_o ),
    .D(\s8/i8253/vcs/C2/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .PRE(\s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_843_o ),
    .Q(\s8/i8253/vcs/C2/CNTREG/LOAD_1018 )
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/OUTEN  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0072_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(pwr_good),
    .Q(\s8/i8253/vcs/C2/CNTREG/OUTEN_1019 )
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_7  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[7]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [7])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_6  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[6]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [6])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [5])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [4])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [3])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [2])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [1])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTMSB_0  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[0]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [0])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_7  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[7]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [7])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_6  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[6]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [6])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [5])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [4])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [3])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [2])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [1])
  );
  FDCE   \s8/i8253/vcs/C2/CNTREG/COUNTLSB_0  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C2/MODEWRITE ),
    .D(xd[0]),
    .Q(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [0])
  );
  FDRS #(
    .INIT ( 1'b0 ))
  \s8/i8253/vcs/C2/CNTREG/lsbflag  (
    .C(xiow_n_BUFG_88),
    .D(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .R(\s8/i8253/vcs/C2/CNTREG/_n0069 ),
    .S(\s8/i8253/vcs/C2/CNTREG/SEL_lsbflag_AND_831_o ),
    .Q(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 )
  );
  FDE   \s8/i8253/vcs/C2/MODEREG/MODE_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C2/MODEREG/MODE [5])
  );
  FDE   \s8/i8253/vcs/C2/MODEREG/MODE_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C2/MODEREG/MODE [4])
  );
  FDE   \s8/i8253/vcs/C2/MODEREG/MODE_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C2/MODEREG/MODE [3])
  );
  FDE   \s8/i8253/vcs/C2/MODEREG/MODE_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C2/MODEREG/MODE [2])
  );
  FDE   \s8/i8253/vcs/C2/MODEREG/MODE_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C2/MODEREG/MODE [1])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_15  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [15])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_14  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [14])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_13  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [13])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_12  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [12])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_11  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [11])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_10  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [10])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_9  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [9])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_8  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [8])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_7  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [7])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_6  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [6])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_5  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [5])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_4  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [4])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_3  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [3])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_2  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_1  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1])
  );
  FDE   \s8/i8253/vcs/C2/DOWNCNTR/COUNT_0  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0])
  );
  FDCE   \s8/i8253/vcs/C2/DOWNCNTR/VGATE  (
    .C(\s9/i8255/pb_0_76 ),
    .CE(\s9/i8255/pb_0_76 ),
    .CLR(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .D(pwr_good),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/VGATE_1143 )
  );
  FDCE   \s8/i8253/vcs/C2/DOWNCNTR/VLOADCNT  (
    .C(\s8/i8253/vcs/C2/LOADCNT ),
    .CE(\s8/i8253/vcs/C2/LOADCNT ),
    .CLR(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .D(pwr_good),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/VLOADCNT_1146 )
  );
  FDS   \s8/i8253/vcs/C2/DOWNCNTR/LOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s8/i8253/vcs/C2/DOWNCNTR/VGATE_GND_267_o_AND_850_o ),
    .S(\s8/i8253/vcs/C2/DOWNCNTR/VLOADCNT_1146 ),
    .Q(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 )
  );
  FDR_1   \s8/i8253/vcs/C2/OUTCTRL/CLRTRIG  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s8/i8253/vcs/C2/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o ),
    .R(\s8/i8253/vcs/C2/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C2/OUTCTRL/CLRTRIG_1157 )
  );
  FDR_1   \s8/i8253/vcs/C2/OUTCTRL/RELOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s8/i8253/vcs/C2/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o ),
    .R(\s8/i8253/vcs/C2/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C2/OUTCTRL/RELOAD_1043 )
  );
  FDRSE_1   \s8/i8253/vcs/C2/OUTCTRL/OUT  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C2/OUTCTRL/_n0106_inv ),
    .D(\s8/i8253/vcs/C2/OUTCTRL/MODE[3]_OUT_Mux_9_o ),
    .R(\s8/i8253/vcs/C2/OUTCTRL/_n0072 ),
    .S(\s8/i8253/vcs/C2/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 )
  );
  FDCP   \s8/i8253/vcs/C2/OUTCTRL/TRIG  (
    .C(\s8/i8253/vcs/C2/MODETRIG ),
    .CLR(\s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_854_o ),
    .D(\s8/i8253/vcs/C2/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ),
    .PRE(\s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_853_o ),
    .Q(\s8/i8253/vcs/C2/OUTCTRL/TRIG_1156 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_0  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_22_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_0_1208 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_2  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_18_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_2_1210 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_3  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_16_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_3_1211 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_1  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_20_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_1_1209 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_4  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_14_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_4_1212 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_5  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_12_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_5_1213 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_6  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_10_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_6_1214 )
  );
  LDC   \s8/i8253/vcs/C1/READ/DREG_7  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_8_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/DREG_7_1215 )
  );
  LDC   \s8/i8253/vcs/C1/READ/CLRREADLSB  (
    .CLR(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C1/READ/MODE[5]_READLSB_Mux_24_o ),
    .G(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C1/READ/CLRREADLSB_1207 )
  );
  LDCP   \s8/i8253/vcs/C1/READ/READLSB  (
    .CLR(\s8/i8253/vcs/C1/READ/MODEWRITE_GND_243_o_AND_807_o ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .G(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .PRE(\s8/i8253/vcs/C1/MODEWRITE ),
    .Q(\s8/i8253/vcs/C1/READ/READLSB_1206 )
  );
  FDCP   \s8/i8253/vcs/C1/CNTREG/LOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .CLR(\s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_844_o ),
    .D(\s8/i8253/vcs/C1/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .PRE(\s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_843_o ),
    .Q(\s8/i8253/vcs/C1/CNTREG/LOAD_1175 )
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/OUTEN  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0072_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(pwr_good),
    .Q(\s8/i8253/vcs/C1/CNTREG/OUTEN_1176 )
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_7  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[7]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [7])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_6  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[6]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [6])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [5])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [4])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [3])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [2])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [1])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTMSB_0  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[0]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [0])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_7  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[7]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [7])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_6  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[6]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [6])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [5])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [4])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [3])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [2])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [1])
  );
  FDCE   \s8/i8253/vcs/C1/CNTREG/COUNTLSB_0  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C1/MODEWRITE ),
    .D(xd[0]),
    .Q(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [0])
  );
  FDRS #(
    .INIT ( 1'b0 ))
  \s8/i8253/vcs/C1/CNTREG/lsbflag  (
    .C(xiow_n_BUFG_88),
    .D(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .R(\s8/i8253/vcs/C1/CNTREG/_n0069 ),
    .S(\s8/i8253/vcs/C1/CNTREG/SEL_lsbflag_AND_831_o ),
    .Q(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 )
  );
  FDE   \s8/i8253/vcs/C1/MODEREG/MODE_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C1/MODEREG/MODE [5])
  );
  FDE   \s8/i8253/vcs/C1/MODEREG/MODE_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C1/MODEREG/MODE [4])
  );
  FDE   \s8/i8253/vcs/C1/MODEREG/MODE_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C1/MODEREG/MODE [3])
  );
  FDE   \s8/i8253/vcs/C1/MODEREG/MODE_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C1/MODEREG/MODE [2])
  );
  FDE   \s8/i8253/vcs/C1/MODEREG/MODE_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C1/MODEREG/MODE [1])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_15  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_14  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [14])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_13  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [13])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_12  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [12])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_11  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [11])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_10  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [10])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_9  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [9])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_8  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [8])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_7  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [7])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_6  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [6])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_5  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [5])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_4  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [4])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_3  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [3])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_2  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_1  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1])
  );
  FDE   \s8/i8253/vcs/C1/DOWNCNTR/COUNT_0  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0])
  );
  FDCE   \s8/i8253/vcs/C1/DOWNCNTR/VLOADCNT  (
    .C(\s8/i8253/vcs/C1/LOADCNT ),
    .CE(\s8/i8253/vcs/C1/LOADCNT ),
    .CLR(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .D(pwr_good),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/VLOADCNT_1300 )
  );
  FDS   \s8/i8253/vcs/C1/DOWNCNTR/LOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C1/DOWNCNTR/VLOADCNT_1300 ),
    .Q(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 )
  );
  FDR_1   \s8/i8253/vcs/C1/OUTCTRL/CLRTRIG  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s8/i8253/vcs/C1/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o ),
    .R(\s8/i8253/vcs/C1/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C1/OUTCTRL/CLRTRIG_1312 )
  );
  FDR_1   \s8/i8253/vcs/C1/OUTCTRL/RELOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s8/i8253/vcs/C1/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o ),
    .R(\s8/i8253/vcs/C1/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C1/OUTCTRL/RELOAD_1200 )
  );
  FDRSE_1   \s8/i8253/vcs/C1/OUTCTRL/OUT  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C1/OUTCTRL/_n0106_inv ),
    .D(\s8/i8253/vcs/C1/OUTCTRL/MODE[3]_OUT_Mux_9_o ),
    .R(\s8/i8253/vcs/C1/OUTCTRL/_n0072 ),
    .S(\s8/i8253/vcs/C1/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 )
  );
  FDCP   \s8/i8253/vcs/C1/OUTCTRL/TRIG  (
    .C(\s8/i8253/vcs/C1/MODETRIG ),
    .CLR(\s8/i8253/vcs/C1/OUTCTRL/GATE_TRIG_AND_854_o ),
    .D(\s8/i8253/vcs/C1/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ),
    .PRE(\s8/i8253/vcs/C1/OUTCTRL/TRIG_GND_268_o_MUX_3429_o ),
    .Q(\s8/i8253/vcs/C1/OUTCTRL/TRIG_1311 )
  );
  FDCP   \s8/i8253/vcs/C0/OUTCTRL/TRIG  (
    .C(\s8/i8253/vcs/C0/MODETRIG ),
    .CLR(\s8/i8253/vcs/C0/OUTCTRL/GATE_TRIG_AND_854_o ),
    .D(\s8/i8253/vcs/C0/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ),
    .PRE(\s8/i8253/vcs/C0/OUTCTRL/TRIG_GND_268_o_MUX_3429_o ),
    .Q(\s8/i8253/vcs/C0/OUTCTRL/TRIG_1316 )
  );
  FDRSE_1   \s8/i8253/vcs/C0/OUTCTRL/OUT  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(\s8/i8253/vcs/C0/OUTCTRL/_n0106_inv ),
    .D(\s8/i8253/vcs/C0/OUTCTRL/MODE[3]_OUT_Mux_9_o ),
    .R(\s8/i8253/vcs/C0/OUTCTRL/_n0072 ),
    .S(\s8/i8253/vcs/C0/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 )
  );
  FDR_1   \s8/i8253/vcs/C0/OUTCTRL/RELOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s8/i8253/vcs/C0/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o ),
    .R(\s8/i8253/vcs/C0/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C0/OUTCTRL/RELOAD_1469 )
  );
  FDR_1   \s8/i8253/vcs/C0/OUTCTRL/CLRTRIG  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s8/i8253/vcs/C0/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o ),
    .R(\s8/i8253/vcs/C0/OUTCTRL/SETOUT__inv ),
    .Q(\s8/i8253/vcs/C0/OUTCTRL/CLRTRIG_1315 )
  );
  FDS   \s8/i8253/vcs/C0/DOWNCNTR/LOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s8/i8253/vcs/C0/DOWNCNTR/VLOADCNT_1327 ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 )
  );
  FDCE   \s8/i8253/vcs/C0/DOWNCNTR/VLOADCNT  (
    .C(\s8/i8253/vcs/C0/LOADCNT ),
    .CE(\s8/i8253/vcs/C0/LOADCNT ),
    .CLR(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .D(pwr_good),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/VLOADCNT_1327 )
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_0  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_1  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_2  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_3  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [3])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_4  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [4])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_5  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [5])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_6  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [6])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_7  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [7])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_8  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [8])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_9  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [9])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_10  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [10])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_11  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [11])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_12  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [12])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_13  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [13])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_14  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [14])
  );
  FDE   \s8/i8253/vcs/C0/DOWNCNTR/COUNT_15  (
    .C(\s8/pclka_BUFG_448 ),
    .CE(pwr_good),
    .D(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> ),
    .Q(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15])
  );
  FDE   \s8/i8253/vcs/C0/MODEREG/MODE_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C0/MODEREG/MODE [1])
  );
  FDE   \s8/i8253/vcs/C0/MODEREG/MODE_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C0/MODEREG/MODE [2])
  );
  FDE   \s8/i8253/vcs/C0/MODEREG/MODE_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C0/MODEREG/MODE [3])
  );
  FDE   \s8/i8253/vcs/C0/MODEREG/MODE_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C0/MODEREG/MODE [4])
  );
  FDE   \s8/i8253/vcs/C0/MODEREG/MODE_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C0/MODEREG/MODE [5])
  );
  FDRS #(
    .INIT ( 1'b0 ))
  \s8/i8253/vcs/C0/CNTREG/lsbflag  (
    .C(xiow_n_BUFG_88),
    .D(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .R(\s8/i8253/vcs/C0/CNTREG/_n0069 ),
    .S(\s8/i8253/vcs/C0/CNTREG/SEL_lsbflag_AND_831_o ),
    .Q(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 )
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_0  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[0]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [0])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [1])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [2])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [3])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [4])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [5])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_6  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[6]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [6])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTLSB_7  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0078_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[7]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [7])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_0  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[0]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [0])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_1  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[1]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [1])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_2  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[2]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [2])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_3  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[3]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [3])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_4  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[4]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [4])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_5  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[5]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [5])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_6  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[6]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [6])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/COUNTMSB_7  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0075_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(xd[7]),
    .Q(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [7])
  );
  FDCE   \s8/i8253/vcs/C0/CNTREG/OUTEN  (
    .C(xiow_n_BUFG_88),
    .CE(\s8/i8253/vcs/C0/CNTREG/_n0072_inv ),
    .CLR(\s8/i8253/vcs/C0/MODEWRITE ),
    .D(pwr_good),
    .Q(\s8/i8253/vcs/C0/CNTREG/OUTEN_1445 )
  );
  FDCP   \s8/i8253/vcs/C0/CNTREG/LOAD  (
    .C(\s8/pclka_BUFG_448 ),
    .CLR(\s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_844_o ),
    .D(\s8/i8253/vcs/C0/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .PRE(\s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_843_o ),
    .Q(\s8/i8253/vcs/C0/CNTREG/LOAD_1444 )
  );
  LDCP   \s8/i8253/vcs/C0/READ/READLSB  (
    .CLR(\s8/i8253/vcs/C0/READ/MODEWRITE_GND_243_o_AND_807_o ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .G(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .PRE(\s8/i8253/vcs/C0/MODEWRITE ),
    .Q(\s8/i8253/vcs/C0/READ/READLSB_1423 )
  );
  LDC   \s8/i8253/vcs/C0/READ/CLRREADLSB  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_READLSB_Mux_24_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/CLRREADLSB_1422 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_7  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_8_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_7_1414 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_6  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_10_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_6_1415 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_5  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_12_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_5_1416 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_4  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_14_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_4_1417 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_1  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_20_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_1_1420 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_3  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_16_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_3_1418 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_2  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_18_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_2_1419 )
  );
  LDC   \s8/i8253/vcs/C0/READ/DREG_0  (
    .CLR(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .D(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_22_o ),
    .G(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o ),
    .Q(\s8/i8253/vcs/C0/READ/DREG_0_1421 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<15>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<14>_1472 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<15>_1471 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<15> )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<14>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<13>_1474 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<14>_1473 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<14> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<14>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<13>_1474 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<14> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<14>_1473 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<14>_1472 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<13>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<12>_1476 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<13>_1475 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<13> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<13>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<12>_1476 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<13> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<13>_1475 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<13>_1474 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<12>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<11>_1478 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<12>_1477 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<12> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<12>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<11>_1478 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<12> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<12>_1477 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<12>_1476 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<11>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<10>_1480 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<11>_1479 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<11> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<11>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<10>_1480 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<11> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<11>_1479 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<11>_1478 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<10>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<9>_1482 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<10>_1481 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<10> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<10>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<9>_1482 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<10> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<10>_1481 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<10>_1480 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<9>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<8>_1484 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<9>_1483 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<9> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<9>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<8>_1484 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<9> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<9>_1483 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<9>_1482 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<8>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<7>_1486 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<8>_1485 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<8> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<8>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<7>_1486 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<8> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<8>_1485 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<8>_1484 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<7>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<6>_1488 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<7>_1487 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<7> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<7>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<6>_1488 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<7> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<7>_1487 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<7>_1486 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<6>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<5>_1490 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<6>_1489 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<6> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<6>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<5>_1490 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<6> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<6>_1489 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<6>_1488 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<5>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<4>_1492 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<5>_1491 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<5> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<5>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<4>_1492 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<5> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<5>_1491 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<5>_1490 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<4>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<3>_1494 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<4>_1493 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<4> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<4>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<3>_1494 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<4> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<4>_1493 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<4>_1492 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<3>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<2>_1496 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<3>_1495 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<3> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<3>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<2>_1496 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<3> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<3>_1495 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<3>_1494 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<2>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<1>_1498 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<2>_1497 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<2> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<2>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<1>_1498 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<2> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<2>_1497 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<2>_1496 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<1>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<0>_1500 ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<1>_1499 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<1> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<1>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<0>_1500 ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<1> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<1>_1499 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<1>_1498 )
  );
  XORCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_xor<0>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_AS_inv ),
    .LI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<0>_1501 ),
    .O(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<0> )
  );
  MUXCY   \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<0>  (
    .CI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_AS_inv ),
    .DI(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<0> ),
    .S(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<0>_1501 ),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_cy<0>_1500 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<15>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<14>_1505 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<15> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [15])
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<14>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<13>_1507 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<14> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [14])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<14>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<13>_1507 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<14> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<14>_1505 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<13>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<12>_1509 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<13> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [13])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<13>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<12>_1509 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<13> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<13>_1507 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<12>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<11>_1511 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<12> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [12])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<12>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<11>_1511 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<12> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<12>_1509 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<11>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<10>_1513 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<11> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [11])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<11>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<10>_1513 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<11> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<11>_1511 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<10>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<9>_1515 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<10> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [10])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<10>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<9>_1515 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<10> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<10>_1513 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<9>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<8>_1517 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<9> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [9])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<9>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<8>_1517 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<9> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<9>_1515 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<8>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<7>_1519 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<8> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [8])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<8>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<7>_1519 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<8> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<8>_1517 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<7>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<6>_1521 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<7> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [7])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<7>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<6>_1521 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<7> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<7>_1519 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<6>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<5>_1523 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<6> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [6])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<6>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<5>_1523 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<6> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<6>_1521 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<5>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<4>_1525 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<5> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [5])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<5>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<4>_1525 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<5> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<5>_1523 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<4>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<3>_1527 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<4> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [4])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<4>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<3>_1527 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<4> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<4>_1525 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<3>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<2>_1529 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<3> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [3])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<3>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<2>_1529 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<3> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<3>_1527 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<2>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<1>_1531 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<2> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [2])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<2>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<1>_1531 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<2> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<2>_1529 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<1>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_1533 ),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<1> ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [1])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<1>  (
    .CI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_1533 ),
    .DI(pwr_good),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<1> ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<1>_1531 )
  );
  XORCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_xor<0>  (
    .CI(pwr_good),
    .LI(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_rt_7761 ),
    .O(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [0])
  );
  MUXCY   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_rt_7761 ),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_1533 )
  );
  FDR   \s4/i8237/state_FSM_FFd2  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state_FSM_FFd2-In1 ),
    .R(\s4/i8237/mast_clr_0 ),
    .Q(\s4/i8237/state_FSM_FFd2_1759 )
  );
  FDR   \s4/i8237/state_FSM_FFd3  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state_FSM_FFd3-In2_1537 ),
    .R(\s4/i8237/mast_clr_0 ),
    .Q(\s4/i8237/state_FSM_FFd3_1758 )
  );
  FDR   \s4/i8237/state_FSM_FFd1  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state_FSM_FFd1-In1 ),
    .R(\s4/i8237/mast_clr_0 ),
    .Q(\s4/i8237/state_FSM_FFd1_1760 )
  );
  FDR   \s4/i8237/adstb  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_GND_144_o_MUX_3273_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/adstb_114 )
  );
  FDS   \s4/i8237/dack_1  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_PWR_67_o_mux_176_OUT<1> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/dack [1])
  );
  FDS   \s4/i8237/dack_0  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_PWR_67_o_mux_176_OUT<0> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/dack [0])
  );
  FDR   \s4/i8237/memw  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_GND_144_o_MUX_3275_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/memw_1762 )
  );
  FDR   \s4/i8237/memr  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_GND_144_o_MUX_3274_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/memr_1763 )
  );
  FDR   \s4/i8237/hrq  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_GND_144_o_MUX_3271_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/hrq_115 )
  );
  FD   \s4/i8237/db_7  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<7> ),
    .Q(\s4/i8237/db [7])
  );
  FD   \s4/i8237/db_6  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<6> ),
    .Q(\s4/i8237/db [6])
  );
  FD   \s4/i8237/db_5  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<5> ),
    .Q(\s4/i8237/db [5])
  );
  FD   \s4/i8237/db_4  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<4> ),
    .Q(\s4/i8237/db [4])
  );
  FD   \s4/i8237/db_3  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<3> ),
    .Q(\s4/i8237/db [3])
  );
  FD   \s4/i8237/db_2  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<2> ),
    .Q(\s4/i8237/db [2])
  );
  FD   \s4/i8237/db_1  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<1> ),
    .Q(\s4/i8237/db [1])
  );
  FD   \s4/i8237/db_0  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<0> ),
    .Q(\s4/i8237/db [0])
  );
  FD   \s4/i8237/a7_4_3  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [7]),
    .Q(\s4/i8237/a7_4 [3])
  );
  FD   \s4/i8237/a7_4_2  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [6]),
    .Q(\s4/i8237/a7_4 [2])
  );
  FD   \s4/i8237/a7_4_1  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [5]),
    .Q(\s4/i8237/a7_4 [1])
  );
  FD   \s4/i8237/a7_4_0  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [4]),
    .Q(\s4/i8237/a7_4 [0])
  );
  FD   \s4/i8237/a3_0_3  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [3]),
    .Q(\s4/i8237/a3_0 [3])
  );
  FD   \s4/i8237/a3_0_2  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [2]),
    .Q(\s4/i8237/a3_0 [2])
  );
  FD   \s4/i8237/a3_0_1  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [1]),
    .Q(\s4/i8237/a3_0 [1])
  );
  FD   \s4/i8237/a3_0_0  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/curr_addr [0]),
    .Q(\s4/i8237/a3_0 [0])
  );
  FDRE   \s4/i8237/curr_addr_15  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<15> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [15])
  );
  FDRE   \s4/i8237/curr_addr_14  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<14> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [14])
  );
  FDRE   \s4/i8237/curr_addr_13  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<13> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [13])
  );
  FDRE   \s4/i8237/curr_addr_12  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<12> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [12])
  );
  FDRE   \s4/i8237/curr_addr_11  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<11> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [11])
  );
  FDRE   \s4/i8237/curr_addr_10  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<10> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [10])
  );
  FDRE   \s4/i8237/curr_addr_9  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<9> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [9])
  );
  FDRE   \s4/i8237/curr_addr_8  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<8> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [8])
  );
  FDRE   \s4/i8237/curr_addr_7  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [7])
  );
  FDRE   \s4/i8237/curr_addr_6  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [6])
  );
  FDRE   \s4/i8237/curr_addr_5  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [5])
  );
  FDRE   \s4/i8237/curr_addr_4  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [4])
  );
  FDRE   \s4/i8237/curr_addr_3  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [3])
  );
  FDRE   \s4/i8237/curr_addr_2  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [2])
  );
  FDRE   \s4/i8237/curr_addr_1  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [1])
  );
  FDRE   \s4/i8237/curr_addr_0  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0556_inv ),
    .D(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_addr [0])
  );
  FDR   \s4/i8237/adstb_needed  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_GND_144_o_MUX_3278_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/adstb_needed_1761 )
  );
  FDRE   \s4/i8237/curr_word_15  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<15> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [15])
  );
  FDRE   \s4/i8237/curr_word_14  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<14> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [14])
  );
  FDRE   \s4/i8237/curr_word_13  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<13> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [13])
  );
  FDRE   \s4/i8237/curr_word_12  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<12> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [12])
  );
  FDRE   \s4/i8237/curr_word_11  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<11> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [11])
  );
  FDRE   \s4/i8237/curr_word_10  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<10> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [10])
  );
  FDRE   \s4/i8237/curr_word_9  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<9> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [9])
  );
  FDRE   \s4/i8237/curr_word_8  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<8> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [8])
  );
  FDRE   \s4/i8237/curr_word_7  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [7])
  );
  FDRE   \s4/i8237/curr_word_6  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [6])
  );
  FDRE   \s4/i8237/curr_word_5  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [5])
  );
  FDRE   \s4/i8237/curr_word_4  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [4])
  );
  FDRE   \s4/i8237/curr_word_3  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [3])
  );
  FDRE   \s4/i8237/curr_word_2  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [2])
  );
  FDRE   \s4/i8237/curr_word_1  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [1])
  );
  FDRE   \s4/i8237/curr_word_0  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0590_inv ),
    .D(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/curr_word [0])
  );
  FD   \s4/i8237/ior  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/state[2]_Z_48_o_Mux_157_o ),
    .Q(\s4/i8237/ior_1775 )
  );
  FDRE   \s4/i8237/command_7  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0657_inv ),
    .D(\s4/i8237/state[2]_GND_144_o_mux_177_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/command [7])
  );
  FDRE   \s4/i8237/command_6  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0657_inv ),
    .D(\s4/i8237/state[2]_GND_144_o_mux_177_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/command [6])
  );
  FDRE   \s4/i8237/base_addr_15  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<15> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [15])
  );
  FDRE   \s4/i8237/base_addr_14  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<14> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [14])
  );
  FDRE   \s4/i8237/base_addr_13  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<13> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [13])
  );
  FDRE   \s4/i8237/base_addr_12  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<12> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [12])
  );
  FDRE   \s4/i8237/base_addr_11  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<11> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [11])
  );
  FDRE   \s4/i8237/base_addr_10  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<10> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [10])
  );
  FDRE   \s4/i8237/base_addr_9  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<9> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [9])
  );
  FDRE   \s4/i8237/base_addr_8  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<8> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [8])
  );
  FDRE   \s4/i8237/base_addr_7  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [7])
  );
  FDRE   \s4/i8237/base_addr_6  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [6])
  );
  FDRE   \s4/i8237/base_addr_5  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [5])
  );
  FDRE   \s4/i8237/base_addr_4  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [4])
  );
  FDRE   \s4/i8237/base_addr_3  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [3])
  );
  FDRE   \s4/i8237/base_addr_2  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [2])
  );
  FDRE   \s4/i8237/base_addr_1  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [1])
  );
  FDRE   \s4/i8237/base_addr_0  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0606_inv_1542 ),
    .D(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_addr [0])
  );
  FDRE   \s4/i8237/base_word_15  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<15> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [15])
  );
  FDRE   \s4/i8237/base_word_14  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<14> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [14])
  );
  FDRE   \s4/i8237/base_word_13  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<13> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [13])
  );
  FDRE   \s4/i8237/base_word_12  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<12> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [12])
  );
  FDRE   \s4/i8237/base_word_11  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<11> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [11])
  );
  FDRE   \s4/i8237/base_word_10  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<10> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [10])
  );
  FDRE   \s4/i8237/base_word_9  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<9> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [9])
  );
  FDRE   \s4/i8237/base_word_8  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<8> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [8])
  );
  FDRE   \s4/i8237/base_word_7  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [7])
  );
  FDRE   \s4/i8237/base_word_6  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [6])
  );
  FDRE   \s4/i8237/base_word_5  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [5])
  );
  FDRE   \s4/i8237/base_word_4  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [4])
  );
  FDRE   \s4/i8237/base_word_3  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [3])
  );
  FDRE   \s4/i8237/base_word_2  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [2])
  );
  FDRE   \s4/i8237/base_word_1  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [1])
  );
  FDRE   \s4/i8237/base_word_0  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0622_inv ),
    .D(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/base_word [0])
  );
  FDRE   \s4/i8237/ff  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0719_inv ),
    .D(\s4/i8237/state[2]_GND_144_o_MUX_3276_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/ff_1685 )
  );
  FDRE   \s4/i8237/mode_5  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0698_inv ),
    .D(xd[7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/mode [5])
  );
  FDRE   \s4/i8237/mode_4  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0698_inv ),
    .D(xd[6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/mode [4])
  );
  FDRE   \s4/i8237/mode_3  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0698_inv ),
    .D(xd[5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/mode [3])
  );
  FDRE   \s4/i8237/mode_2  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0698_inv ),
    .D(xd[4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/mode [2])
  );
  FDRE   \s4/i8237/mode_1  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0698_inv ),
    .D(xd[3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/mode [1])
  );
  FDRE   \s4/i8237/mode_0  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0698_inv ),
    .D(xd[2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/mode [0])
  );
  FDRE   \s4/i8237/mast_clr  (
    .C(dclk_BUFG_44),
    .CE(\s4/i8237/_n0754_inv ),
    .D(\s4/i8237/state[2]_GND_144_o_MUX_3277_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s4/i8237/mast_clr_1684 )
  );
  FD   \s4/i8237/reset_clk_DFF_1947  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/reset_mast_clr_AND_739_o1 ),
    .Q(\s4/i8237/reset_clk_DFF_1947_1768 )
  );
  FD   \s4/i8237/reset_clk_DFF_1940  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/reset_mast_clr_AND_742_o ),
    .Q(\s4/i8237/reset_clk_DFF_1940_1773 )
  );
  FD   \s4/i8237/reset_clk_DFF_1938  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/reset_mast_clr_AND_739_o ),
    .Q(\s4/i8237/reset_clk_DFF_1938_1774 )
  );
  FD   \s4/i8237/reset_clk_DFF_1929  (
    .C(dclk_BUFG_44),
    .D(\s4/i8237/reset_mast_clr_AND_694_o ),
    .Q(\s4/i8237/reset_clk_DFF_1929_1776 )
  );
  LDE   \s4/ls6700/q0_3  (
    .D(xd[3]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0114 ),
    .Q(\s4/ls6700/q0_3_1786 )
  );
  LDE   \s4/ls6700/q3_0  (
    .D(xd[0]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0126 ),
    .Q(\s4/ls6700/q3_0_1787 )
  );
  LDE   \s4/ls6700/q3_2  (
    .D(xd[2]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0126 ),
    .Q(\s4/ls6700/q3_2_1789 )
  );
  LDE   \s4/ls6700/q3_3  (
    .D(xd[3]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0126 ),
    .Q(\s4/ls6700/q3_3_1790 )
  );
  LDE   \s4/ls6700/q3_1  (
    .D(xd[1]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0126 ),
    .Q(\s4/ls6700/q3_1_1788 )
  );
  LDE   \s4/ls6700/q0_0  (
    .D(xd[0]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0114 ),
    .Q(\s4/ls6700/q0_0_1791 )
  );
  LDE   \s4/ls6700/q0_1  (
    .D(xd[1]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0114 ),
    .Q(\s4/ls6700/q0_1_1792 )
  );
  LDE   \s4/ls6700/q0_2  (
    .D(xd[2]),
    .G(wrt_dma_pg_reg_n),
    .GE(\s4/ls6700/_n0114 ),
    .Q(\s4/ls6700/q0_2_1793 )
  );
  FDRS   \s6/pck_n  (
    .C(xmemr_n),
    .D(\s6/ind_PWR_135_o_MUX_3376_o ),
    .R(\s6/pck_n_enb_ram_pck_AND_780_o ),
    .S(\s6/pck_n_enb_ram_pck_AND_781_o ),
    .Q(\s6/pck_n_103 )
  );
  FDRSE   \s1/i8088/tcore/nmir  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/nmia_old_1927 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .R(\s2/rdy_wait_38 ),
    .S(\s1/i8088/tcore/nmi_nmi_old_AND_598_o ),
    .Q(\s1/i8088/tcore/nmir_1924 )
  );
  FDR   \s1/i8088/tcore/hlt_op_old  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec_st ),
    .R(\s1/i8088/tcore/opcode[7]_PWR_5_o_equal_5_o_0 ),
    .Q(\s1/i8088/tcore/hlt_op_old_1926 )
  );
  FDR   \s1/i8088/tcore/nmia_old  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/nmia_1989 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/nmia_old_1927 )
  );
  FDRSE   \s1/i8088/tcore/hlt  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/hlt_out ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .R(\s2/rdy_wait_38 ),
    .S(\s1/i8088/tcore/hlt_in ),
    .Q(\s1/i8088/tcore/hlt_1925 )
  );
  FDR   \s1/i8088/tcore/nmi_old  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(nmi),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/nmi_old_1928 )
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<19>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [18]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_7938 ),
    .O(\s1/i8088/tcore/pc [19])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<18>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [17]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_7762 ),
    .O(\s1/i8088/tcore/pc [18])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<18>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [17]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_7762 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [18])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<17>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [16]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_7763 ),
    .O(\s1/i8088/tcore/pc [17])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<17>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [16]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_7763 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [17])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<16>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [15]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_7764 ),
    .O(\s1/i8088/tcore/pc [16])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<16>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [15]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_7764 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [16])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<15>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [14]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [15]),
    .O(\s1/i8088/tcore/pc [15])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<15>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [14]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [15]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [15])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<14>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [13]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [14]),
    .O(\s1/i8088/tcore/pc [14])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<14>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [13]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [14]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [14])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<13>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [12]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [13]),
    .O(\s1/i8088/tcore/pc [13])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<13>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [12]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [13]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [13])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<12>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [11]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [12]),
    .O(\s1/i8088/tcore/pc [12])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<12>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [11]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [12]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [12])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<11>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [10]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [11]),
    .O(\s1/i8088/tcore/pc [11])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<11>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [10]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [11]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [11])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<10>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [9]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [10]),
    .O(\s1/i8088/tcore/pc [10])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<10>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [9]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [10]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [10])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<9>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [8]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [9]),
    .O(\s1/i8088/tcore/pc [9])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<9>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [8]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [9]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [9])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<8>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [7]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [8]),
    .O(\s1/i8088/tcore/pc [8])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<8>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [7]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [8]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [8])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<7>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [6]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [7]),
    .O(\s1/i8088/tcore/pc [7])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<7>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [6]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [7]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [7])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<6>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [5]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [6]),
    .O(\s1/i8088/tcore/pc [6])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<6>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [5]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [6]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [6])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<5>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [4]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [5]),
    .O(\s1/i8088/tcore/pc [5])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<5>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [4]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [5]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [5])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [4]),
    .O(\s1/i8088/tcore/pc [4])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [4]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [4])
  );
  FDSE   \s1/i8088/tcore/fetch/state_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state [2])
  );
  FDRE   \s1/i8088/tcore/fetch/state_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state [1])
  );
  FDRE   \s1/i8088/tcore/fetch/state_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state [0])
  );
  FDSE   \s1/i8088/tcore/fetch/opcode_l_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [7])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [6])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [5])
  );
  FDSE   \s1/i8088/tcore/fetch/opcode_l_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [4])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [3])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [2])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [1])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/opcode_l [0])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15> ),
    .Q(\s1/i8088/tcore/fetch/off_l [15])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14> ),
    .Q(\s1/i8088/tcore/fetch/off_l [14])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13> ),
    .Q(\s1/i8088/tcore/fetch/off_l [13])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12> ),
    .Q(\s1/i8088/tcore/fetch/off_l [12])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11> ),
    .Q(\s1/i8088/tcore/fetch/off_l [11])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10> ),
    .Q(\s1/i8088/tcore/fetch/off_l [10])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9> ),
    .Q(\s1/i8088/tcore/fetch/off_l [9])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8> ),
    .Q(\s1/i8088/tcore/fetch/off_l [8])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7> ),
    .Q(\s1/i8088/tcore/fetch/off_l [7])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6> ),
    .Q(\s1/i8088/tcore/fetch/off_l [6])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5> ),
    .Q(\s1/i8088/tcore/fetch/off_l [5])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4> ),
    .Q(\s1/i8088/tcore/fetch/off_l [4])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3> ),
    .Q(\s1/i8088/tcore/fetch/off_l [3])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2> ),
    .Q(\s1/i8088/tcore/fetch/off_l [2])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1> ),
    .Q(\s1/i8088/tcore/fetch/off_l [1])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0> ),
    .Q(\s1/i8088/tcore/fetch/off_l [0])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [7])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [6])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [5])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [4])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [3])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_2126 ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [2])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_2125 ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [1])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [0])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_15_dpot1_8558 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [15])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_14_dpot1_8557 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [14])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_13_dpot1_8556 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [13])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_12_dpot1_8555 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [12])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_11_dpot1_8554 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [11])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_10_dpot1_8553 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [10])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_9_dpot1_8552 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [9])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_8_dpot1_8551 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [8])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_7_dpot1_8550 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [7])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_6_dpot1_8549 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [6])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_5_dpot1_8548 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [5])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_4_dpot1_8547 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [4])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_3_dpot1_8546 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [3])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_2_dpot1_8545 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [2])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_1_dpot1_8544 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [1])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 ),
    .D(\s1/i8088/tcore/fetch/imm_l_0_dpot1_8543 ),
    .Q(\s1/i8088/tcore/fetch/imm_l [0])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<8>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [7]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [8]),
    .O(\s1/i8088/tcore/seq_addr [8])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<7>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7]),
    .O(\s1/i8088/tcore/seq_addr [7])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<7>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6]),
    .DI(\s1/i8088/tcore/decode/seq [7]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [7])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<6>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6]),
    .O(\s1/i8088/tcore/seq_addr [6])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<6>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5]),
    .DI(\s1/i8088/tcore/decode/seq [6]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<5>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5]),
    .O(\s1/i8088/tcore/seq_addr [5])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<5>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4]),
    .DI(\s1/i8088/tcore/decode/seq [5]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<4>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4]),
    .O(\s1/i8088/tcore/seq_addr [4])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<4>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3]),
    .DI(\s1/i8088/tcore/decode/seq [4]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<3>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3]),
    .O(\s1/i8088/tcore/seq_addr [3])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<3>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2]),
    .DI(\s1/i8088/tcore/decode/seq [3]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<2>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2]),
    .O(\s1/i8088/tcore/seq_addr [2])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<2>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1]),
    .DI(\s1/i8088/tcore/decode/seq [2]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<1>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1]),
    .O(\s1/i8088/tcore/seq_addr [1])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<1>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0]),
    .DI(\s1/i8088/tcore/decode/seq [1]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0]),
    .O(\s1/i8088/tcore/seq_addr [0])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/tcore/decode/seq [0]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0])
  );
  FDRE   \s1/i8088/tcore/decode/seq_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq8 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [8])
  );
  FDRE   \s1/i8088/tcore/decode/seq_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq7 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [7])
  );
  FDRE   \s1/i8088/tcore/decode/seq_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq5 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [5])
  );
  FDRE   \s1/i8088/tcore/decode/seq_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq4 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [4])
  );
  FDRE   \s1/i8088/tcore/decode/seq_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq6 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [6])
  );
  FDRE   \s1/i8088/tcore/decode/seq_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq2 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [2])
  );
  FDRE   \s1/i8088/tcore/decode/seq_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq1 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [1])
  );
  FDRE   \s1/i8088/tcore/decode/seq_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq3 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [3])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt4 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_2230 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [4])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt3 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_2230 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [3])
  );
  FDRE   \s1/i8088/tcore/decode/seq_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [0])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt1_2228 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_2230 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [1])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_2230 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [0])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt2 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_2230 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [2])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<8>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [7]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [8]),
    .O(\s1/i8088/tcore/decode/Mcount_seq8 )
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<7>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [6]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [7]),
    .O(\s1/i8088/tcore/decode/Mcount_seq7 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<7>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [7]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [7])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<6>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [5]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [6]),
    .O(\s1/i8088/tcore/decode/Mcount_seq6 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<6>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [6]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [6])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<5>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [4]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [5]),
    .O(\s1/i8088/tcore/decode/Mcount_seq5 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<5>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [5]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [5])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<4>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [3]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [4]),
    .O(\s1/i8088/tcore/decode/Mcount_seq4 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<4>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [4]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [4])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<3>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [2]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [3]),
    .O(\s1/i8088/tcore/decode/Mcount_seq3 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<3>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [3]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [3])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<2>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [1]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [2]),
    .O(\s1/i8088/tcore/decode/Mcount_seq2 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<2>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [2]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [2])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<1>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [0]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [1]),
    .O(\s1/i8088/tcore/decode/Mcount_seq1 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<1>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [1]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [1])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<0>  (
    .CI(\s1/i8088/tcore/exec_st ),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<0>  (
    .CI(\s1/i8088/tcore/exec_st ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [0])
  );
  FDR   \s1/i8088/tcore/decode/old_ext_int  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/ext_int_1990 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/decode/old_ext_int_2260 )
  );
  FDRSE   \s1/i8088/tcore/decode/ext_int  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_87_o ),
    .R(\s2/rdy_wait_38 ),
    .S(\s1/i8088/tcore/decode/_n0112 ),
    .Q(\s1/i8088/tcore/decode/ext_int_1990 )
  );
  FDRSE   \s1/i8088/tcore/decode/tfle  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_83_o ),
    .R(\s2/rdy_wait_38 ),
    .S(\s1/i8088/tcore/decode/_n0110 ),
    .Q(\s1/i8088/tcore/decode/tfle_2250 )
  );
  FDRSE   \s1/i8088/tcore/decode/dive  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_79_o ),
    .R(\s2/rdy_wait_38 ),
    .S(\s1/i8088/tcore/decode/_n0108 ),
    .Q(\s1/i8088/tcore/decode/dive_2251 )
  );
  FDRSE   \s1/i8088/tcore/decode/iflssd  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/wr_ss ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .R(\s2/rdy_wait_38 ),
    .S(\s1/i8088/tcore/decode/exec_st_inv ),
    .Q(\s1/i8088/tcore/decode/iflssd_2252 )
  );
  FDRE   \s1/i8088/tcore/decode/ifld  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/exec_st_inv ),
    .D(\s1/i8088/tcore/exec/regfile/flags [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/decode/ifld_2253 )
  );
  FDRE   \s1/i8088/tcore/decode/tfld  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/exec_st_inv ),
    .D(\s1/i8088/tcore/exec/regfile/flags [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/decode/tfld_2254 )
  );
  FDR   \s1/i8088/tcore/decode/nmia  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/decode/old_ext_int_ext_int_AND_150_o ),
    .R(\s1/i8088/tcore/decode/nmir_1 ),
    .Q(\s1/i8088/tcore/decode/nmia_1989 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_4  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv[0] ),
    .I3(\s1/i8088/tcore/exec/alu/mul [0]),
    .I4(\s1/i8088/tcore/exec/alu/add [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_4_2455 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_4_2455 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_3_2454 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [0])
  );
  LUT6 #(
    .INIT ( 64'hF7E6D5C4B3A29180 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_44  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/cnv[4] ),
    .I5(\s1/i8088/tcore/exec/alu/add [4]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_44_2456 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6D5C4B3A29180 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_46  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [6]),
    .I3(\s1/i8088/tcore/exec/bus_b [6]),
    .I4(\s1/i8088/tcore/exec/alu/add [6]),
    .I5(\s1/i8088/tcore/exec/alu/cnv[6] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_46_2458 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6D5C4B3A29180 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_47  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/exec/alu/add [7]),
    .I5(\s1/i8088/tcore/exec/alu/cnv[7] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_47_2459 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [15]),
    .LI(\s1/i8088/tcore/Mmux_ir211_7939 ),
    .O(\s1/i8088/tcore/exec/alu/addsub/cfoadd )
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/add [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14]),
    .DI(\s1/i8088/tcore/exec/a [15]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/add [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/add [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/add [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/add [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/add [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/add [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/add [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/add [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/add [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/add [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/add [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/add [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/add [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/add [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/ci ),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/add [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/ci ),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [15]),
    .LI(\s1/i8088/tcore/Mmux_ir191_7940 ),
    .O(\s1/i8088/tcore/exec/alu/arlog/cfoadd )
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14]),
    .DI(\s1/i8088/tcore/exec/a [15]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/ci ),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/ci ),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0])
  );
  DSP48E #(
    .AREG ( 0 ),
    .ACASCREG ( 0 ),
    .BREG ( 0 ),
    .BCASCREG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .B_INPUT ( "DIRECT" ),
    .USE_SIMD ( "ONE48" ),
    .PATTERN ( 48'h000000000000 ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ))
  \s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT  (
    .CARRYIN(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEA1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEA2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEB1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEB2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEC(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CECTRL(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEP(pwr_good),
    .CEM(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CECARRYIN(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEMULTCARRYIN(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .RSTA(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .RSTB(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .RSTC(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .RSTCTRL(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .RSTP(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .RSTM(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .RSTALLCARRYIN(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CEALUMODE(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .RSTALUMODE(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .PATTERNBDETECT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNOUT_UNCONNECTED ),
    .A({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , 
\s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , 
\s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/b [15]
, \s1/i8088/tcore/exec/alu/muldiv/b [14], \s1/i8088/tcore/exec/alu/muldiv/b [13], \s1/i8088/tcore/exec/alu/muldiv/b [12], 
\s1/i8088/tcore/exec/alu/muldiv/b [11], \s1/i8088/tcore/exec/alu/muldiv/b [10], \s1/i8088/tcore/exec/alu/muldiv/b [9], 
\s1/i8088/tcore/exec/alu/muldiv/b [8], \s1/i8088/tcore/exec/bus_b [7], \s1/i8088/tcore/exec/bus_b [6], \s1/i8088/tcore/exec/bus_b [5], 
\s1/i8088/tcore/exec/bus_b [4], \s1/i8088/tcore/exec/bus_b [3], \s1/i8088/tcore/exec/bus_b [2], \s1/i8088/tcore/exec/bus_b [1], 
\s1/i8088/tcore/exec/bus_b [0]}),
    .PCIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<32>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<31>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<30>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<0>_UNCONNECTED }),
    .B({\s1/i8088/tcore/exec/alu/muldiv/as , \s1/i8088/tcore/exec/alu/muldiv/as , \s1/i8088/tcore/exec/alu/muldiv/a [15], 
\s1/i8088/tcore/exec/alu/muldiv/a [14], \s1/i8088/tcore/exec/alu/muldiv/a [13], \s1/i8088/tcore/exec/alu/muldiv/a [12], 
\s1/i8088/tcore/exec/alu/muldiv/a [11], \s1/i8088/tcore/exec/alu/muldiv/a [10], \s1/i8088/tcore/exec/alu/muldiv/a [9], 
\s1/i8088/tcore/exec/alu/muldiv/a [8], \s1/i8088/tcore/exec/a [7], \s1/i8088/tcore/exec/a [6], \s1/i8088/tcore/exec/a [5], \s1/i8088/tcore/exec/a [4]
, \s1/i8088/tcore/exec/a [3], \s1/i8088/tcore/exec/a [2], \s1/i8088/tcore/exec/a [1], \s1/i8088/tcore/exec/a [0]}),
    .C({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
}),
    .CARRYINSEL({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
}),
    .OPMODE({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , pwr_good, 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , pwr_good}),
    .BCIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<0>_UNCONNECTED }),
    .ALUMODE({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .PCOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<32>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<31>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<30>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<0>_UNCONNECTED }),
    .P({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<32>_UNCONNECTED , \s1/i8088/tcore/exec/alu/muldiv/p [31], 
\s1/i8088/tcore/exec/alu/muldiv/p [30], \s1/i8088/tcore/exec/alu/muldiv/p [29], \s1/i8088/tcore/exec/alu/muldiv/p [28], 
\s1/i8088/tcore/exec/alu/muldiv/p [27], \s1/i8088/tcore/exec/alu/muldiv/p [26], \s1/i8088/tcore/exec/alu/muldiv/p [25], 
\s1/i8088/tcore/exec/alu/muldiv/p [24], \s1/i8088/tcore/exec/alu/muldiv/p [23], \s1/i8088/tcore/exec/alu/muldiv/p [22], 
\s1/i8088/tcore/exec/alu/muldiv/p [21], \s1/i8088/tcore/exec/alu/muldiv/p [20], \s1/i8088/tcore/exec/alu/muldiv/p [19], 
\s1/i8088/tcore/exec/alu/muldiv/p [18], \s1/i8088/tcore/exec/alu/muldiv/p [17], \s1/i8088/tcore/exec/alu/muldiv/p [16], 
\s1/i8088/tcore/exec/alu/muldiv/p [15], \s1/i8088/tcore/exec/alu/muldiv/p [14], \s1/i8088/tcore/exec/alu/muldiv/p [13], 
\s1/i8088/tcore/exec/alu/muldiv/p [12], \s1/i8088/tcore/exec/alu/muldiv/p [11], \s1/i8088/tcore/exec/alu/muldiv/p [10], 
\s1/i8088/tcore/exec/alu/muldiv/p [9], \s1/i8088/tcore/exec/alu/muldiv/p [8], \s1/i8088/tcore/exec/alu/muldiv/p [7], 
\s1/i8088/tcore/exec/alu/muldiv/p [6], \s1/i8088/tcore/exec/alu/muldiv/p [5], \s1/i8088/tcore/exec/alu/muldiv/p [4], 
\s1/i8088/tcore/exec/alu/muldiv/p [3], \s1/i8088/tcore/exec/alu/muldiv/p [2], \s1/i8088/tcore/exec/alu/muldiv/p [1], 
\s1/i8088/tcore/exec/alu/muldiv/p [0]}),
    .BCOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<0>_UNCONNECTED }),
    .ACIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<0>_UNCONNECTED }),
    .ACOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<0>_UNCONNECTED }),
    .CARRYOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<0>_UNCONNECTED })
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_8537 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_8537 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [16]),
    .LI(pwr_good),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [15]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [15]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [14]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_8538 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_8538 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>_2747 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_2748 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_2748 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>_2747 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_2749 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_2749 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_2748 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_2750 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_2750 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_2749 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_2751 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_2751 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_2750 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_2752 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_2752 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_2751 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_2753 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_2753 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_2752 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_2754 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_2754 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_2753 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_2755 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_2755 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_2754 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_2756 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_2756 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_2755 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_2757 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_2757 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_2756 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_2758 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_2758 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_2757 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_2759 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_2759 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_2758 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_2760 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_2760 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_2759 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_2761 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_2761 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_2760 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/Mmux_bus_b110_8539 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<0> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/Mmux_bus_b110_8539 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_2761 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>_2762 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [31]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<31> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_2763 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_2763 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>_2762 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_2764 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_2764 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_2763 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_2765 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_2765 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_2764 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_2766 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_2766 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_2765 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_2767 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_2767 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_2766 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_2768 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_2768 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_2767 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_2769 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_2769 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_2768 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_2770 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_2770 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_2769 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_2771 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_2771 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_2770 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_2772 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_2772 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_2771 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_2773 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_2773 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_2772 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_2774 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_2774 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_2773 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_2775 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_2775 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_2774 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_2776 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_2776 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_2775 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_2777 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_2777 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_2776 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_2778 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_2778 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_2777 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_2779 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_2779 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_2778 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_2780 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_2780 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_2779 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_2781 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_2781 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_2780 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_2782 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_2782 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_2781 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_2783 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_2783 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_2782 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_2784 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_2784 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_2783 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_2785 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_2785 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_2784 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_2786 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_2786 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_2785 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_2787 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_2787 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_2786 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_2788 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_2788 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_2787 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_2789 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_2789 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_2788 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_2790 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_2790 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_2789 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_2791 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_2791 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_2790 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_2792 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_2792 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_2791 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a2_8540 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<0> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a2_8540 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_2792 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [16])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_3117 ),
    .LI(pwr_good),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_3119 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_3118 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_3119 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_3118 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_3117 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_3121 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_3120 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_3121 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_3120 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_3119 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_3123 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_3122 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_3123 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_3122 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_3121 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_3125 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_3124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_3125 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_3124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_3123 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_3127 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_3126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_3127 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_3126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_3125 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_3129 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_3128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_3129 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_3128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_3127 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_3131 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_3130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_3131 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_3130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_3129 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_3133 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_3132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_3133 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_3132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_3131 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_3135 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_3134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_3135 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_3134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_3133 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_3137 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_3136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_3137 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_3136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_3135 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_3139 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_3138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_3139 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_3138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_3137 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_3141 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_3140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_3141 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_3140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_3139 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_3143 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_3142 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_3143 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_3142 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_3141 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_3145 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_3144 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_3145 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_3144 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_3143 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_3147 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_3146 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_3147 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_3146 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_3145 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_3149 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_3148 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_3149 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_3148 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_3147 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_3151 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_3150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_3151 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_3150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_3149 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_3153 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_3152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_3153 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_3152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_3151 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_3155 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_3154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_3155 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_3154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_3153 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_3157 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_3156 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_3157 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_3156 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_3155 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_3159 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_3158 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_3159 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_3158 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_3157 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_3161 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_3160 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_3161 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_3160 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_3159 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_3163 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_3162 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_3163 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_3162 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_3161 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_3165 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_3164 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_3165 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_3164 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_3163 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_3167 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_3166 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_3167 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_3166 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_3165 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_3169 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_3168 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_3169 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_3168 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_3167 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_3171 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_3170 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_3171 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_3170 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_3169 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_3173 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_3172 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_3173 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_3172 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_3171 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_3175 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_3174 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_3175 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_3174 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_3173 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_3177 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_3176 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_3177 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_3176 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_3175 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_3179 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_3178 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_3179 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_3178 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_3177 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_3181 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_3180 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_3181 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_3180 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_3179 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_3183 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_3181 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_3183 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_3185 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_3184 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_3187 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_3186 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_3187 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_4726 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_3186 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_3185 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_3189 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_3188 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_3189 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_4725 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_3188 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_3187 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_3191 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_3190 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_3191 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_4724 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_3190 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_3189 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_3193 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_3192 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_3193 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_4723 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_3192 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_3191 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_3195 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_3194 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_3195 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_4722 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_3194 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_3193 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_3197 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_3196 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_3197 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_4721 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_3196 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_3195 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_3199 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_3198 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_3199 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_4720 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_3198 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_3197 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_3201 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_3200 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_3201 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_4719 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_3200 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_3199 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_3203 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_3202 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_3203 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_4718 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_3202 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_3201 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_3205 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_3204 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_3205 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_4717 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_3204 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_3203 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_3207 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_3206 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_3207 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_4716 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_3206 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_3205 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_3209 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_3208 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_3209 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_4715 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_3208 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_3207 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_3211 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_3210 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_3211 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_4714 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_3210 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_3209 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_3213 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_3212 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_3213 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_4713 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_3212 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_3211 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_3215 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_3214 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_3215 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_4712 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_3214 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_3213 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_3217 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_3216 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_3217 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_4711 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_3216 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_3215 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_3219 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_3218 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_3219 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_4710 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_3218 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_3217 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_3221 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_3220 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_3221 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_4709 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_3220 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_3219 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_3223 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_3222 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_3223 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_4708 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_3222 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_3221 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_3225 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_3224 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_3225 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_4707 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_3224 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_3223 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_3227 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_3226 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_3227 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_4706 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_3226 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_3225 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_3229 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_3228 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_3229 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_4705 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_3228 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_3227 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_3231 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_3230 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_3231 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_4704 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_3230 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_3229 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_3233 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_3232 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_3233 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_4703 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_3232 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_3231 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_3235 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_3234 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_3235 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_4702 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_3234 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_3233 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_3237 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_3236 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_3237 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_4701 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_3236 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_3235 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_3239 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_3238 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_3239 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_4700 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_3238 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_3237 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_3241 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_3240 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_3241 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_4699 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_3240 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_3239 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_3243 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_3242 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_3243 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_4698 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_3242 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_3241 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_3245 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_3244 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_3245 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_4697 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_3244 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_3243 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_3247 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_3246 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_3247 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_4696 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_3246 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_3245 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_3248 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_3247 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_3250 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_3248 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_3250 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_3252 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_3251 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_3254 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_3253 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_3254 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_4758 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_3253 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_3252 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_3256 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_3255 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_3256 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_4757 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_3255 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_3254 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_3258 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_3257 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_3258 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_4756 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_3257 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_3256 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_3260 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_3259 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_3260 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_4755 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_3259 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_3258 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_3262 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_3261 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_3262 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_4754 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_3261 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_3260 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_3264 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_3263 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_3264 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_4753 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_3263 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_3262 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_3266 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_3265 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_3266 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_4752 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_3265 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_3264 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_3268 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_3267 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_3268 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_4751 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_3267 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_3266 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_3270 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_3269 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_3270 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_4750 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_3269 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_3268 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_3272 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_3271 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_3272 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_4749 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_3271 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_3270 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_3274 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_3273 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_3274 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_4748 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_3273 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_3272 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_3276 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_3275 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_3276 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_4747 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_3275 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_3274 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_3278 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_3277 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_3278 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_4746 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_3277 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_3276 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_3280 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_3279 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_3280 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_4745 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_3279 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_3278 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_3282 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_3281 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_3282 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_4744 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_3281 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_3280 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_3284 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_3283 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_3284 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_4743 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_3283 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_3282 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_3286 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_3285 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_3286 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_4742 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_3285 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_3284 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_3288 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_3287 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_3288 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_4741 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_3287 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_3286 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_3290 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_3289 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_3290 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_4740 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_3289 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_3288 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_3292 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_3291 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_3292 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_4739 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_3291 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_3290 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_3294 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_3293 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_3294 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_4738 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_3293 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_3292 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_3296 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_3295 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_3296 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_4737 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_3295 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_3294 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_3298 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_3297 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_3298 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_4736 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_3297 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_3296 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_3300 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_3299 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_3300 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_4735 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_3299 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_3298 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_3302 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_3301 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_3302 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_4734 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_3301 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_3300 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_3304 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_3303 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_3304 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_4733 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_3303 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_3302 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_3306 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_3305 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_3306 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_4732 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_3305 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_3304 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_3308 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_3307 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_3308 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_4731 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_3307 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_3306 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_3310 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_3309 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_3310 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_4730 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_3309 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_3308 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_3312 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_3311 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_3312 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_4729 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_3311 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_3310 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_3313 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_3312 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_3314 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_3313 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_3316 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_3314 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_3316 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_3318 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_3317 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_4645 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_5357 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_3317 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_3320 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_3319 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_3320 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_4644 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_3319 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_3318 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_4644 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_5356 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_3319 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_3322 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_3321 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_3322 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_4643 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_3321 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_3320 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_4643 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_5355 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_3321 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_3324 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_3323 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_3324 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_4642 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_3323 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_3322 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_4642 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_5354 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_3323 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_3326 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_3325 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_3326 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_4641 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_3325 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_3324 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_4641 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_5353 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_3325 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_3328 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_3327 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_3328 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_4640 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_3327 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_3326 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_4640 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_5352 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_3327 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_3330 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_3329 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_3330 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_4639 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_3329 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_3328 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_4639 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_5351 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_3329 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_3332 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_3331 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_3332 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_4638 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_3331 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_3330 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_4638 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_5350 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_3331 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_3334 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_3333 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_3334 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_4637 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_3333 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_3332 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_4637 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_5349 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_3333 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_3336 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_3335 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_3336 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_4636 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_3335 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_3334 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_4636 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_5348 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_3335 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_3338 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_3337 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_3338 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_4635 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_3337 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_3336 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_4635 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_5347 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_3337 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_3340 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_3339 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_3340 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_4634 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_3339 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_3338 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_4634 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_5346 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_3339 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_3342 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_3341 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_3342 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_4633 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_3341 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_3340 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_4633 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_5345 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_3341 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_3344 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_3343 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_3344 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_4632 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_3343 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_3342 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_4632 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_5344 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_3343 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_3346 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_3345 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_3346 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_4631 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_3345 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_3344 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_4631 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_5343 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_3345 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_3347 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_4630 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_3347 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_3346 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_4630 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_5342 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_3347 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_3349 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_3348 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_3351 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_3350 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_3351 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_4789 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_3350 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_3349 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_3353 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_3352 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_3353 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_4788 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_3352 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_3351 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_3355 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_3354 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_3355 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_4787 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_3354 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_3353 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_3357 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_3356 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_3357 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_4786 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_3356 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_3355 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_3359 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_3358 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_3359 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_4785 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_3358 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_3357 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_3361 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_3360 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_3361 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_4784 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_3360 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_3359 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_3363 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_3362 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_3363 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_4783 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_3362 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_3361 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_3365 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_3364 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_3365 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_4782 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_3364 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_3363 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_3367 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_3366 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_3367 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_4781 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_3366 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_3365 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_3369 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_3368 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_3369 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_4780 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_3368 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_3367 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_3371 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_3370 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_3371 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_4779 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_3370 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_3369 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_3373 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_3372 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_3373 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_4778 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_3372 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_3371 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_3375 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_3374 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_3375 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_4777 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_3374 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_3373 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_3377 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_3376 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_3377 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_4776 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_3376 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_3375 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_3379 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_3378 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_3379 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_4775 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_3378 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_3377 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_3381 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_3380 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_3381 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_4774 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_3380 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_3379 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_3383 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_3382 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_3383 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_4773 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_3382 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_3381 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_3385 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_3384 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_3385 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_4772 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_3384 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_3383 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_3387 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_3386 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_3387 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_4771 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_3386 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_3385 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_3389 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_3388 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_3389 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_4770 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_3388 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_3387 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_3391 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_3390 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_3391 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_4769 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_3390 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_3389 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_3393 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_3392 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_3393 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_4768 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_3392 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_3391 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_3395 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_3394 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_3395 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_4767 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_3394 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_3393 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_3397 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_3396 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_3397 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_4766 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_3396 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_3395 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_3399 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_3399 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_4765 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_3397 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_3401 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_3400 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_3401 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_4764 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_3400 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_3399 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_3403 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_3402 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_3403 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_4763 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_3402 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_3401 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_3405 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_3404 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_3405 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_4762 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_3404 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_3403 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_3407 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_3406 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_3407 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_4761 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_3406 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_3405 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_3408 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_3407 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_3409 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_3408 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_3410 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_3409 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_3412 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_3410 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_3412 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_3414 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_3413 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_3416 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_3415 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_3416 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_4819 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_3415 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_3414 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_3418 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_3417 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_3418 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_4818 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_3417 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_3416 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_3420 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_3419 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_3420 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_4817 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_3419 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_3418 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_3422 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_3421 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_3422 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_4816 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_3421 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_3420 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_3424 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_3423 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_3424 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_4815 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_3423 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_3422 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_3426 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_3425 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_3426 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_4814 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_3425 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_3424 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_3428 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_3427 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_3428 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_4813 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_3427 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_3426 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_3430 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_3429 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_3430 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_4812 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_3429 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_3428 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_3432 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_3431 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_3432 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_4811 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_3431 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_3430 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_3434 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_3433 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_3434 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_4810 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_3433 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_3432 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_3436 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_3435 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_3436 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_4809 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_3435 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_3434 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_3438 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_3437 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_3438 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_4808 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_3437 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_3436 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_3440 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_3439 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_3440 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_4807 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_3439 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_3438 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_3442 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_3441 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_3442 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_4806 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_3441 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_3440 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_3444 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_3443 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_3444 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_4805 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_3443 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_3442 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_3446 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_3445 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_3446 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_4804 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_3445 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_3444 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_3448 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_3447 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_3448 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_4803 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_3447 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_3446 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_3450 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_3449 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_3450 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_4802 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_3449 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_3448 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_3452 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_3451 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_3452 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_4801 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_3451 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_3450 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_3454 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_3453 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_3454 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_4800 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_3453 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_3452 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_3456 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_3455 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_3456 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_4799 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_3455 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_3454 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_3458 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_3457 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_3458 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_4798 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_3457 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_3456 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_3460 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_3459 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_3460 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_4797 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_3459 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_3458 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_3462 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_3462 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_4796 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_3460 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_3464 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_3463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_3464 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_4795 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_3463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_3462 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_3466 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_3465 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_3466 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_4794 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_3465 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_3464 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_3468 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_3467 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_3468 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_4793 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_3467 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_3466 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_3470 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_3469 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_3470 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_4792 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_3469 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_3468 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_3471 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_3470 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_3472 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_3471 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_3473 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_3472 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_3474 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_3473 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_3476 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_3474 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_3476 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_3478 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_3477 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_3480 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_3479 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_3480 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_4876 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_3479 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_3478 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_3482 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_3481 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_3482 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_4875 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_3481 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_3480 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_3484 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_3483 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_3484 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_4874 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_3483 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_3482 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_3486 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_3485 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_3486 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_4873 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_3485 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_3484 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_3488 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_3487 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_3488 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_4872 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_3487 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_3486 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_3490 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_3489 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_3490 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_4871 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_3489 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_3488 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_3492 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_3492 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_4870 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_3490 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_3494 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_3493 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_3494 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_4869 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_3493 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_3492 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_3496 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_3495 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_3496 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_4868 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_3495 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_3494 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_3498 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_3497 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_3498 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_4867 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_3497 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_3496 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_3500 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_3499 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_3500 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_4866 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_3499 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_3498 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_3502 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_3501 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_3502 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_4865 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_3501 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_3500 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_3504 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_3503 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_3504 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_4864 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_3503 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_3502 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_3506 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_3505 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_3506 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_4863 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_3505 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_3504 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_3508 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_3507 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_3508 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_4862 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_3507 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_3506 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_3510 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_3509 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_3510 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_4861 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_3509 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_3508 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_3512 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_3511 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_3512 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_4860 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_3511 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_3510 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_3514 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_3513 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_3514 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_4859 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_3513 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_3512 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_3516 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_3515 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_3516 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_4858 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_3515 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_3514 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_3518 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_3517 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_3518 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_4857 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_3517 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_3516 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_3520 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_3519 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_3520 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_4856 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_3519 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_3518 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_3522 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_3521 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_3522 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_4855 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_3521 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_3520 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_3524 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_3523 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_3524 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_4854 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_3523 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_3522 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_3526 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_3525 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_3526 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_4853 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_3525 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_3524 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_3528 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_3527 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_3528 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_4852 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_3527 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_3526 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_3530 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_3529 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_3530 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_4851 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_3529 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_3528 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_3531 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_3530 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_3532 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_3531 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_3533 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_3532 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_3534 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_3533 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_3535 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_3534 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_3536 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_3535 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_3538 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_3536 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_3538 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_3540 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_3539 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_3542 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_3541 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_3542 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_4903 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_3541 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_3540 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_3544 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_3543 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_3544 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_4902 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_3543 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_3542 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_3546 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_3545 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_3546 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_4901 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_3545 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_3544 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_3548 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_3547 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_3548 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_4900 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_3547 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_3546 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_3550 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_3549 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_3550 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_4899 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_3549 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_3548 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_3552 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_3551 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_3552 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_4898 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_3551 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_3550 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_3554 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_3553 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_3554 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_4897 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_3553 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_3552 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_3556 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_3555 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_3556 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_4896 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_3555 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_3554 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_3558 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_3557 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_3558 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_4895 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_3557 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_3556 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_3560 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_3559 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_3560 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_4894 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_3559 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_3558 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_3562 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_3561 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_3562 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_4893 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_3561 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_3560 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_3564 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_3563 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_3564 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_4892 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_3563 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_3562 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_3566 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_3565 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_3566 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_4891 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_3565 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_3564 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_3568 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_3567 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_3568 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_4890 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_3567 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_3566 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_3570 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_3569 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_3570 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_4889 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_3569 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_3568 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_3572 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_3571 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_3572 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_4888 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_3571 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_3570 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_3574 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_3573 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_3574 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_4887 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_3573 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_3572 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_3576 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_3576 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_4886 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_3574 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_3578 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_3577 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_3578 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_4885 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_3577 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_3576 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_3580 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_3579 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_3580 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_4884 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_3579 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_3578 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_3582 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_3581 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_3582 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_4883 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_3581 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_3580 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_3584 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_3583 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_3584 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_4882 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_3583 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_3582 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_3586 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_3585 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_3586 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_4881 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_3585 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_3584 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_3588 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_3587 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_3588 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_4880 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_3587 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_3586 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_3590 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_3589 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_3590 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_4879 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_3589 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_3588 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_3591 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_3590 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_3592 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_3591 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_3593 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_3592 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_3594 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_3593 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_3595 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_3594 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_3596 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_3595 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_3597 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_3596 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_3599 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_3597 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_3599 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_3601 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_3600 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_3603 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_3602 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_3603 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_4848 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_3602 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_3601 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_3605 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_3605 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_4847 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_3603 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_3607 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_3606 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_3607 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_4846 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_3606 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_3605 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_3609 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_3608 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_3609 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_4845 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_3608 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_3607 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_3611 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_3610 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_3611 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_4844 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_3610 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_3609 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_3613 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_3612 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_3613 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_4843 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_3612 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_3611 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_3615 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_3614 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_3615 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_4842 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_3614 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_3613 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_3617 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_3616 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_3617 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_4841 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_3616 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_3615 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_3619 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_3618 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_3619 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_4840 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_3618 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_3617 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_3621 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_3620 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_3621 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_4839 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_3620 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_3619 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_3623 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_3622 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_3623 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_4838 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_3622 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_3621 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_3625 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_3624 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_3625 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_4837 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_3624 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_3623 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_3627 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_3627 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_4836 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_3625 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_3629 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_3628 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_3629 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_4835 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_3628 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_3627 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_3631 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_3630 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_3631 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_4834 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_3630 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_3629 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_3633 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_3632 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_3633 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_4833 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_3632 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_3631 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_3635 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_3634 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_3635 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_4832 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_3634 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_3633 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_3637 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_3636 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_3637 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_4831 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_3636 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_3635 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_3639 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_3638 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_3639 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_4830 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_3638 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_3637 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_3641 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_3640 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_3641 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_4829 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_3640 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_3639 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_3643 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_3642 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_3643 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_4828 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_3642 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_3641 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_3645 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_3644 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_3645 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_4827 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_3644 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_3643 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_3647 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_3646 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_3647 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_4826 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_3646 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_3645 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_3649 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_3648 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_3649 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_4825 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_3648 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_3647 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_3651 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_3651 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_4824 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_3649 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_3653 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_3652 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_3653 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_4823 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_3652 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_3651 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_3655 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_3654 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_3655 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_4822 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_3654 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_3653 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_3656 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_3655 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_3657 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_3656 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_3658 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_3657 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_3659 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_3658 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_3660 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_3659 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_3662 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_3660 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_3662 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_3664 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_3663 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_3666 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_3666 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_4929 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_3664 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_3668 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_3667 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_3668 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_4928 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_3667 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_3666 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_3670 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_3669 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_3670 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_4927 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_3669 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_3668 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_3672 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_3671 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_3672 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_4926 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_3671 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_3670 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_3674 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_3674 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_4925 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_3672 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_3676 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_3675 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_3676 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_4924 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_3675 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_3674 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_3678 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_3677 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_3678 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_4923 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_3677 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_3676 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_3680 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_3679 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_3680 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_4922 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_3679 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_3678 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_3682 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_3681 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_3682 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_4921 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_3681 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_3680 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_3684 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_3683 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_3684 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_4920 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_3683 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_3682 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_3686 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_3685 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_3686 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_4919 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_3685 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_3684 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_3688 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_3687 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_3688 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_4918 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_3687 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_3686 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_3690 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_3689 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_3690 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_4917 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_3689 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_3688 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_3692 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_3691 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_3692 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_4916 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_3691 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_3690 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_3694 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_3693 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_3694 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_4915 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_3693 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_3692 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_3696 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_3696 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_4914 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_3694 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_3698 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_3697 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_3698 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_4913 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_3697 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_3696 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_3700 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_3699 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_3700 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_4912 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_3699 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_3698 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_3702 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_3701 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_3702 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_4911 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_3701 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_3700 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_3704 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_3703 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_3704 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_4910 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_3703 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_3702 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_3706 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_3705 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_3706 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_4909 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_3705 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_3704 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_3708 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_3707 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_3708 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_4908 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_3707 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_3706 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_3710 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_3709 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_3710 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_4907 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_3709 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_3708 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_3712 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_3711 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_3712 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_4906 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_3711 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_3710 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_3713 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_3712 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_3714 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_3713 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_3715 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_3714 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_3716 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_3715 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_3717 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_3716 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_3718 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_3717 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_3719 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_3718 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_3720 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_3719 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_3722 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_3720 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_3722 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_3724 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_3723 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_3726 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_3725 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_3726 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_4954 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_3725 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_3724 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_3728 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_3727 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_3728 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_4953 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_3727 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_3726 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_3730 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_3729 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_3730 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_4952 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_3729 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_3728 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_3732 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_3731 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_3732 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_4951 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_3731 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_3730 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_3734 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_3733 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_3734 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_4950 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_3733 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_3732 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_3736 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_3735 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_3736 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_4949 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_3735 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_3734 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_3738 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_3737 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_3738 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_4948 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_3737 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_3736 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_3740 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_3739 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_3740 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_4947 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_3739 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_3738 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_3742 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_3741 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_3742 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_4946 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_3741 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_3740 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_3744 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_3743 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_3744 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_4945 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_3743 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_3742 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_3746 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_3745 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_3746 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_4944 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_3745 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_3744 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_3748 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_3747 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_3748 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_4943 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_3747 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_3746 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_3750 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_3750 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_4942 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_3748 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_3752 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_3751 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_3752 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_4941 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_3751 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_3750 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_3754 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_3753 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_3754 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_4940 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_3753 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_3752 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_3756 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_3756 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_4939 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_3754 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_3758 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_3757 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_3758 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_4938 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_3757 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_3756 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_3760 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_3759 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_3760 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_4937 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_3759 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_3758 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_3762 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_3761 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_3762 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_4936 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_3761 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_3760 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_3764 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_3763 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_3764 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_4935 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_3763 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_3762 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_3766 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_3765 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_3766 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_4934 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_3765 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_3764 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_3768 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_3767 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_3768 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_4933 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_3767 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_3766 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_3770 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_3769 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_3770 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_4932 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_3769 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_3768 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_3772 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_3770 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_3773 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_3772 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_3774 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_3773 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_3775 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_3774 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_3776 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_3775 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_3777 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_3776 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_3778 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_3777 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_3779 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_3778 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_3780 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_3779 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_3781 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_3780 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_3781 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_3783 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_3782 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_3785 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_3784 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_3785 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_5001 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_3784 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_3783 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_3787 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_3786 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_3787 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_5000 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_3786 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_3785 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_3789 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_3788 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_3789 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_4999 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_3788 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_3787 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_3791 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_3790 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_3791 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_4998 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_3790 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_3789 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_3793 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_3792 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_3793 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_4997 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_3792 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_3791 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_3795 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_3794 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_3795 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_4996 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_3794 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_3793 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_3797 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_3796 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_3797 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_4995 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_3796 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_3795 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_3799 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_3798 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_3799 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_4994 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_3798 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_3797 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_3801 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_3801 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_4993 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_3799 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_3803 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_3802 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_3803 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_4992 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_3802 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_3801 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_3805 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_3804 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_3805 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_4991 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_3804 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_3803 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_3807 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_3806 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_3807 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_4990 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_3806 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_3805 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_3809 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_3808 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_3809 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_4989 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_3808 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_3807 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_3811 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_3810 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_3811 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_4988 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_3810 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_3809 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_3813 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_3812 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_3813 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_4987 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_3812 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_3811 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_3815 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_3814 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_3815 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_4986 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_3814 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_3813 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_3817 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_3816 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_3817 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_4985 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_3816 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_3815 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_3819 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_3818 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_3819 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_4984 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_3818 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_3817 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_3821 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_3820 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_3821 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_4983 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_3820 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_3819 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_3823 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_3822 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_3823 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_4982 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_3822 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_3821 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_3825 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_3825 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_4981 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_3823 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_3826 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_3825 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_3827 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_3826 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_3829 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_3827 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_3830 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_3829 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_3831 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_3830 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_3832 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_3831 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_3833 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_3832 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_3834 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_3833 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_3835 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_3834 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_3836 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_3835 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_3837 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_3836 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_3838 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_3837 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_3838 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_3840 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_3839 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_3842 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_3841 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_3842 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_5023 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_3841 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_3840 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_3844 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_3843 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_3844 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_5022 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_3843 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_3842 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_3846 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_3845 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_3846 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_5021 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_3845 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_3844 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_3848 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_3848 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_5020 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_3846 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_3850 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_3849 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_3850 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_5019 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_3849 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_3848 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_3852 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_3851 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_3852 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_5018 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_3851 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_3850 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_3854 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_3853 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_3854 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_5017 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_3853 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_3852 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_3856 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_3855 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_3856 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_5016 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_3855 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_3854 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_3858 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_3857 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_3858 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_5015 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_3857 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_3856 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_3860 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_3859 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_3860 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_5014 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_3859 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_3858 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_3862 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_3861 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_3862 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_5013 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_3861 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_3860 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_3864 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_3863 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_3864 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_5012 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_3863 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_3862 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_3866 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_3865 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_3866 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_5011 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_3865 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_3864 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_3868 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_3867 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_3868 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_5010 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_3867 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_3866 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_3870 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_3870 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_5009 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_3868 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_3872 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_3871 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_3872 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_5008 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_3871 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_3870 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_3874 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_3873 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_3874 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_5007 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_3873 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_3872 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_3876 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_3875 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_3876 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_5006 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_3875 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_3874 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_3878 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_3877 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_3878 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_5005 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_3877 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_3876 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_3880 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_3879 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_3880 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_5004 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_3879 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_3878 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_3881 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_3880 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_3882 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_3881 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_3883 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_3882 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_3885 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_3883 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_3886 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_3885 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_3887 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_3886 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_3888 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_3887 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_3889 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_3888 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_3890 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_3889 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_3891 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_3890 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_3892 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_3891 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_3893 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_3892 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_3894 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_3893 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_3894 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_3896 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_3895 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_3898 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_3897 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_3898 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_4978 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_3897 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_3896 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_3900 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_3899 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_3900 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_4977 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_3899 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_3898 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_3902 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_3901 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_3902 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_4976 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_3901 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_3900 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_3904 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_3903 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_3904 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_4975 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_3903 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_3902 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_3906 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_3905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_3906 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_4974 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_3905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_3904 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_3908 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_3907 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_3908 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_4973 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_3907 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_3906 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_3910 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_3909 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_3910 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_4972 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_3909 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_3908 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_3912 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_3911 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_3912 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_4971 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_3911 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_3910 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_3914 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_3913 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_3914 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_4970 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_3913 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_3912 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_3916 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_3915 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_3916 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_4969 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_3915 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_3914 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_3918 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_3917 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_3918 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_4968 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_3917 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_3916 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_3920 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_3919 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_3920 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_4967 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_3919 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_3918 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_3922 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_3921 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_3922 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_4966 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_3921 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_3920 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_3924 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_3923 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_3924 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_4965 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_3923 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_3922 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_3926 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_3925 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_3926 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_4964 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_3925 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_3924 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_3928 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_3927 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_3928 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_4963 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_3927 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_3926 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_3930 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_3930 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_4962 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_3928 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_3932 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_3931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_3932 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_4961 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_3931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_3930 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_3934 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_3933 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_3934 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_4960 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_3933 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_3932 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_3936 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_3935 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_3936 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_4959 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_3935 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_3934 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_3938 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_3937 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_3938 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_4958 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_3937 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_3936 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_3940 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_3939 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_3940 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_4957 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_3939 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_3938 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_3941 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_3940 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_3943 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_3941 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_3944 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_3943 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_3945 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_3944 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_3946 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_3945 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_3947 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_3946 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_3948 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_3947 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_3949 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_3948 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_3950 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_3949 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_3951 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_3950 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_3952 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_3951 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_3952 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_3954 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_3953 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_3956 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_3955 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_3956 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_5044 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_3955 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_3954 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_3958 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_3957 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_3958 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_5043 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_3957 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_3956 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_3960 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_3959 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_3960 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_5042 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_3959 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_3958 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_3962 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_3961 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_3962 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_5041 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_3961 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_3960 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_3964 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_3963 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_3964 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_5040 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_3963 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_3962 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_3966 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_3965 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_3966 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_5039 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_3965 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_3964 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_3968 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_3967 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_3968 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_5038 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_3967 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_3966 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_3970 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_3969 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_3970 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_5037 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_3969 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_3968 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_3972 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_3971 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_3972 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_5036 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_3971 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_3970 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_3974 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_3973 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_3974 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_5035 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_3973 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_3972 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_3976 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_3975 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_3976 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_5034 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_3975 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_3974 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_3978 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_3977 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_3978 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_5033 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_3977 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_3976 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_3980 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_3979 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_3980 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_5032 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_3979 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_3978 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_3982 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_3981 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_3982 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_5031 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_3981 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_3980 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_3984 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_3983 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_3984 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_5030 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_3983 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_3982 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_3986 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_3985 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_3986 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_5029 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_3985 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_3984 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_3988 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_3987 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_3988 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_5028 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_3987 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_3986 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_3990 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_3989 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_3990 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_5027 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_3989 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_3988 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_3992 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_3991 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_3992 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_5026 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_3991 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_3990 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_3993 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_3992 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_3994 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_3993 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_3995 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_3994 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_3996 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_3995 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_3998 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_3996 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_3999 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_3998 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_4000 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_3999 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_4001 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_4000 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_4002 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_4001 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_4003 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_4002 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_4004 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_4003 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_4005 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_4004 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_4006 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_4005 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_4007 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_4006 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_4007 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_4009 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_4008 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_4011 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_4010 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_4011 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_5064 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_4010 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_4009 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_4013 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_4012 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_4013 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_5063 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_4012 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_4011 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_4015 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_4014 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_4015 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_5062 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_4014 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_4013 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_4017 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_4016 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_4017 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_5061 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_4016 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_4015 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_4019 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_4018 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_4019 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_5060 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_4018 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_4017 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_4021 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_4020 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_4021 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_5059 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_4020 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_4019 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_4023 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_4022 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_4023 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_5058 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_4022 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_4021 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_4025 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_4024 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_4025 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_5057 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_4024 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_4023 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_4027 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_4026 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_4027 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_5056 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_4026 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_4025 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_4029 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_4028 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_4029 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_5055 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_4028 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_4027 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_4031 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_4030 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_4031 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_5054 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_4030 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_4029 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_4033 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_4032 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_4033 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_5053 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_4032 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_4031 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_4035 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_4034 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_4035 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_5052 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_4034 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_4033 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_4037 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_4036 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_4037 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_5051 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_4036 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_4035 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_4039 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_4038 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_4039 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_5050 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_4038 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_4037 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_4041 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_4040 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_4041 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_5049 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_4040 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_4039 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_4043 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_4042 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_4043 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_5048 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_4042 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_4041 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_4045 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_4044 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_4045 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_5047 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_4044 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_4043 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_4046 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_4045 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_4047 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_4046 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_4048 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_4047 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_4049 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_4048 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_4050 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_4049 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_4052 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_4050 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_4053 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_4052 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_4054 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_4053 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_4055 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_4054 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_4056 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_4055 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_4057 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_4056 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_4058 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_4057 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_4059 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_4058 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_4060 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_4059 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_4061 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_4060 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_4061 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_4062 ),
    .LI(pwr_good),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_4063 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(pwr_good),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_4062 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_4065 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_4064 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_4065 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_4064 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_4063 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_4064 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_4067 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_4066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_4067 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_4066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_4065 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_4066 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_4069 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_4068 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_4069 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_4068 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_4067 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_4068 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_4071 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_4070 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_4071 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_4070 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_4069 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_4070 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_4073 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_4072 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_4073 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_4072 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_4071 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_4072 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_4075 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_4074 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_4075 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_4074 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_4073 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_4074 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_4077 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_4076 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_4077 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_4076 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_4075 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_4076 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_4079 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_4078 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_4079 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_4078 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_4077 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_4078 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_4081 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_4080 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_4081 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_4080 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_4079 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_4080 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_4083 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_4082 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_4083 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_4082 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_4081 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_4082 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_4085 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_4084 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_4085 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_4084 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_4083 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_4084 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_4087 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_4086 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_4087 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_4086 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_4085 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_4086 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_4089 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_4088 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_4089 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_4088 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_4087 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_4088 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_4091 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_4090 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_4091 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_4090 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_4089 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_4090 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_4093 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_4092 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_4093 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_4092 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_4091 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_4092 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<17>  (
    .CI(pwr_good),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_4094 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_4094 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_4093 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_4094 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_4096 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(pwr_good),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_4099 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_4098 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_4097 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_4096 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_4097 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_4098 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_4102 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_4101 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_4100 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_4099 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_4100 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_4101 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_4105 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_4104 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_4103 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_4102 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_4103 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_4104 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_4108 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_4107 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_4106 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_4105 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_4106 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_4107 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_4111 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_4110 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_4109 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_4108 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_4109 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_4110 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_4114 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_4113 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_4112 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_4111 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_4112 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_4113 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_4117 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_4116 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_4115 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_4114 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_4115 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_4116 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_4119 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_4118 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_4117 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_4118 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_4119 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_4121 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_4120 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_4123 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_5083 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_4122 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_4121 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_4125 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_4124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_4125 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_5082 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_4124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_4123 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_4127 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_4126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_4127 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_5081 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_4126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_4125 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_4129 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_4128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_4129 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_5080 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_4128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_4127 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_4131 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_4130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_4131 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_5079 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_4130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_4129 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_4133 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_4132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_4133 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_5078 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_4132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_4131 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_4135 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_4134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_4135 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_5077 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_4134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_4133 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_4137 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_4136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_4137 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_5076 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_4136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_4135 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_4139 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_4138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_4139 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_5075 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_4138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_4137 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_4141 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_4140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_4141 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_5074 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_4140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_4139 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_4143 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_4142 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_4143 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_5073 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_4142 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_4141 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_4145 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_4144 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_4145 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_5072 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_4144 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_4143 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_4147 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_4146 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_4147 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_5071 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_4146 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_4145 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_4149 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_4148 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_4149 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_5070 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_4148 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_4147 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_4151 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_4150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_4151 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_5069 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_4150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_4149 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_4153 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_4152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_4153 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_5068 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_4152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_4151 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_4155 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_4154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_4155 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_5067 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_4154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_4153 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_4156 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_4155 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_4157 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_4156 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_4158 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_4157 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_4159 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_4158 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_4160 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_4159 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_4161 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_4160 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_4163 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_4161 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_4164 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_4163 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_4165 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_4164 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_4166 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_4165 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_4167 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_4166 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_4168 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_4167 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_4169 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_4168 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_4170 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_4169 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_4171 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_4170 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_4172 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_4171 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_4172 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [32]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [31]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [30]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [29]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [28]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [27]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [26]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [25]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [24]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [23]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [22]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [21]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [20]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [19]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [18]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [17]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_4645 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_4644 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_4643 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_4642 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_4641 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_4640 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_4639 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_4638 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_4637 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_4636 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_4635 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_4634 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_4633 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_4632 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_4631 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_4630 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_4695 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0])
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_4695 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_5067 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_5068 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_5069 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_5070 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_5071 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_5072 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_5073 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_5074 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_5075 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_5076 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_5077 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_5078 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_5079 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_5080 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_5081 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_5082 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_5083 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_5084 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_4694 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_5047 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_5048 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_5049 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_5050 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_5051 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_5052 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_5053 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_5054 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_5055 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_5056 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_5057 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_5058 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_5059 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_5060 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_5061 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_5062 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_5063 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_5064 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_5065 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_4693 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_5026 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_5027 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_5029 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_5030 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_5028 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_5031 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_5032 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_5033 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_5034 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_5035 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_5036 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_5037 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_5038 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_5039 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_5040 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_5041 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_5042 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_5043 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_5044 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_5045 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_4692 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_5004 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_5005 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_5006 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_5007 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_5008 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_5009 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_5010 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_5011 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_5012 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_5013 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_5014 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_5015 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_5016 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_5017 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_5018 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_5019 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_5020 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_5021 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_5022 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_5023 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_5024 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_4691 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_4981 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_4982 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_4983 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_4984 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_4985 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_4986 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_4987 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_4988 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_4989 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_4990 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_4991 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_4993 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_4994 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_4992 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_4995 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_4996 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_4997 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_4998 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_4999 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_5000 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_5001 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_5002 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_4690 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_4957 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_4958 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_4959 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_4960 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_4961 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_4962 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_4963 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_4964 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_4965 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_4966 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_4967 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_4968 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_4969 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_4970 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_4971 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_4972 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_4973 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_4974 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_4975 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_4976 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_4977 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_4978 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_4979 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_4689 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_4932 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_4933 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_4934 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_4935 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_4936 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_4937 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_4938 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_4939 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_4940 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_4941 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_4942 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_4943 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_4944 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_4945 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_4946 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_4947 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_4948 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_4949 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_4950 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_4951 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_4953 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_4954 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_4952 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_4955 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_4688 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_4906 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_4907 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_4908 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_4909 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_4910 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_4911 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_4912 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_4913 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_4914 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_4915 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_4916 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_4917 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_4918 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_4919 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_4920 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_4921 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_4922 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_4923 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_4924 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_4925 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_4926 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_4927 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_4928 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_4929 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_4930 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_4687 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_5326 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_5342 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_5327 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_5343 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_5328 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_5344 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_5329 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_5345 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_5330 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_5346 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_5331 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_5347 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_5332 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_5348 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_5333 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_5349 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_5334 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_5350 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_5335 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_5351 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_5336 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_5352 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_5337 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_5353 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_5338 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_5354 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_5339 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_5355 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_5340 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_5356 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_5341 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_5357 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_4879 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_4880 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_4881 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_4882 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_4883 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_4884 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_4885 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_4886 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_4887 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_4888 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_4889 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_4890 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_4891 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_4892 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_4893 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_4894 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_4895 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_4896 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_4897 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_4898 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_4899 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_4900 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_4901 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_4902 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_4903 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_4904 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_5310 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_5326 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_5311 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_5327 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_5312 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_5328 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_5313 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_5329 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_5314 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_5330 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_5315 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_5331 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_5316 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_5332 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_5317 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_5333 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_5318 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_5334 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_5319 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_5335 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_5320 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_5336 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_5321 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_5337 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_5322 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_5338 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_5323 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_5339 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_5324 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_5340 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_5325 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_5341 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_4686 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_5294 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_5310 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_5295 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_5311 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_5296 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_5312 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_5297 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_5313 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_5298 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_5314 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_5299 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_5315 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_5300 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_5316 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_5301 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_5317 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_5302 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_5318 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_5303 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_5319 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_5304 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_5320 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_5305 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_5321 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_5306 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_5322 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_5307 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_5323 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_5308 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_5324 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_5309 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_5325 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_4851 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_4853 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_4854 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_4852 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_4855 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_4856 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_4857 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_4858 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_4859 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_4860 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_4861 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_4862 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_4863 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_4864 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_4865 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_4866 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_4867 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_4868 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_4869 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_4870 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_4871 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_4872 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_4873 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_4874 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_4875 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_4876 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_4877 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_5278 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_5294 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_5279 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_5295 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_5280 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_5296 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_5281 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_5297 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_5282 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_5298 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_5283 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_5299 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_5284 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_5300 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_5285 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_5301 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_5286 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_5302 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_5287 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_5303 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_5288 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_5304 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_5289 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_5305 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_5290 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_5306 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_5291 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_5307 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_5292 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_5308 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_5293 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_5309 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_4685 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_5262 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_5278 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_5263 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_5279 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_5264 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_5280 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_5265 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_5281 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_5266 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_5282 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_5267 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_5283 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_5268 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_5284 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_5269 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_5285 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_5270 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_5286 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_5271 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_5287 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_5272 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_5288 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_5273 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_5289 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_5274 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_5290 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_5275 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_5291 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_5276 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_5292 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_5277 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_5293 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_4822 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_4823 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_4824 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_4825 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_4826 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_4827 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_4828 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_4829 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_4830 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_4831 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_4832 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_4833 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_4834 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_4835 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_4836 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_4837 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_4838 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_4839 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_4840 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_4841 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_4842 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_4843 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_4844 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_4845 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_4846 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_4847 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_4848 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_4849 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_5246 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_5262 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_5247 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_5263 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_5248 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_5264 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_5249 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_5265 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_5250 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_5266 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_5251 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_5267 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_5252 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_5268 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_5253 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_5269 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_5254 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_5270 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_5255 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_5271 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_5256 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_5272 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_5257 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_5273 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_5258 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_5274 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_5259 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_5275 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_5260 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_5276 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_5261 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_5277 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_4684 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_5230 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_5246 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_5231 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_5247 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_5232 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_5248 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_5233 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_5249 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_5234 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_5250 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_5235 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_5251 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_5236 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_5252 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_5237 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_5253 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_5238 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_5254 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_5239 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_5255 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_5240 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_5256 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_5241 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_5257 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_5242 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_5258 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_5243 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_5259 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_5244 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_5260 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_5245 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_5261 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_4792 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_4793 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_4794 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_4795 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_4796 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_4797 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_4798 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_4799 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_4800 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_4801 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_4803 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_4804 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_4802 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_4805 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_4806 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_4807 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_4808 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_4809 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_4810 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_4811 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_4812 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_4813 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_4814 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_4815 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_4816 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_4817 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_4818 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_4819 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_4820 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_5214 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_5230 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_5215 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_5231 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_5216 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_5232 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_5217 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_5233 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_5218 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_5234 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_5219 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_5235 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_5220 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_5236 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_5221 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_5237 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_5222 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_5238 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_5223 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_5239 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_5225 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_5241 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_5226 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_5242 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_5224 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_5240 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_5227 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_5243 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_5228 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_5244 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_5229 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_5245 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_4683 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_5198 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_5214 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_5199 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_5215 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_5200 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_5216 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_5201 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_5217 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_5202 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_5218 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_5203 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_5219 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_5204 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_5220 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_5205 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_5221 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_5206 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_5222 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_5207 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_5223 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_5208 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_5224 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_5209 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_5225 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_5210 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_5226 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_5211 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_5227 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_5212 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_5228 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_5213 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_5229 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_4761 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_4762 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_4763 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_4764 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_4765 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_4766 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_4767 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_4768 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_4769 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_4770 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_4771 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_4772 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_4773 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_4774 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_4775 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_4776 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_4777 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_4778 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_4779 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_4780 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_4781 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_4782 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_4783 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_4784 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_4785 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_4786 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_4787 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_4788 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_4789 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_4790 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_5182 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_5198 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_5183 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_5199 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_5184 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_5200 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_5185 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_5201 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_5186 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_5202 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_5187 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_5203 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_5188 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_5204 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_5189 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_5205 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_5190 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_5206 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_5191 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_5207 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_5192 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_5208 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_5193 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_5209 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_5194 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_5210 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_5195 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_5211 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_5196 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_5212 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_5197 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_5213 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_4682 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_5166 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_5182 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_5167 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_5183 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_5168 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_5184 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_5169 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_5185 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_5170 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_5186 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_5171 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_5187 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_5172 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_5188 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_5173 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_5189 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_5174 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_5190 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_5175 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_5191 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_5176 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_5192 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_5177 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_5193 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_5178 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_5194 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_5179 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_5195 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_5180 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_5196 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_5181 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_5197 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_4729 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_4730 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_4731 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_4732 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_4733 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_4734 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_4735 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_4736 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_4737 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_4738 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_4739 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_4740 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_4741 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_4742 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_4743 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_4744 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_4745 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_4746 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_4747 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_4749 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_4750 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_4748 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_4751 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_4752 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_4753 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_4754 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_4755 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_4756 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_4757 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_4758 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_4759 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_5150 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_5166 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_5151 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_5167 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_5152 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_5168 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_5153 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_5169 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_5154 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_5170 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_5155 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_5171 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_5156 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_5172 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_5157 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_5173 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_5158 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_5174 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_5159 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_5175 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_5160 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_5176 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_5161 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_5177 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_5162 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_5178 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_5163 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_5179 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_5164 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_5180 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_5165 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_5181 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_4681 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_5134 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_5150 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_5135 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_5151 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_5136 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_5152 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_5137 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_5153 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_5138 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_5154 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_5139 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_5155 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_5140 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_5156 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_5141 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_5157 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_5142 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_5158 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_5143 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_5159 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_5144 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_5160 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_5145 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_5161 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_5146 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_5162 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_5147 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_5163 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_5148 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_5164 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_5149 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_5165 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_4696 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_4697 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_4698 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_4699 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_4700 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_4701 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_4702 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_4703 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_4704 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_4705 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_4706 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_4707 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_4708 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_4709 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_4710 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_4711 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_4712 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_4713 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_4714 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_4715 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_4716 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_4717 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_4718 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_4719 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_4720 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_4721 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_4722 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_4723 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_4724 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_4725 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_4726 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_4727 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_5118 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_5134 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_5119 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_5135 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_5120 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_5136 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_5121 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_5137 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_5122 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_5138 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_5123 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_5139 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_5124 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_5140 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_5125 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_5141 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_5126 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_5142 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_5127 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_5143 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_5128 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_5144 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_5129 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_5145 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_5130 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_5146 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_5131 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_5147 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_5132 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_5148 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_5133 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_5149 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(pwr_good),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_4680 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_5102 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_5118 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_5103 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_5119 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_5104 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_5120 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_5106 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_5122 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_5107 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_5123 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_5105 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_5121 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_5108 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_5124 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_5109 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_5125 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_5110 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_5126 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_5111 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_5127 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_5112 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_5128 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_5113 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_5129 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_5114 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_5130 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_5115 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_5131 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_5116 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_5132 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_5117 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_5133 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [15]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [14]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [13]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [12]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [11]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [10]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [9]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [8]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [7]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [6]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [5]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [4]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [3]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [2]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [1]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [0]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_5086 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_5102 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_5087 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_5103 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_5088 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_5104 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_5089 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_5105 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_5090 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_5106 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_5091 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_5107 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_5092 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_5108 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_5093 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_5109 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_5094 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_5110 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_5095 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_5111 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_5096 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_5112 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_5097 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_5113 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_5098 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_5114 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_5099 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_5115 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_5100 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_5116 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_5101 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_5117 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_5086 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_5087 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_5088 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_5089 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_5090 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_5091 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_5092 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_5093 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_5094 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_5095 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_5096 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_5097 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_5098 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_5099 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_5100 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_5101 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [18]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s71_7941 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [19])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s61_7901 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [18])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s61_7901 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [18])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s51_7902 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [17])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s51_7902 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s41_7903 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s41_7903 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14]),
    .DI(\s1/i8088/tcore/exec/s [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<15>  (
    .I0(\s1/i8088/tcore/exec/s [11]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13]),
    .DI(\s1/i8088/tcore/exec/s [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<14>  (
    .I0(\s1/i8088/tcore/exec/s [10]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12]),
    .DI(\s1/i8088/tcore/exec/s [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<13>  (
    .I0(\s1/i8088/tcore/exec/s [9]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11]),
    .DI(\s1/i8088/tcore/exec/s [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<12>  (
    .I0(\s1/i8088/tcore/exec/s [8]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10]),
    .DI(\s1/i8088/tcore/exec/s [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<11>  (
    .I0(\s1/i8088/tcore/exec/s [7]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9]),
    .DI(\s1/i8088/tcore/exec/s [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<10>  (
    .I0(\s1/i8088/tcore/exec/s [6]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8]),
    .DI(\s1/i8088/tcore/exec/s [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<9>  (
    .I0(\s1/i8088/tcore/exec/s [5]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7]),
    .DI(\s1/i8088/tcore/exec/s [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<8>  (
    .I0(\s1/i8088/tcore/exec/s [4]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6]),
    .DI(\s1/i8088/tcore/exec/s [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<7>  (
    .I0(\s1/i8088/tcore/exec/s [3]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5]),
    .DI(\s1/i8088/tcore/exec/s [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<6>  (
    .I0(\s1/i8088/tcore/exec/s [2]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4]),
    .DI(\s1/i8088/tcore/exec/s [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<5>  (
    .I0(\s1/i8088/tcore/exec/s [1]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/tcore/exec/s [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<4>  (
    .I0(\s1/i8088/tcore/exec/s [0]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_7942 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_7904 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_7904 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_7905 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_7905 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_7906 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_7906 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_7907 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_7907 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_7908 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_7908 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_7909 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_7909 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_7910 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_7910 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_7911 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_7911 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_7912 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_7912 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_7913 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_7913 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_7914 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_7914 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_7915 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_7915 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_7916 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_7916 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [18]),
    .LI(\s1/i8088/tcore/exec/s [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [19])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17]),
    .LI(\s1/i8088/tcore/exec/s [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [18])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/s [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [18])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16]),
    .LI(\s1/i8088/tcore/exec/s [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [17])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/s [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15]),
    .LI(\s1/i8088/tcore/exec/s [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15]),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/s [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14]),
    .DI(\s1/i8088/tcore/exec/s [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<15>  (
    .I0(\s1/i8088/tcore/exec/s [11]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13]),
    .DI(\s1/i8088/tcore/exec/s [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<14>  (
    .I0(\s1/i8088/tcore/exec/s [10]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12]),
    .DI(\s1/i8088/tcore/exec/s [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<13>  (
    .I0(\s1/i8088/tcore/exec/s [9]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11]),
    .DI(\s1/i8088/tcore/exec/s [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<12>  (
    .I0(\s1/i8088/tcore/exec/s [8]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10]),
    .DI(\s1/i8088/tcore/exec/s [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<11>  (
    .I0(\s1/i8088/tcore/exec/s [7]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9]),
    .DI(\s1/i8088/tcore/exec/s [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<10>  (
    .I0(\s1/i8088/tcore/exec/s [6]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8]),
    .DI(\s1/i8088/tcore/exec/s [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<9>  (
    .I0(\s1/i8088/tcore/exec/s [5]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7]),
    .DI(\s1/i8088/tcore/exec/s [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<8>  (
    .I0(\s1/i8088/tcore/exec/s [4]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6]),
    .DI(\s1/i8088/tcore/exec/s [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<7>  (
    .I0(\s1/i8088/tcore/exec/s [3]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5]),
    .DI(\s1/i8088/tcore/exec/s [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<6>  (
    .I0(\s1/i8088/tcore/exec/s [2]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4]),
    .DI(\s1/i8088/tcore/exec/s [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<5>  (
    .I0(\s1/i8088/tcore/exec/s [1]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/tcore/exec/s [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<4>  (
    .I0(\s1/i8088/tcore/exec/s [0]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<1>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<0>  (
    .CI(\s1/i8088/tcore/exec/regfile/flags [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<0>  (
    .CI(\s1/i8088/tcore/exec/regfile/flags [7]),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<0>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5]),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a211 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4]),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a19_8573 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3]),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a17_8571 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2]),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a151_8570 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1]),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a131_8572 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0]),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a111_8566 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a21_8560 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>_5626 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a91_7943 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_5627 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a71_7917 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_5627 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a71_7917 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>_5626 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_5628 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a61_7918 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_5628 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a61_7918 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_5627 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_5629 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a51_7919 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_5629 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a51_7919 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_5628 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_5630 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a41_7920 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_5630 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a41_7920 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_5629 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_5631 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a31_7921 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_5631 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a31_7921 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_5630 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_5632 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a241_7922 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_5632 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a241_7922 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_5631 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_5634 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_5633 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_5634 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_5633 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_5632 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>_5635 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_5634 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>_5636 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>_5635 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>_5637 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>_5636 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>_5638 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>_5637 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_5639 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a15_7923 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_5639 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a15_7923 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>_5638 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_5640 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_7924 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_5640 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_7924 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_5639 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_7925 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_7925 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_5640 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>_5642 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>_5641 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_5644 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_5643 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_5644 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_5643 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>_5642 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_5646 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_5645 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_5646 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_5645 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_5644 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_5648 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_5647 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_5648 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_5647 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_5646 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_5650 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_5649 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_5650 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_5649 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_5648 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_5652 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_5651 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_5652 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_5651 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_5650 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_5654 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_5653 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_5654 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_5653 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_5652 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_5655 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a231_7926 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_5655 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a231_7926 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_5654 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>_5657 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>_5656 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_5655 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>_5659 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>_5658 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>_5657 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>_5661 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>_5660 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>_5659 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>_5663 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>_5662 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>_5661 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_5664 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_7927 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_5664 ),
    .DI(pwr_good),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_7927 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>_5663 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_5665 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a13_7928 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_5665 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a13_7928 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_5664 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<1>  (
    .CI(pwr_good),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a11_7929 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>  (
    .CI(pwr_good),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a11_7929 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_5665 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_5845 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_5846 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_5847 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_5848 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_5849 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_5850 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_5850 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_5847 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_5851 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_5852 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_5852 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_5851 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_5853 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_5854 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_5855 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_5855 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_5854 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_5856 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_5856 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_5853 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_5857 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_5858 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_5858 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_5857 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_5859 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_5860 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_5861 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_5861 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_5860 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_5862 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_5862 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_5859 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_5863 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_5864 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_5864 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_5863 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_5866 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_5867 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_5867 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_5866 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_5869 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_5870 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_5870 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_5869 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_5872 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_5873 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_5873 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_5872 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_5875 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_5876 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_5876 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_5875 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_5878 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_5879 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_5879 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_5878 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_5881 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_5882 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_5882 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_5881 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_5884 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_5885 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_5885 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_5884 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_5887 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_5888 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_7948 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_7949 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_5890 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_5891 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_7950 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_7951 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_5893 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_5894 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_7952 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_7953 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_5896 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_5897 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_7954 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_7955 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_5899 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_5900 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_7956 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_7957 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_5902 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_5903 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_7958 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_7959 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_5905 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_5906 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_7960 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_7961 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_5908 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_5909 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_7962 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_7963 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_5911 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_5912 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_7964 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_7965 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_5914 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_5915 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_7966 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_7967 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_5917 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_5918 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_7968 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_7969 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_5920 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_5921 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_7970 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_7971 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_7972 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_7973 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_7974 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_7975 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_5925 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_5926 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_5926 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_5925 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_5928 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_5929 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_5929 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_5928 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_5931 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_5932 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_5932 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_5931 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_5934 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_5935 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_5935 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_5934 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_5846 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_5845 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_5938 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_5849 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_5848 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_5939 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_5939 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_5938 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_5888 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_5887 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_5891 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_5890 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_5894 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_5893 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_5897 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_5896 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_5900 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_5899 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_5903 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_5902 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_5906 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_5905 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_5909 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_5908 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_5912 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_5911 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_5915 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_5914 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_5918 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_5917 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_5921 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_5920 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_5  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5954 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_6  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5955 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5955 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5954 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_7980 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_7981 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_5956 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_7982 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_7983 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_5957 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_5957 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_5956 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_7984 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_7985 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_5958 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_7986 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_7987 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_5959 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_5959 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_5958 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_7988 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_7989 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_7990 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_7991 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_7992 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_7993 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_7994 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_7995 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_7996 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_7997 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_7998 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_7999 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_8000 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_8001 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_8002 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_8003 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_47  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_514  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_515  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_67  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_5970 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_5973 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_5973 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_5970 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_5974 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_5975 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_5975 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_5974 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_5977 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b9 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b9 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_5977 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_5979 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_5980 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_5980 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_5979 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_5982 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b10 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_5982 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_5984 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_5985 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_5985 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_5984 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_5987 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b111 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b111 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_5987 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_5989 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_5990 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_5990 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_5989 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_5992 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b121 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b121 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_5992 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_5994 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_5995 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_5995 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_5994 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_5997 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b13 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b13 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_5997 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_5999 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_6000 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_6000 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_5999 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_6002 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_6003 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_6003 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_6002 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_6047 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_6048 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_6048 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_6047 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_6050 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_614  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b11 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b11 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_6050 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_6052 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_6053 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_6053 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_6052 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_6055 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_615  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b81_7236 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b81_7236 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_6055 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_5  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6057 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_6  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6058 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6058 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6057 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_8010 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_8011 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_6059 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_8012 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_8013 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_6060 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_6060 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_6059 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_8014 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_8015 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_6061 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_8016 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_8017 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_6062 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_6062 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_6061 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_8018 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_8019 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_8020 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_8021 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_8022 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_8023 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_8024 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_8025 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_8026 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_8027 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_8028 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_8029 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_8030 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_8031 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_8032 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_8033 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_47  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_514  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_515  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_67  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_6076 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_6079 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_6079 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_6076 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_6080 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_6081 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_6081 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_6080 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_6083 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_6083 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_6086 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_6087 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_6087 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_6086 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_6089 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_6089 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_6092 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_6093 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_6093 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_6092 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_6095 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_6095 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_6098 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_6099 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_6099 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_6098 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_6101 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_6101 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_6104 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_6105 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_6105 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_6104 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_6107 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_6107 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_6110 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_6111 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_6111 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_6110 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_6113 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_6113 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_6158 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_6159 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_6159 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_6158 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_6161 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_6162 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_6162 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_6161 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_6164 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_6165 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_6165 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_6164 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_6167 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_6167 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> )
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_255  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [255])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_254  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [254])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_253  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [253])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_252  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [252])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_251  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [251])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_250  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [250])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_249  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [249])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_248  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [248])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_247  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [247])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_246  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [246])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_245  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [245])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_244  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [244])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_243  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [243])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_242  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [242])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_241  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [241])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_240  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [240])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_239  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3050_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [239])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_238  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3051_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [238])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_237  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3052_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [237])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_236  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3053_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [236])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_235  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3054_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [235])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_234  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3055_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [234])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_233  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3056_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [233])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_232  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3057_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [232])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_231  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3058_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [231])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_230  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3059_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [230])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_229  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3060_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [229])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_228  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3061_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [228])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_227  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3062_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [227])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_226  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3063_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [226])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_225  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3064_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [225])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_224  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3065_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [224])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_223  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [223])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_222  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [222])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_221  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [221])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_220  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [220])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_219  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [219])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_218  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [218])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_217  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [217])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_216  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [216])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_215  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [215])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_214  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [214])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_213  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [213])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_212  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [212])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_211  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [211])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_210  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [210])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_209  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [209])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_208  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [208])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_207  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [207])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_206  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [206])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_205  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [205])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_204  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [204])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_203  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [203])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_202  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [202])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_201  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [201])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_200  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [200])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_199  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [199])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_198  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [198])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_197  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [197])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_196  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [196])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_195  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [195])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_194  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [194])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_193  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [193])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_192  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [192])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_191  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [191])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_190  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [190])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_189  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [189])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_188  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [188])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_187  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [187])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_186  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [186])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_185  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [185])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_184  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [184])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_183  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [183])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_182  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [182])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_181  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [181])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_180  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [180])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_179  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [179])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_178  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [178])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_177  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [177])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_176  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [176])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_175  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [175])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_174  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [174])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_173  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [173])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_172  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [172])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_171  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [171])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_170  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [170])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_169  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [169])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_168  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [168])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_167  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [167])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_166  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [166])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_165  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [165])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_164  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [164])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_163  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [163])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_162  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [162])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_161  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [161])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_160  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [160])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_159  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [159])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_158  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [158])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_157  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [157])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_156  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [156])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_155  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [155])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_154  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [154])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_153  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [153])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_152  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [152])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_151  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [151])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_150  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [150])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_149  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [149])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_148  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [148])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_147  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [147])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_146  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [146])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_145  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [145])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_144  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [144])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_143  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [143])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_142  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [142])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_141  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [141])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_140  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [140])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_139  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [139])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_138  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [138])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_137  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [137])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_136  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [136])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_135  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [135])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_134  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [134])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_133  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [133])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_132  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [132])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_131  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [131])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_130  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [130])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_129  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [129])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_128  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [128])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_127  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [127])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_126  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [126])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_125  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [125])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_124  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [124])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_123  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [123])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_122  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [122])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_121  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [121])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_120  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [120])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_119  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [119])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_118  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [118])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_117  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [117])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_116  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [116])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_115  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [115])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_114  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [114])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_113  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [113])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_112  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [112])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_111  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [111])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_110  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [110])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_109  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [109])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_108  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [108])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_107  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [107])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_106  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [106])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_105  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [105])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_104  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [104])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_103  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [103])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_102  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [102])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_101  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [101])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_100  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [100])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_99  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [99])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_98  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [98])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_97  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [97])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_96  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [96])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_95  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [95])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_94  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [94])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_93  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [93])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_92  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [92])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_91  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [91])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_90  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [90])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_89  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [89])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_88  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [88])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_87  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [87])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_86  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [86])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_85  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [85])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_84  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [84])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_83  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [83])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_82  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [82])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_81  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [81])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_80  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [80])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_79  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [79])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_78  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [78])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_77  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [77])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_76  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [76])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_75  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [75])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_74  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [74])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_73  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [73])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_72  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [72])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_71  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [71])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_70  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [70])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_69  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [69])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_68  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [68])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_67  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [67])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_66  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [66])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_65  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [65])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_64  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [64])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_63  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_6217 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [63])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_62  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_6216 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [62])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_61  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_6215 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [61])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_60  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_6214 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [60])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_59  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_6213 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [59])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_58  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_6212 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [58])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_57  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_6211 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [57])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_56  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_6210 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [56])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_55  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [55])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_54  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [54])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_53  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [53])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_52  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [52])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_51  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [51])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_50  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [50])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_49  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [49])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_48  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [48])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_47  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3034_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [47])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_46  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3035_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [46])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_45  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3036_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [45])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_44  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3037_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [44])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_43  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3038_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [43])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_42  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3039_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [42])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_41  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3040_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [41])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_40  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3041_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [40])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_39  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3042_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [39])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_38  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3043_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [38])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_37  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3044_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [37])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_36  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3045_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [36])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_35  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3046_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [35])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_34  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3047_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [34])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_33  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3048_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [33])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_32  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3049_o ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [32])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_31  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_6201 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [31])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_30  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_6200 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [30])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_29  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_6199 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [29])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_28  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_6198 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [28])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_27  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_6197 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [27])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_26  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_6196 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [26])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_25  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_6195 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [25])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_24  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_6194 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [24])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_23  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [23])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_22  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [22])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_21  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [21])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_20  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [20])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_19  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [19])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [18])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_17  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [17])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [16])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_6185 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [15])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_6184 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [14])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_6183 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [13])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_6182 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [12])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_6181 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [11])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_6180 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [10])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_6179 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [9])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_6178 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [8])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [7])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [6])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [5])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [4])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [3])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [2])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [1])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [0])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [8]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [8])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [7])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [6]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [6])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [5]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [5])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [4]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [4])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [3]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [3])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [2]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [2])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [1]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [1])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [0]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/exec/regfile/flags [0])
  );
  MUXF7   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_6744 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_6743 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_6745 )
  );
  MUXF7   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_6747 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_6746 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_6748 )
  );
  MUXF8   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_2_f8  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_6748 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_6745 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o )
  );
  FDCE   \s1/i8088/lsb_i/q_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [7]),
    .Q(\s1/i8088/lsb_i/q [7])
  );
  FDCE   \s1/i8088/lsb_i/q_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [6]),
    .Q(\s1/i8088/lsb_i/q [6])
  );
  FDCE   \s1/i8088/lsb_i/q_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [5]),
    .Q(\s1/i8088/lsb_i/q [5])
  );
  FDCE   \s1/i8088/lsb_i/q_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [4]),
    .Q(\s1/i8088/lsb_i/q [4])
  );
  FDCE   \s1/i8088/lsb_i/q_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [3]),
    .Q(\s1/i8088/lsb_i/q [3])
  );
  FDCE   \s1/i8088/lsb_i/q_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [2]),
    .Q(\s1/i8088/lsb_i/q [2])
  );
  FDCE   \s1/i8088/lsb_i/q_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [1]),
    .Q(\s1/i8088/lsb_i/q [1])
  );
  FDCE   \s1/i8088/lsb_i/q_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [0]),
    .Q(\s1/i8088/lsb_i/q [0])
  );
  FDCE   \s1/i8088/msb_i/q_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [7]),
    .Q(\s1/i8088/msb_i/q [7])
  );
  FDCE   \s1/i8088/msb_i/q_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [6]),
    .Q(\s1/i8088/msb_i/q [6])
  );
  FDCE   \s1/i8088/msb_i/q_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [5]),
    .Q(\s1/i8088/msb_i/q [5])
  );
  FDCE   \s1/i8088/msb_i/q_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [4]),
    .Q(\s1/i8088/msb_i/q [4])
  );
  FDCE   \s1/i8088/msb_i/q_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [3]),
    .Q(\s1/i8088/msb_i/q [3])
  );
  FDCE   \s1/i8088/msb_i/q_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [2]),
    .Q(\s1/i8088/msb_i/q [2])
  );
  FDCE   \s1/i8088/msb_i/q_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [1]),
    .Q(\s1/i8088/msb_i/q [1])
  );
  FDCE   \s1/i8088/msb_i/q_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [0]),
    .Q(\s1/i8088/msb_i/q [0])
  );
  FDCE   \s1/i8088/lsb_o/q_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [7]),
    .Q(\s1/i8088/lsb_o/q [7])
  );
  FDCE   \s1/i8088/lsb_o/q_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [6]),
    .Q(\s1/i8088/lsb_o/q [6])
  );
  FDCE   \s1/i8088/lsb_o/q_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [5]),
    .Q(\s1/i8088/lsb_o/q [5])
  );
  FDCE   \s1/i8088/lsb_o/q_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [4]),
    .Q(\s1/i8088/lsb_o/q [4])
  );
  FDCE   \s1/i8088/lsb_o/q_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [3]),
    .Q(\s1/i8088/lsb_o/q [3])
  );
  FDCE   \s1/i8088/lsb_o/q_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [2]),
    .Q(\s1/i8088/lsb_o/q [2])
  );
  FDCE   \s1/i8088/lsb_o/q_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [1]),
    .Q(\s1/i8088/lsb_o/q [1])
  );
  FDCE   \s1/i8088/lsb_o/q_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [0]),
    .Q(\s1/i8088/lsb_o/q [0])
  );
  FDCE   \s1/i8088/msb_o/q_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [15]),
    .Q(\s1/i8088/msb_o/q [7])
  );
  FDCE   \s1/i8088/msb_o/q_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [14]),
    .Q(\s1/i8088/msb_o/q [6])
  );
  FDCE   \s1/i8088/msb_o/q_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [13]),
    .Q(\s1/i8088/msb_o/q [5])
  );
  FDCE   \s1/i8088/msb_o/q_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [12]),
    .Q(\s1/i8088/msb_o/q [4])
  );
  FDCE   \s1/i8088/msb_o/q_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [11]),
    .Q(\s1/i8088/msb_o/q [3])
  );
  FDCE   \s1/i8088/msb_o/q_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [10]),
    .Q(\s1/i8088/msb_o/q [2])
  );
  FDCE   \s1/i8088/msb_o/q_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [9]),
    .Q(\s1/i8088/msb_o/q [1])
  );
  FDCE   \s1/i8088/msb_o/q_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [8]),
    .Q(\s1/i8088/msb_o/q [0])
  );
  FDCE   \s1/i8088/ctrl_fsm/cnt/count_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ctrl_fsm/cnt/_n0014_inv ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<0> ),
    .Q(\s1/i8088/ctrl_fsm/cnt/count [0])
  );
  FDCE   \s1/i8088/ctrl_fsm/cnt/count_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ctrl_fsm/cnt/_n0014_inv ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<1> ),
    .Q(\s1/i8088/ctrl_fsm/cnt/count [1])
  );
  FDC   \s1/i8088/ctrl_fsm/state_FSM_FFd1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/state_FSM_FFd1-In ),
    .Q(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 )
  );
  FDC   \s1/i8088/ctrl_fsm/state_FSM_FFd2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/state_FSM_FFd2-In_6791 ),
    .Q(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 )
  );
  FDR   \s2/b5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s2/aen_brd_40 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s2/b5_6799 )
  );
  FDR   \s2/aen_brd  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s2/holda_42 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s2/aen_brd_40 )
  );
  FDRS_1   \s2/holda  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s2/b7_6798 ),
    .R(\s2/_n0068 ),
    .S(\s2/holda_42 ),
    .Q(\s2/holda_42 )
  );
  FDR   \s2/allow_nmi  (
    .C(wrt_nmi_reg_n),
    .D(xd[7]),
    .R(\s2/rdy_wait_38 ),
    .Q(\s2/allow_nmi_6796 )
  );
  FDR   \s2/b7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s2/b4_6797 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s2/b7_6798 )
  );
  FDRS   \s2/rdy_wait  (
    .C(\s2/b1 ),
    .D(\s4/i8237/dack [0]),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .S(pwr_good),
    .Q(\s2/rdy_wait_38 )
  );
  FDR   \s2/td2/td5/q  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s2/clk_INV_411_o ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s2/td2/td5/q_6794 )
  );
  FDR   \s3/td0/td25/q  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s3/td0/td20/q_6804 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s3/td0/td25/q_6807 )
  );
  FDR   \s3/td0/td20/q  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s3/td0/td15/q_6803 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s3/td0/td20/q_6804 )
  );
  FDR   \s3/td0/td15/q  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s3/td0/td10/q_6802 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s3/td0/td15/q_6803 )
  );
  FDR   \s3/td0/td10/q  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s3/td0/td5/q_6801 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s3/td0/td10/q_6802 )
  );
  FDR   \s3/td0/td5/q  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s3/rasc ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s3/td0/td5/q_6801 )
  );
  FDS_1 #(
    .INIT ( 1'b1 ))
  \s9/keyboard/keyinmod/b_FSM_FFd11  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd1_6825 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd11_6824 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd1  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd2_6826 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd1_6825 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd2  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd3_6823 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd2_6826 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd3  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd4_6822 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd3_6823 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd4  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd5_6821 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd4_6822 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd5  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd6_6820 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd5_6821 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd6  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd7_6819 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd6_6820 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd7  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd8_6818 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd7_6819 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd8  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd9_6817 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd8_6818 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd9  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd10_6816 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd9_6817 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s9/keyboard/state_FSM_FFd1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state_FSM_FFd1-In2 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s9/keyboard/state_FSM_FFd1_6827 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd10  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd11_6824 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd10_6816 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s9/keyboard/state_FSM_FFd3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state_FSM_FFd3-In2 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s9/keyboard/state_FSM_FFd3_6829 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s9/keyboard/state_FSM_FFd2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state_FSM_FFd2-In1 ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s9/keyboard/state_FSM_FFd2_6828 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s9/keyboard/irq1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/pb7_GND_298_o_MUX_3431_o ),
    .R(\s9/keyboard/state[7]_reduce_or_51_o ),
    .Q(\s9/keyboard/irq1_80 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/newdata  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o ),
    .Q(\s9/keyboard/keyinmod/newdata_6862 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_7  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> ),
    .Q(\s9/keyboard/dataout_7_6870 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_6  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> ),
    .Q(\s9/keyboard/dataout_6_6869 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_5  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> ),
    .Q(\s9/keyboard/dataout_5_6868 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_4  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> ),
    .Q(\s9/keyboard/dataout_4_6867 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_3  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> ),
    .Q(\s9/keyboard/dataout_3_6866 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_2  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> ),
    .Q(\s9/keyboard/dataout_2_6865 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_1  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> ),
    .Q(\s9/keyboard/dataout_1_6864 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_0  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> ),
    .Q(\s9/keyboard/dataout_0_6863 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<7> ),
    .Q(\s9/keyboard/pa [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<6> ),
    .Q(\s9/keyboard/pa [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<5> ),
    .Q(\s9/keyboard/pa [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<4> ),
    .Q(\s9/keyboard/pa [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<3> ),
    .Q(\s9/keyboard/pa [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<2> ),
    .Q(\s9/keyboard/pa [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<1> ),
    .Q(\s9/keyboard/pa [1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s9/keyboard/pa_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0> ),
    .Q(\s9/keyboard/pa [0])
  );
  FDR   \s6/rb0/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb0/central_ram_core/fsm_FSM_FFd1_6875 )
  );
  FDR   \s6/rb0/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb0/central_ram_core/fsm_FSM_FFd2_6874 )
  );
  FDR   \s6/rb1/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb1/central_ram_core/fsm_FSM_FFd1_6879 )
  );
  FDR   \s6/rb1/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb1/central_ram_core/fsm_FSM_FFd2_6878 )
  );
  FDR   \s6/rb2/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb2/central_ram_core/fsm_FSM_FFd1_6883 )
  );
  FDR   \s6/rb2/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb2/central_ram_core/fsm_FSM_FFd2_6882 )
  );
  FDR   \s6/rb3/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb3/central_ram_core/fsm_FSM_FFd1_6887 )
  );
  FDR   \s6/rb3/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .Q(\s6/rb3/central_ram_core/fsm_FSM_FFd2_6886 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_lut<2>1  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_lut<2> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s6/ls2800/Madd_n0033[2:0]_Madd_Madd_xor<0>11  (
    .I0(\s6/md [0]),
    .I1(\s6/md [1]),
    .I2(\s6/md [2]),
    .O(\s6/ls2800/n0033[2:0]<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s8/out2_spkr_data_AND_783_o1  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I1(\s9/i8255/pb_1_77 ),
    .O(PIEZO_SPEAKER_OBUF_100)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8259/dout[7]_dout[7]_mux_34_OUT<3>_inv1  (
    .I0(\s1/i8259/eoir_3_170 ),
    .I1(\s1/i8259/eoir_4_171 ),
    .O(\s1/i8259/dout[7]_dout[7]_mux_34_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8259/Mmux_recint_eoir[1]_MUX_3181_o11  (
    .I0(\s1/i8259/eoir_1_169 ),
    .I1(\s1/i8259/eoir_4_171 ),
    .I2(\s1/i8259/eoir_3_170 ),
    .O(\s1/i8259/recint_eoir[1]_MUX_3181_o )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \s1/i8259/inta<0>1  (
    .I0(\s1/i8259/irr_0_152 ),
    .I1(\s1/i8259/imr_0_172 ),
    .I2(\s1/i8259/irr_1_151 ),
    .I3(\s1/i8259/imr_1_173 ),
    .O(\s1/intr )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8259/eoir[4]_GND_58_o_equal_27_o<4>1  (
    .I0(\s1/i8259/eoir_4_171 ),
    .I1(\s1/i8259/eoir_3_170 ),
    .O(\s1/i8259/eoir[4]_GND_58_o_equal_27_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8259/_n0561<1>1  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/_n0561 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8259/_n0565<1>1  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/_n0565 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \s1/u8/ab_inv1  (
    .I0(\s1/den ),
    .I1(\s1/dtr ),
    .I2(xior_n),
    .O(\s1/u8/ab_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s9/i8255/cmd[4]_GND_273_o_equal_13_o<4>1  (
    .I0(\xa[1] ),
    .I1(xior_n),
    .I2(xiow_n),
    .I3(\xa[0] ),
    .I4(ppi_cs_n),
    .O(\s9/i8255/cmd[4]_GND_273_o_equal_13_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT12  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [0]),
    .I2(\s0/vgamod/buff0_addr [0]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT31  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [1]),
    .I2(\s0/vgamod/buff0_addr [1]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT41  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [2]),
    .I2(\s0/vgamod/buff0_addr [2]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT51  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [3]),
    .I2(\s0/vgamod/buff0_addr [3]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT12  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [0]),
    .I2(\s0/vgamod/attr0_addr [0]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT31  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [1]),
    .I2(\s0/vgamod/attr0_addr [1]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT41  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [2]),
    .I2(\s0/vgamod/attr0_addr [2]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT51  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [3]),
    .I2(\s0/vgamod/attr0_addr [3]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s0/vgamod/Mmux_reg_cur_start[3]_PWR_185_o_mux_68_OUT11  (
    .I0(d[0]),
    .I1(\s2/rdy_wait_38 ),
    .O(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/Mmux_reg_cur_start[3]_PWR_185_o_mux_68_OUT21  (
    .I0(\s2/rdy_wait_38 ),
    .I1(d[1]),
    .O(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/Mmux_reg_cur_start[3]_PWR_185_o_mux_68_OUT31  (
    .I0(\s2/rdy_wait_38 ),
    .I1(d[2]),
    .O(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/Mmux_reg_cur_start[3]_PWR_185_o_mux_68_OUT41  (
    .I0(\s2/rdy_wait_38 ),
    .I1(d[3]),
    .O(\s0/vgamod/reg_cur_start[3]_PWR_185_o_mux_68_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/_n0400_inv1  (
    .I0(\s0/vgamod/v_count[9]_h_count[9]_AND_897_o ),
    .I1(\s0/vgamod/h_count[9]_PWR_185_o_equal_80_o ),
    .O(\s0/vgamod/_n0400_inv )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s0/vgamod/_n0409_inv1  (
    .I0(\s0/vgamod/mem_range ),
    .I1(memw_n),
    .I2(a[0]),
    .O(\s0/vgamod/new_attr_we )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s0/vgamod/_n0372_inv1  (
    .I0(a[0]),
    .I1(\s0/vgamod/mem_range ),
    .I2(memw_n),
    .O(\s0/vgamod/new_buff_we )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s0/vgamod/h_count[2]_GND_301_o_equal_131_o<2>1  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s8/pclka_8583 ),
    .O(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s0/vgamod/brown_bg<2>1  (
    .I0(\s0/vgamod/vga_bg_colour [1]),
    .I1(\s0/vgamod/vga_bg_colour [0]),
    .I2(\s0/vgamod/vga_bg_colour [2]),
    .O(\s0/vgamod/brown_bg )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s0/vgamod/brown_fg1  (
    .I0(\s0/vgamod/vga_fg_colour [1]),
    .I1(\s0/vgamod/vga_fg_colour [2]),
    .I2(\s0/vgamod/intense_657 ),
    .I3(\s0/vgamod/vga_fg_colour [0]),
    .O(\s0/vgamod/brown_fg )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_READLSB_Mux_24_o11  (
    .I0(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_READLSB_Mux_24_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s8/i8253/vcs/C2/CNTREG/Mmux_LOAD_GND_263_o_MUX_3391_o11  (
    .I0(\s8/i8253/vcs/C2/CNTREG/LOAD_1018 ),
    .I1(\s8/pclka_8583 ),
    .O(\s8/i8253/vcs/C2/CNTREG/LOAD_GND_263_o_MUX_3391_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_TRIG_PWR_176_o_MUX_3428_o11  (
    .I0(\s8/i8253/vcs/C2/MODETRIG ),
    .I1(\s8/i8253/vcs/C2/OUTCTRL/TRIG_1156 ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_READLSB_Mux_24_o11  (
    .I0(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_READLSB_Mux_24_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s8/i8253/vcs/C1/CNTREG/Mmux_LOAD_GND_263_o_MUX_3391_o11  (
    .I0(\s8/i8253/vcs/C1/CNTREG/LOAD_1175 ),
    .I1(\s8/pclka_8583 ),
    .O(\s8/i8253/vcs/C1/CNTREG/LOAD_GND_263_o_MUX_3391_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_TRIG_PWR_176_o_MUX_3428_o11  (
    .I0(\s8/i8253/vcs/C1/MODETRIG ),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/TRIG_1311 ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_TRIG_PWR_176_o_MUX_3428_o11  (
    .I0(\s8/i8253/vcs/C0/MODETRIG ),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/TRIG_1316 ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s8/i8253/vcs/C0/CNTREG/Mmux_LOAD_GND_263_o_MUX_3391_o11  (
    .I0(\s8/i8253/vcs/C0/CNTREG/LOAD_1444 ),
    .I1(\s8/pclka_8583 ),
    .O(\s8/i8253/vcs/C0/CNTREG/LOAD_GND_263_o_MUX_3391_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_READLSB_Mux_24_o11  (
    .I0(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_READLSB_Mux_24_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C2/LOADCNT1  (
    .I0(\s8/i8253/vcs/C2/CNTREG/LOAD_1018 ),
    .I1(\s8/i8253/vcs/C2/OUTCTRL/RELOAD_1043 ),
    .O(\s8/i8253/vcs/C2/LOADCNT )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o<3>1  (
    .I0(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C1/LOADCNT1  (
    .I0(\s8/i8253/vcs/C1/CNTREG/LOAD_1175 ),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/RELOAD_1200 ),
    .O(\s8/i8253/vcs/C1/LOADCNT )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o<3>1  (
    .I0(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o<3>1  (
    .I0(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o1  (
    .I0(xd[5]),
    .I1(xd[4]),
    .O(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o1  (
    .I0(xd[2]),
    .I1(xd[1]),
    .I2(xd[3]),
    .O(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C0/LOADCNT1  (
    .I0(\s8/i8253/vcs/C0/CNTREG/LOAD_1444 ),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/RELOAD_1469 ),
    .O(\s8/i8253/vcs/C0/LOADCNT )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_AS_inv2  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_AS_inv )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s4/i8237/state[2]_PWR_67_o_mux_176_OUT<1>1  (
    .I0(\s4/i8237/command [7]),
    .I1(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/state[2]_PWR_67_o_mux_176_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT17  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[0]),
    .I2(\s4/i8237/base_word [0]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT21  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [10]),
    .I2(xd[2]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT31  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [11]),
    .I2(xd[3]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT41  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [12]),
    .I2(xd[4]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT51  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [13]),
    .I2(xd[5]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT61  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [14]),
    .I2(xd[6]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT71  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [15]),
    .I2(xd[7]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT81  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[1]),
    .I2(\s4/i8237/base_word [1]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT91  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[2]),
    .I2(\s4/i8237/base_word [2]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT101  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[3]),
    .I2(\s4/i8237/base_word [3]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT111  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[4]),
    .I2(\s4/i8237/base_word [4]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT121  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[5]),
    .I2(\s4/i8237/base_word [5]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT131  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[6]),
    .I2(\s4/i8237/base_word [6]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT141  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[7]),
    .I2(\s4/i8237/base_word [7]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT151  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [8]),
    .I2(xd[0]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_word[15]_mux_24_OUT161  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_word [9]),
    .I2(xd[1]),
    .O(\s4/i8237/db_io[7]_base_word[15]_mux_24_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT17  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[0]),
    .I2(\s4/i8237/base_addr [0]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT21  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [10]),
    .I2(xd[2]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT31  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [11]),
    .I2(xd[3]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT41  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [12]),
    .I2(xd[4]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT51  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [13]),
    .I2(xd[5]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT61  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [14]),
    .I2(xd[6]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT71  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [15]),
    .I2(xd[7]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT81  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[1]),
    .I2(\s4/i8237/base_addr [1]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT91  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[2]),
    .I2(\s4/i8237/base_addr [2]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT101  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[3]),
    .I2(\s4/i8237/base_addr [3]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT111  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[4]),
    .I2(\s4/i8237/base_addr [4]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT121  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[5]),
    .I2(\s4/i8237/base_addr [5]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT131  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[6]),
    .I2(\s4/i8237/base_addr [6]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT141  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[7]),
    .I2(\s4/i8237/base_addr [7]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT151  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [8]),
    .I2(xd[0]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_db_io[7]_base_addr[15]_mux_21_OUT161  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/base_addr [9]),
    .I2(xd[1]),
    .O(\s4/i8237/db_io[7]_base_addr[15]_mux_21_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s4/i8237/Mxor_drequest<0>_xo<0>1  (
    .I0(\s4/i8237/command [6]),
    .I1(\s8/drq0_98 ),
    .O(\s4/i8237/drequest [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_mux_177_OUT11  (
    .I0(xd[6]),
    .I1(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/state[2]_GND_144_o_mux_177_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_mux_177_OUT21  (
    .I0(xd[7]),
    .I1(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/state[2]_GND_144_o_mux_177_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3276_o11  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/ff_1685 ),
    .O(\s4/i8237/state[2]_GND_144_o_MUX_3276_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s4/i8237/mast_clr_01  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s2/rdy_wait_38 ),
    .O(\s4/i8237/mast_clr_0 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \s4/i8237/state_state[2]_Z_48_o_Mux_157_o1  (
    .I0(\s4/i8237/state_FSM_FFd3_1758 ),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .O(\s4/i8237/state[2]_Z_48_o_Mux_157_o )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s4/i8237/state_FSM_FFd3-In211  (
    .I0(\s4/i8237/state_FSM_FFd2_1759 ),
    .I1(\s4/i8237/state_FSM_FFd1_1760 ),
    .I2(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I3(\s4/i8237/mode [5]),
    .I4(\s4/i8237/mode [4]),
    .O(\s4/i8237/state_FSM_FFd3-In21 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s4/ls6700/_n01141  (
    .I0(\xa[1] ),
    .I1(\xa[0] ),
    .O(\s4/ls6700/_n0114 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s4/ls6700/_n01261  (
    .I0(\xa[1] ),
    .I1(\xa[0] ),
    .O(\s4/ls6700/_n0126 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s6/pck_n_enb_ram_pck_AND_780_o1  (
    .I0(\s6/pck_n_103 ),
    .I1(\s9/i8255/pb_4_78 ),
    .O(\s6/pck_n_enb_ram_pck_AND_780_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s6/pck_n_enb_ram_pck_AND_781_o1  (
    .I0(\s6/pck_n_103 ),
    .I1(\s9/i8255/pb_4_78 ),
    .O(\s6/pck_n_enb_ram_pck_AND_781_o )
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<3>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_3_287 ),
    .I2(dma_aen_n),
    .I3(\xa[3] ),
    .O(a[3])
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<2>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_2_286 ),
    .I2(dma_aen_n),
    .I3(\xa[2] ),
    .O(a[2])
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<1>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_1_285 ),
    .I2(dma_aen_n),
    .I3(\xa[1] ),
    .O(a[1])
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<0>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_0_284 ),
    .I2(dma_aen_n),
    .I3(\xa[0] ),
    .O(a[0])
  );
  LUT4 #(
    .INIT ( 16'hDFD8 ))
  \xa<3>LogicTrst1  (
    .I0(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I1(\s4/i8237/a3_0 [3]),
    .I2(\s2/aen_brd_40 ),
    .I3(a[3]),
    .O(\xa[3] )
  );
  LUT4 #(
    .INIT ( 16'hDFD8 ))
  \xa<2>LogicTrst1  (
    .I0(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I1(\s4/i8237/a3_0 [2]),
    .I2(\s2/aen_brd_40 ),
    .I3(a[2]),
    .O(\xa[2] )
  );
  LUT4 #(
    .INIT ( 16'hDFD8 ))
  \xa<1>LogicTrst1  (
    .I0(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I1(\s4/i8237/a3_0 [1]),
    .I2(\s2/aen_brd_40 ),
    .I3(a[1]),
    .O(\xa[1] )
  );
  LUT4 #(
    .INIT ( 16'hDFD8 ))
  \xa<0>LogicTrst1  (
    .I0(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I1(\s4/i8237/a3_0 [0]),
    .I2(\s2/aen_brd_40 ),
    .I3(a[0]),
    .O(\xa[0] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o1  (
    .I0(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_PWR_163_o_Mux_9_o )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o1  (
    .I0(\s9/i8255/pb_0_76 ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o1  (
    .I0(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_PWR_163_o_Mux_9_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o1  (
    .I0(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_PWR_163_o_Mux_9_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/Reset_OR_DriverANDClockEnable101  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s0/vgamod/v_count[9]_h_count[9]_AND_897_o ),
    .O(\s0/vgamod/Reset_OR_DriverANDClockEnable10 )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s0/vgamod/mem_range1  (
    .I0(a[19]),
    .I1(a[18]),
    .I2(a[17]),
    .I3(a[14]),
    .I4(a[15]),
    .I5(a[16]),
    .O(\s0/vgamod/mem_range )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s0/vgamod/a[19]_GND_301_o_equal_41_o<19>1  (
    .I0(a[1]),
    .I1(\s0/vgamod/wr_adr1_1852 ),
    .I2(a[0]),
    .I3(a[3]),
    .I4(a[2]),
    .O(\s0/vgamod/a[19]_GND_301_o_equal_41_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s0/vgamod/_n036111  (
    .I0(\s0/vgamod/v_count [1]),
    .I1(\s0/vgamod/v_count [2]),
    .I2(\s0/vgamod/v_count [3]),
    .I3(\s0/vgamod/v_count [5]),
    .I4(\s0/vgamod/v_count [0]),
    .I5(\s0/vgamod/v_count [9]),
    .O(\s0/vgamod/_n03611_1857 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s0/vgamod/v_count[9]_GND_301_o_equal_91_o<9>1  (
    .I0(\s0/vgamod/v_count [4]),
    .I1(\s0/vgamod/v_count [6]),
    .I2(\s0/vgamod/v_count [7]),
    .I3(\s0/vgamod/v_count [8]),
    .I4(\s0/vgamod/_n03611_1857 ),
    .O(\s0/vgamod/v_count[9]_GND_301_o_equal_91_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s0/vgamod/v_count[9]_h_count[9]_AND_897_o1  (
    .I0(\s0/vgamod/v_count [6]),
    .I1(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I2(\s0/vgamod/v_count [4]),
    .I3(\s0/vgamod/v_count [7]),
    .I4(\s0/vgamod/v_count [8]),
    .I5(\s0/vgamod/_n03611_1857 ),
    .O(\s0/vgamod/v_count[9]_h_count[9]_AND_897_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s4/i8237/state_FSM_FFd3-In231  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd3_1758 ),
    .O(\s4/i8237/state_FSM_FFd3-In23 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s0/vgamod/v_count[9]_GND_301_o_equal_88_o<9>1  (
    .I0(\s0/vgamod/v_count [2]),
    .I1(\s0/vgamod/v_count [1]),
    .I2(\s0/vgamod/_n03531_1859 ),
    .O(\s0/vgamod/v_count[9]_GND_301_o_equal_88_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s0/vgamod/_n03532  (
    .I0(\s0/vgamod/v_count [1]),
    .I1(\s0/vgamod/_n03531_1859 ),
    .I2(\s2/rdy_wait_38 ),
    .I3(\s0/vgamod/v_count [2]),
    .O(\s0/vgamod/_n0353 )
  );
  LUT4 #(
    .INIT ( 16'hFF10 ))
  \s0/vgamod/_n0364_inv2  (
    .I0(\s0/vgamod/reg_adr [0]),
    .I1(\s0/vgamod/reg_adr [2]),
    .I2(\s0/vgamod/_n0364_inv1 ),
    .I3(\s2/rdy_wait_38 ),
    .O(\s0/vgamod/_n0364_inv )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s0/vgamod/wr_cur_end1  (
    .I0(\s0/vgamod/reg_adr [0]),
    .I1(\s0/vgamod/reg_adr [2]),
    .I2(\s0/vgamod/_n0364_inv1 ),
    .O(\s0/vgamod/wr_cur_end )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s0/vgamod/wr_vcursor1  (
    .I0(\s0/vgamod/reg_adr [2]),
    .I1(\s0/vgamod/reg_adr [0]),
    .I2(\s0/vgamod/_n0364_inv1 ),
    .O(\s0/vgamod/wr_vcursor )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s0/vgamod/wr_hcursor1  (
    .I0(\s0/vgamod/reg_adr [0]),
    .I1(\s0/vgamod/reg_adr [2]),
    .I2(\s0/vgamod/_n0364_inv1 ),
    .O(\s0/vgamod/wr_hcursor )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3273_o111  (
    .I0(\s4/i8237/state_FSM_FFd2_1759 ),
    .I1(\s4/i8237/state_FSM_FFd1_1760 ),
    .I2(\s4/i8237/state_FSM_FFd3_1758 ),
    .O(\s4/i8237/Mmux_state[2]_GND_144_o_MUX_3273_o11_1862 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s4/i8237/_n0719_inv21  (
    .I0(\xa[1] ),
    .I1(\xa[3] ),
    .I2(\xa[2] ),
    .O(\s4/i8237/_n0719_inv2 )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s0/vgamod/h_count[9]_PWR_185_o_equal_80_o<9>1  (
    .I0(\s0/vgamod/h_count [7]),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count [5]),
    .I5(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>1 ),
    .O(\s0/vgamod/h_count[9]_PWR_185_o_equal_80_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>2  (
    .I0(\s0/vgamod/h_count [5]),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/h_count [7]),
    .I4(\s0/vgamod/h_count [8]),
    .I5(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>1 ),
    .O(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>11  (
    .I0(xiow_n),
    .I1(\xa[0] ),
    .I2(xior_n),
    .I3(ppi_cs_n),
    .O(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s0/vgamod/wr_adr21  (
    .I0(a[2]),
    .I1(\s0/vgamod/wr_adr1_1852 ),
    .I2(a[3]),
    .I3(a[1]),
    .O(\s0/vgamod/wr_adr2_1866 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s5/rommod/csv_inv11  (
    .I0(cs_n[5]),
    .I1(cs_n[4]),
    .I2(cs_n[1]),
    .I3(cs_n[0]),
    .O(\s5/rommod/csv_inv1_1867 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/start1  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .O(\s1/i8088/start )
  );
  LUT5 #(
    .INIT ( 32'h04040400 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3275_o11  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/mode [0]),
    .I2(\s4/i8237/mode [1]),
    .I3(\s4/i8237/Mmux_state[2]_GND_144_o_MUX_3273_o11_1862 ),
    .I4(\s4/i8237/state_FSM_FFd3-In22 ),
    .O(\s4/i8237/state[2]_GND_144_o_MUX_3275_o )
  );
  LUT5 #(
    .INIT ( 32'h04040400 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3274_o11  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/mode [1]),
    .I2(\s4/i8237/mode [0]),
    .I3(\s4/i8237/Mmux_state[2]_GND_144_o_MUX_3273_o11_1862 ),
    .I4(\s4/i8237/state_FSM_FFd3-In22 ),
    .O(\s4/i8237/state[2]_GND_144_o_MUX_3274_o )
  );
  LUT6 #(
    .INIT ( 64'h5555545555555555 ))
  \s1/i8088/write_bus_ale_AND_600_o_inv1  (
    .I0(s0_n),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/n0045 [0]),
    .I4(\s1/i8088/n0044 [0]),
    .I5(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .O(\s1/i8088/write_bus_ale_AND_600_o_inv )
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3271_o11  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/hlda_drequest[3]_AND_683_o ),
    .I2(\s4/i8237/state_FSM_FFd3_1758 ),
    .I3(\s4/i8237/state_FSM_FFd2_1759 ),
    .I4(\s4/i8237/state_FSM_FFd1_1760 ),
    .O(\s4/i8237/state[2]_GND_144_o_MUX_3271_o )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \s8/i8253/vcs/C2/CNTREG/_n0075_inv1  (
    .I0(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .O(\s8/i8253/vcs/C2/CNTREG/_n0075_inv )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \s8/i8253/vcs/C1/CNTREG/_n0075_inv1  (
    .I0(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .O(\s8/i8253/vcs/C1/CNTREG/_n0075_inv )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \s8/i8253/vcs/C0/CNTREG/_n0075_inv1  (
    .I0(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .O(\s8/i8253/vcs/C0/CNTREG/_n0075_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0880 ))
  \s4/i8237/_n0719_inv1  (
    .I0(\s4/i8237/_n0719_inv3 ),
    .I1(\s4/i8237/state_FSM_FFd3-In23 ),
    .I2(xior_n),
    .I3(xiow_n),
    .I4(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/_n0719_inv )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT51  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(\s0/vgamod/reg_adr [2]),
    .I2(\s0/vgamod/reg_adr [0]),
    .I3(\s0/vgamod/reg_vcursor [4]),
    .I4(\s0/vgamod/reg_hcursor [4]),
    .O(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0444 ))
  \s0/vgamod/Reset_OR_DriverANDClockEnable11  (
    .I0(\s0/vgamod/attr_data_out [7]),
    .I1(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o ),
    .I2(\s0/vgamod/cursor_on_h_716 ),
    .I3(\s0/vgamod/cursor_on_v_715 ),
    .I4(\s2/rdy_wait_38 ),
    .O(\s0/vgamod/Reset_OR_DriverANDClockEnable1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888A888 ))
  \s4/i8237/state_FSM_FFd2-In11  (
    .I0(\s4/i8237/state_FSM_FFd3_1758 ),
    .I1(\s4/i8237/state_FSM_FFd1_1760 ),
    .I2(\s2/holda_42 ),
    .I3(\s4/i8237/drequest [0]),
    .I4(\s4/i8237/state_FSM_FFd2_1759 ),
    .I5(\s4/i8237/state_FSM_FFd3-In21 ),
    .O(\s4/i8237/state_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT17  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [0]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[0]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<0> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT21  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[2]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [10]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<10> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT31  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[3]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [11]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<11> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT41  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[4]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [12]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<12> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT51  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[5]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [13]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<13> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT61  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[6]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [14]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<14> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT71  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[7]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [15]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<15> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT81  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [1]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[1]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<1> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT91  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [2]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[2]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<2> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT101  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [3]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[3]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<3> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT111  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [4]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[4]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<4> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT121  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [5]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[5]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<5> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT131  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [6]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[6]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<6> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT141  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/curr_addr [7]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(xd[7]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<7> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT151  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[0]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [8]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<8> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s4/i8237/Mmux_state[2]_curr_addr[15]_wide_mux_162_OUT161  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(xd[1]),
    .I2(\s4/i8237/ff_1685 ),
    .I3(\s4/i8237/curr_addr [9]),
    .I4(\s4/i8237/curr_addr[15]_curr_addr[15]_mux_149_OUT<9> ),
    .O(\s4/i8237/state[2]_curr_addr[15]_wide_mux_162_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \s4/i8237/hlda_drequest[3]_AND_683_o1  (
    .I0(\s2/holda_42 ),
    .I1(\s8/drq0_98 ),
    .I2(\s4/i8237/command [6]),
    .O(\s4/i8237/hlda_drequest[3]_AND_683_o )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \s0/vgamod/memr_ior_OR_1083_o_inv1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/mem_range ),
    .I2(memr_n),
    .O(\s0/vgamod/memr_ior_OR_1083_o_inv )
  );
  LUT5 #(
    .INIT ( 32'h6A6A6A2A ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT11  (
    .I0(\s0/vgamod/row_addr [0]),
    .I1(\s0/vgamod/row_addr [3]),
    .I2(\s0/vgamod/row_addr [4]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [2]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hDD4D4D44DD4DDD4D ))
  \s0/vgamod/reg_cur_start[3]_v_count[3]_LessThan_95_o1  (
    .I0(\s0/vgamod/reg_cur_start [2]),
    .I1(\s0/vgamod/v_count [2]),
    .I2(\s0/vgamod/reg_cur_start [1]),
    .I3(\s0/vgamod/v_count [1]),
    .I4(\s0/vgamod/v_count [0]),
    .I5(\s0/vgamod/reg_cur_start [0]),
    .O(\s0/vgamod/reg_cur_start[3]_v_count[3]_LessThan_95_o1_389 )
  );
  LUT6 #(
    .INIT ( 64'hDD4D4D44DD4DDD4D ))
  \s0/vgamod/v_count[3]_reg_cur_end[3]_LessThan_96_o1  (
    .I0(\s0/vgamod/v_count [2]),
    .I1(\s0/vgamod/reg_cur_end [2]),
    .I2(\s0/vgamod/v_count [1]),
    .I3(\s0/vgamod/reg_cur_end [1]),
    .I4(\s0/vgamod/reg_cur_end [0]),
    .I5(\s0/vgamod/v_count [0]),
    .O(\s0/vgamod/v_count[3]_reg_cur_end[3]_LessThan_96_o1_382 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s0/vgamod/ior_io_range_AND_896_o11  (
    .I0(a[11]),
    .I1(a[14]),
    .I2(a[15]),
    .I3(a[16]),
    .I4(a[13]),
    .I5(a[12]),
    .O(\s0/vgamod/ior_io_range_AND_896_o1_1869 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s4/i8237/reset_mast_clr_AND_739_o2  (
    .I0(\s4/i8237/mode [0]),
    .I1(\s4/i8237/mode [1]),
    .I2(\s4/i8237/reset_mast_clr_AND_739_o1 ),
    .O(\s4/i8237/reset_mast_clr_AND_739_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s4/i8237/reset_mast_clr_AND_742_o1  (
    .I0(\s4/i8237/mode [1]),
    .I1(\s4/i8237/mode [0]),
    .I2(\s4/i8237/reset_mast_clr_AND_739_o1 ),
    .O(\s4/i8237/reset_mast_clr_AND_742_o )
  );
  LUT4 #(
    .INIT ( 16'hFF10 ))
  \s4/i8237/_n0657_inv3  (
    .I0(\xa[0] ),
    .I1(\xa[2] ),
    .I2(\s4/i8237/_n0657_inv1 ),
    .I3(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/_n0657_inv )
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \s4/i8237/_n0754_inv1  (
    .I0(\xa[0] ),
    .I1(\xa[2] ),
    .I2(\s4/i8237/_n0657_inv1 ),
    .I3(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/_n0754_inv )
  );
  LUT5 #(
    .INIT ( 32'h10001001 ))
  \s4/i8237/_n0590_inv1  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/state_FSM_FFd3_1758 ),
    .I2(\s4/i8237/state_FSM_FFd2_1759 ),
    .I3(\s4/i8237/state_FSM_FFd1_1760 ),
    .I4(\s4/i8237/_n0571_1548 ),
    .O(\s4/i8237/_n0590_inv )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_10_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [14]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_10_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_12_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [13]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_12_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_14_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [12]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_14_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_16_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [11]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_16_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_18_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [10]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_18_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_20_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [9]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_20_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_22_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [8]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_22_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C0/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_8_o11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C0/READ/READLSB_1423 ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C0/READ/MODE[5]_LATCHMSB[7]_Mux_8_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_10_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [14]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_10_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_12_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [13]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_12_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_14_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [12]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_14_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_16_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [11]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_16_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_18_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [10]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_18_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_20_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [9]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_20_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_22_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [8]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_22_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C1/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_8_o11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C1/READ/READLSB_1206 ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C1/READ/MODE[5]_LATCHMSB[7]_Mux_8_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_10_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [14]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_10_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_12_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [13]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_12_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_14_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [12]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_14_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_16_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [11]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_16_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_18_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [10]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_18_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_20_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [9]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_20_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_22_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [8]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_22_o )
  );
  LUT5 #(
    .INIT ( 32'hFBBB0888 ))
  \s8/i8253/vcs/C2/READ/Mmux_MODE[5]_LATCHMSB[7]_Mux_8_o11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [15]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I3(\s8/i8253/vcs/C2/READ/READLSB_1049 ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C2/READ/MODE[5]_LATCHMSB[7]_Mux_8_o )
  );
  LUT5 #(
    .INIT ( 32'h28808000 ))
  \s5/rommod/upaddr<2>1  (
    .I0(\s5/rommod/csv_inv1_1867 ),
    .I1(cs_n[2]),
    .I2(cs_n[3]),
    .I3(cs_n[6]),
    .I4(cs_n[7]),
    .O(\s5/rommod/upaddr [1])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s5/rommod/csv_inv1  (
    .I0(cs_n[2]),
    .I1(\s5/rommod/csv_inv1_1867 ),
    .I2(cs_n[7]),
    .I3(cs_n[6]),
    .I4(cs_n[3]),
    .O(\s5/rommod/csv_inv )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o1  (
    .I0(xior_n),
    .I1(tc_cs_n),
    .I2(xd[6]),
    .I3(xd[7]),
    .I4(\xa[1] ),
    .I5(\xa[0] ),
    .O(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o1  (
    .I0(xior_n),
    .I1(xd[6]),
    .I2(xd[7]),
    .I3(tc_cs_n),
    .I4(\xa[0] ),
    .I5(\xa[1] ),
    .O(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o1  (
    .I0(xd[7]),
    .I1(xior_n),
    .I2(xd[6]),
    .I3(tc_cs_n),
    .I4(\xa[1] ),
    .I5(\xa[0] ),
    .O(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o )
  );
  LUT5 #(
    .INIT ( 32'hFFF4F4FF ))
  \s6/Mmux_ind_PWR_135_o_MUX_3376_o11  (
    .I0(\s6/pck_n_103 ),
    .I1(\s9/i8255/pb_4_78 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/ls2800/n0033[2:0]<0> ),
    .I4(\s6/ls2800/Madd_sum_Madd_Madd_lut [0]),
    .O(\s6/ind_PWR_135_o_MUX_3376_o )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s8/i8253/vcs/C0/CNTREG/SEL_lsbflag_AND_831_o1  (
    .I0(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ),
    .I3(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C0/CNTREG/SEL_lsbflag_AND_831_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s8/i8253/vcs/C0/CNTREG/_n00691  (
    .I0(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ),
    .I3(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C0/CNTREG/_n0069 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s8/i8253/vcs/C1/CNTREG/SEL_lsbflag_AND_831_o1  (
    .I0(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ),
    .I3(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C1/CNTREG/SEL_lsbflag_AND_831_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s8/i8253/vcs/C1/CNTREG/_n00691  (
    .I0(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ),
    .I3(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C1/CNTREG/_n0069 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s8/i8253/vcs/C2/CNTREG/SEL_lsbflag_AND_831_o1  (
    .I0(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C2/CNTREG/SEL_lsbflag_AND_831_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s8/i8253/vcs/C2/CNTREG/_n00691  (
    .I0(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C2/CNTREG/_n0069 )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT101  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/Madd_vga_addr_cy[7] ),
    .I2(\s0/vgamod/ver_addr [4]),
    .I3(\s0/vgamod/buff0_addr [8]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT101  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/Madd_vga_addr_cy[7] ),
    .I2(\s0/vgamod/ver_addr [4]),
    .I3(\s0/vgamod/attr0_addr [8]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEAAAAAAA ))
  \s0/vgamod/_n0394_inv1  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(a[0]),
    .I2(\s0/vgamod/wr_adr2_1866 ),
    .I3(\s0/vgamod/reg_adr [1]),
    .I4(\s0/vgamod/reg_adr [3]),
    .O(\s0/vgamod/_n0394_inv )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \s0/vgamod/_n0364_inv11  (
    .I0(iow_n),
    .I1(a[0]),
    .I2(\s0/vgamod/wr_adr2_1866 ),
    .I3(\s0/vgamod/reg_adr [1]),
    .I4(\s0/vgamod/reg_adr [3]),
    .O(\s0/vgamod/_n0364_inv1 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT61  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(\s0/vgamod/reg_adr [2]),
    .I2(\s0/vgamod/reg_adr [0]),
    .I3(\s0/vgamod/reg_hcursor [5]),
    .O(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT71  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(\s0/vgamod/reg_adr [2]),
    .I2(\s0/vgamod/reg_adr [0]),
    .I3(\s0/vgamod/reg_hcursor [6]),
    .O(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>11  (
    .I0(\s0/vgamod/blink_count [3]),
    .I1(\s0/vgamod/h_count [9]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [2]),
    .I4(\s8/pclka_8583 ),
    .O(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>1 )
  );
  LUT6 #(
    .INIT ( 64'h0140004001000000 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3273_o11  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd3_1758 ),
    .I3(\s4/i8237/state_FSM_FFd1_1760 ),
    .I4(\s4/i8237/drequest [0]),
    .I5(\s4/i8237/adstb_needed_1761 ),
    .O(\s4/i8237/state[2]_GND_144_o_MUX_3273_o )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s0/vgamod/_n03611  (
    .I0(\s0/vgamod/_n03611_1857 ),
    .I1(\s2/rdy_wait_38 ),
    .I2(\s0/vgamod/v_count [4]),
    .I3(\s0/vgamod/v_count [6]),
    .I4(\s0/vgamod/v_count [7]),
    .I5(\s0/vgamod/v_count [8]),
    .O(\s0/vgamod/_n0361 )
  );
  LUT5 #(
    .INIT ( 32'h88088080 ))
  \s8/i8253/vcs/C0/CNTREG/_n0072_inv1  (
    .I0(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ),
    .I1(xiow_n),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .I4(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C0/CNTREG/_n0072_inv )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2A288088080 ))
  \s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_843_o1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .I4(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I5(\s8/i8253/vcs/C0/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .O(\s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_843_o )
  );
  LUT6 #(
    .INIT ( 64'h00088008222AA22A ))
  \s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_844_o1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I4(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .I5(\s8/i8253/vcs/C0/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .O(\s8/i8253/vcs/C0/CNTREG/WR__LOAD_AND_844_o )
  );
  LUT5 #(
    .INIT ( 32'h88088080 ))
  \s8/i8253/vcs/C1/CNTREG/_n0072_inv1  (
    .I0(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ),
    .I1(xiow_n),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .I4(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C1/CNTREG/_n0072_inv )
  );
  LUT6 #(
    .INIT ( 64'h00088008222AA22A ))
  \s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_844_o1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I4(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .I5(\s8/i8253/vcs/C1/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .O(\s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_844_o )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2A288088080 ))
  \s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_843_o1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .I4(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I5(\s8/i8253/vcs/C1/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .O(\s8/i8253/vcs/C1/CNTREG/WR__LOAD_AND_843_o )
  );
  LUT5 #(
    .INIT ( 32'h88088080 ))
  \s8/i8253/vcs/C2/CNTREG/_n0072_inv1  (
    .I0(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ),
    .I1(xiow_n),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .I4(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .O(\s8/i8253/vcs/C2/CNTREG/_n0072_inv )
  );
  LUT6 #(
    .INIT ( 64'h00088008222AA22A ))
  \s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_844_o1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I4(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .I5(\s8/i8253/vcs/C2/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .O(\s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_844_o )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2A288088080 ))
  \s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_843_o1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .I3(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .I4(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I5(\s8/i8253/vcs/C2/CNTREG/LOAD_GND_263_o_MUX_3391_o ),
    .O(\s8/i8253/vcs/C2/CNTREG/WR__LOAD_AND_843_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o1  (
    .I0(xior_n),
    .I1(\xa[0] ),
    .I2(\xa[1] ),
    .I3(tc_cs_n),
    .O(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFF ))
  \s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv1  (
    .I0(tc_cs_n),
    .I1(\xa[0] ),
    .I2(\xa[1] ),
    .I3(xiow_n),
    .I4(xior_n),
    .O(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDFF ))
  \s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv1  (
    .I0(\xa[0] ),
    .I1(tc_cs_n),
    .I2(\xa[1] ),
    .I3(xiow_n),
    .I4(xior_n),
    .O(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o1  (
    .I0(xior_n),
    .I1(\xa[0] ),
    .I2(\xa[1] ),
    .I3(tc_cs_n),
    .O(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDFF ))
  \s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv1  (
    .I0(\xa[1] ),
    .I1(tc_cs_n),
    .I2(xior_n),
    .I3(xiow_n),
    .I4(\xa[0] ),
    .O(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o1  (
    .I0(\xa[1] ),
    .I1(xior_n),
    .I2(\xa[0] ),
    .I3(tc_cs_n),
    .O(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT41  (
    .I0(\s0/vgamod/row_addr [3]),
    .I1(\s0/vgamod/row_addr [2]),
    .I2(\s0/vgamod/row_addr [0]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [4]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT51  (
    .I0(\s0/vgamod/row_addr [4]),
    .I1(\s0/vgamod/row_addr [2]),
    .I2(\s0/vgamod/row_addr [0]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [3]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAAAEAAA ))
  \s1/i8259/dout[7]_GND_58_o_mux_35_OUT[0]1  (
    .I0(\s1/i8259/eoir_4_171 ),
    .I1(\s1/i8259/irr_0_152 ),
    .I2(\s1/i8259/eoir_3_170 ),
    .I3(\s1/i8259/eoir_1_169 ),
    .I4(\s1/i8259/eoir_0_168 ),
    .O(\s1/i8259/dout[7]_GND_58_o_mux_35_OUT[0] )
  );
  LUT5 #(
    .INIT ( 32'hAAAAEAAA ))
  \s1/i8259/dout[7]_GND_58_o_mux_35_OUT[1]1  (
    .I0(\s1/i8259/eoir_4_171 ),
    .I1(\s1/i8259/irr_1_151 ),
    .I2(\s1/i8259/eoir_3_170 ),
    .I3(\s1/i8259/eoir_1_169 ),
    .I4(\s1/i8259/eoir_0_168 ),
    .O(\s1/i8259/dout[7]_GND_58_o_mux_35_OUT[1] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF69699995 ))
  \s4/i8237/Mmux_state[2]_PWR_67_o_mux_176_OUT11  (
    .I0(\s4/i8237/command [7]),
    .I1(\s4/i8237/state_FSM_FFd1_1760 ),
    .I2(\s4/i8237/state_FSM_FFd3_1758 ),
    .I3(\s4/i8237/drequest [0]),
    .I4(\s4/i8237/state_FSM_FFd2_1759 ),
    .I5(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/state[2]_PWR_67_o_mux_176_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0110011010101000 ))
  \s4/i8237/reset_mast_clr_AND_739_o11  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s4/i8237/mast_clr_1684 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(\s4/i8237/state_FSM_FFd3_1758 ),
    .I4(\s4/i8237/drequest [0]),
    .I5(\s4/i8237/state_FSM_FFd2_1759 ),
    .O(\s4/i8237/reset_mast_clr_AND_739_o1 )
  );
  LUT5 #(
    .INIT ( 32'h9AAA8AAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT21  (
    .I0(\s0/vgamod/row_addr [1]),
    .I1(\s0/vgamod/row_addr [0]),
    .I2(\s0/vgamod/row_addr [3]),
    .I3(\s0/vgamod/row_addr [4]),
    .I4(\s0/vgamod/row_addr [2]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8AAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT31  (
    .I0(\s0/vgamod/row_addr [2]),
    .I1(\s0/vgamod/row_addr [0]),
    .I2(\s0/vgamod/row_addr [3]),
    .I3(\s0/vgamod/row_addr [4]),
    .I4(\s0/vgamod/row_addr [1]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h0828 ))
  \s8/i8253/vcs/C2/DOWNCNTR/VGATE_GND_267_o_AND_850_o1  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/VGATE_1143 ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/VGATE_GND_267_o_AND_850_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40444004 ))
  \s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_854_o1  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ),
    .I1(\s9/i8255/pb_0_76 ),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .I4(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I5(\s8/i8253/vcs/C2/OUTCTRL/CLRTRIG_1157 ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_854_o )
  );
  LUT6 #(
    .INIT ( 64'h4444444400400440 ))
  \s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_853_o1  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/CLRTRIG_1157 ),
    .I1(\s9/i8255/pb_0_76 ),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I4(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I5(\s8/i8253/vcs/C2/OUTCTRL/TRIG_PWR_176_o_MUX_3428_o ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/GATE_TRIG_AND_853_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  ior_nLogicTrst1 (
    .I0(\s2/aen_brd_40 ),
    .I1(dma_aen_n),
    .I2(xior_n),
    .O(ior_n)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  memr_nLogicTrst1 (
    .I0(\s2/aen_brd_40 ),
    .I1(dma_aen_n),
    .I2(xmemr_n),
    .O(memr_n)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  iow_nLogicTrst1 (
    .I0(\s2/aen_brd_40 ),
    .I1(dma_aen_n),
    .I2(xiow_n),
    .O(iow_n)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  memw_nLogicTrst1 (
    .I0(\s2/aen_brd_40 ),
    .I1(dma_aen_n),
    .I2(xmemw_n),
    .O(memw_n)
  );
  LUT6 #(
    .INIT ( 64'hBEEEEEEE14444444 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT21  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [6]),
    .I2(\s0/vgamod/Madd_vga_addr_cy[7] ),
    .I3(\s0/vgamod/ver_addr [4]),
    .I4(\s0/vgamod/ver_addr [5]),
    .I5(\s0/vgamod/buff0_addr [10]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBEEEEEEE14444444 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT21  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [6]),
    .I2(\s0/vgamod/Madd_vga_addr_cy[7] ),
    .I3(\s0/vgamod/ver_addr [4]),
    .I4(\s0/vgamod/ver_addr [5]),
    .I5(\s0/vgamod/attr0_addr [10]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hBEEE1444 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT111  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [5]),
    .I2(\s0/vgamod/Madd_vga_addr_cy[7] ),
    .I3(\s0/vgamod/ver_addr [4]),
    .I4(\s0/vgamod/buff0_addr [9]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hBEEE1444 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT111  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [5]),
    .I2(\s0/vgamod/Madd_vga_addr_cy[7] ),
    .I3(\s0/vgamod/ver_addr [4]),
    .I4(\s0/vgamod/attr0_addr [9]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s4/i8237/_n0657_inv11  (
    .I0(\s4/i8237/_n0657_inv2 ),
    .I1(\xa[3] ),
    .I2(\xa[1] ),
    .I3(xior_n),
    .I4(xiow_n),
    .O(\s4/i8237/_n0657_inv1 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s8/i8253/vcs/C0/MODEREG/Mmux_MODETRIG11  (
    .I0(xd[2]),
    .I1(xd[3]),
    .I2(xd[1]),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .I5(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .O(\s8/i8253/vcs/C0/MODETRIG )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s8/i8253/vcs/C1/MODEREG/Mmux_MODETRIG11  (
    .I0(xd[2]),
    .I1(xd[3]),
    .I2(xd[1]),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .I5(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .O(\s8/i8253/vcs/C1/MODETRIG )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s8/i8253/vcs/C2/MODEREG/Mmux_MODETRIG11  (
    .I0(xd[2]),
    .I1(xd[3]),
    .I2(xd[1]),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .I5(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .O(\s8/i8253/vcs/C2/MODETRIG )
  );
  LUT6 #(
    .INIT ( 64'h0001000100000001 ))
  \s4/i8237/_n0657_inv21  (
    .I0(dma_cs_n),
    .I1(\s2/holda_42 ),
    .I2(\s4/i8237/state_FSM_FFd2_1759 ),
    .I3(\s4/i8237/state_FSM_FFd1_1760 ),
    .I4(\s4/i8237/hlda_drequest[3]_AND_683_o ),
    .I5(\s4/i8237/state_FSM_FFd3_1758 ),
    .O(\s4/i8237/_n0657_inv2 )
  );
  LUT5 #(
    .INIT ( 32'hFFEF7545 ))
  xiow_nLogicTrst1 (
    .I0(\s4/i8237/reset_clk_DFF_1940_1773 ),
    .I1(\s2/aen_brd_40 ),
    .I2(dma_aen_n),
    .I3(iow_n),
    .I4(\s4/i8237/ior_1775 ),
    .O(xiow_n)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  xmemr_nLogicTrst1 (
    .I0(\s2/aen_brd_40 ),
    .I1(dma_aen_n),
    .I2(\s4/i8237/memr_1763 ),
    .I3(memr_n),
    .O(xmemr_n)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  xmemw_nLogicTrst1 (
    .I0(\s2/aen_brd_40 ),
    .I1(dma_aen_n),
    .I2(\s4/i8237/memw_1762 ),
    .I3(memw_n),
    .O(xmemw_n)
  );
  LUT5 #(
    .INIT ( 32'hFFEF7545 ))
  xior_nLogicTrst1 (
    .I0(\s4/i8237/reset_clk_DFF_1938_1774 ),
    .I1(\s2/aen_brd_40 ),
    .I2(dma_aen_n),
    .I3(ior_n),
    .I4(\s4/i8237/ior_1775 ),
    .O(xior_n)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<0>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [0]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<1>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [1]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<3>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [3]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<4>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [4]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<2>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [2]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<6>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [6]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [7]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<5>11  (
    .I0(\s1/i8259/icws_1_167 ),
    .I1(\s1/adp [5]),
    .I2(\s1/i8259/icws_0_180 ),
    .O(\s1/i8259/GND_58_o_din[7]_mux_14_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFBFF ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<0>11  (
    .I0(\s9/keyboard/pa [0]),
    .I1(\s9/i8255/pb_7_112 ),
    .I2(\xa[1] ),
    .I3(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFBFF ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<1>11  (
    .I0(\s9/keyboard/pa [1]),
    .I1(\s9/i8255/pb_7_112 ),
    .I2(\xa[1] ),
    .I3(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFFD5 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<2>11  (
    .I0(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I1(\s9/i8255/pb_7_112 ),
    .I2(\s9/keyboard/pa [2]),
    .I3(\xa[1] ),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h75454545 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>11  (
    .I0(\s9/i8255/pb_2_113 ),
    .I1(\xa[1] ),
    .I2(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I3(\s9/keyboard/pa [3]),
    .I4(\s9/i8255/pb_7_112 ),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<5>11  (
    .I0(\xa[1] ),
    .I1(\s9/keyboard/pa [5]),
    .I2(\s9/i8255/pb_7_112 ),
    .I3(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<4>11  (
    .I0(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I1(\xa[1] ),
    .I2(\s9/i8255/pb_7_112 ),
    .I3(\s9/keyboard/pa [4]),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<6>11  (
    .I0(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I1(\xa[1] ),
    .I2(\s9/i8255/pb_7_112 ),
    .I3(\s9/keyboard/pa [6]),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<7>11  (
    .I0(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I1(\xa[1] ),
    .I2(\s9/i8255/pb_7_112 ),
    .I3(\s9/keyboard/pa [7]),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0880 ))
  \s0/vgamod/GND_301_o_vga_bg_colour[0]_mux_135_OUT<0>1  (
    .I0(\s0/vgamod/intense_657 ),
    .I1(\s0/vgamod/video_on_603 ),
    .I2(\s0/vgamod/cursor_on_602 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .O(\s0/vgamod/GND_301_o_vga_bg_colour[0]_mux_135_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h8AA88008 ))
  \s0/vgamod/Mmux_GND_301_o_vga_bg_colour[2]_mux_141_OUT21  (
    .I0(\s0/vgamod/video_on_603 ),
    .I1(\s0/vgamod/vga_bg_colour [2]),
    .I2(\s0/vgamod/cursor_on_602 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .I4(\s0/vgamod/vga_fg_colour [2]),
    .O(\s0/vgamod/GND_301_o_vga_bg_colour[2]_mux_141_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h8AA88008 ))
  \s0/vgamod/Mmux_GND_301_o_vga_bg_colour[0]_mux_135_OUT21  (
    .I0(\s0/vgamod/video_on_603 ),
    .I1(\s0/vgamod/vga_bg_colour [0]),
    .I2(\s0/vgamod/cursor_on_602 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .I4(\s0/vgamod/vga_fg_colour [0]),
    .O(\s0/vgamod/GND_301_o_vga_bg_colour[0]_mux_135_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8AA88AA88AA88008 ))
  \s0/vgamod/Mmux_GND_301_o_vga_bg_colour[1]_mux_139_OUT11  (
    .I0(\s0/vgamod/video_on_603 ),
    .I1(\s0/vgamod/brown_bg ),
    .I2(\s0/vgamod/cursor_on_602 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .I4(\s0/vgamod/brown_fg ),
    .I5(\s0/vgamod/intense_657 ),
    .O(\s0/vgamod/GND_301_o_vga_bg_colour[1]_mux_139_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hA0A088AAA0A08800 ))
  \s1/i8088/tcore/Mmux_ir25  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/dst [0]),
    .I2(\s1/i8088/tcore/src [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[10] ),
    .O(\s1/i8088/tcore/ir[10] )
  );
  LUT6 #(
    .INIT ( 64'hA0A088AAA0A08800 ))
  \s1/i8088/tcore/Mmux_ir37  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/dst [1]),
    .I2(\s1/i8088/tcore/src [1]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[11] ),
    .O(\s1/i8088/tcore/ir[11] )
  );
  LUT6 #(
    .INIT ( 64'hA0A088AAA0A08800 ))
  \s1/i8088/tcore/Mmux_ir41  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/dst [2]),
    .I2(\s1/i8088/tcore/src [2]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[12] ),
    .O(\s1/i8088/tcore/ir[12] )
  );
  LUT6 #(
    .INIT ( 64'h8888A0AA8888A000 ))
  \s1/i8088/tcore/Mmux_ir51  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/src [3]),
    .I2(\s1/i8088/tcore/dst [3]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[13] ),
    .O(\s1/i8088/tcore/ir[13] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir61  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [0]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[14] ),
    .I4(\s1/i8088/tcore/src [0]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[14] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir71  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[15] ),
    .I4(\s1/i8088/tcore/src [1]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[15] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir81  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[16] ),
    .I4(\s1/i8088/tcore/src [2]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[16] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir91  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[17] ),
    .I4(\s1/i8088/tcore/src [3]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[17] )
  );
  LUT5 #(
    .INIT ( 32'hB0F0B000 ))
  \s1/i8088/tcore/Mmux_ir121  (
    .I0(\s1/i8088/tcore/fetch/sop_l [1]),
    .I1(\s1/i8088/tcore/fetch/sop_l [2]),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .O(\s1/i8088/tcore/ir[1] )
  );
  LUT6 #(
    .INIT ( 64'hA0A08888A0A0AA00 ))
  \s1/i8088/tcore/Mmux_ir341  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/index [1]),
    .I2(\s1/i8088/tcore/src [1]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[7] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[7] )
  );
  LUT5 #(
    .INIT ( 32'h8A8A8A80 ))
  \s1/i8088/tcore/Mmux_ir351  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/src [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[8] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[8] )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm11  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/modrm [0])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm21  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [1]),
    .O(\s1/i8088/tcore/modrm [1])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm31  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [2]),
    .O(\s1/i8088/tcore/modrm [2])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm41  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .O(\s1/i8088/tcore/modrm [3])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm51  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [4]),
    .I1(\s1/i8088/tcore/fetch/state_2_2_8574 ),
    .I2(\s1/i8088/tcore/fetch/state_1_2_8575 ),
    .I3(\s1/i8088/tcore/fetch/state_0_3_8576 ),
    .I4(\s1/i8088/lsb_i/q [4]),
    .O(\s1/i8088/tcore/modrm [4])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm61  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [5]),
    .O(\s1/i8088/tcore/modrm [5])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm71  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [6]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [6]),
    .O(\s1/i8088/tcore/modrm [6])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm81  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [7]),
    .O(\s1/i8088/tcore/modrm [7])
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \s1/i8088/tcore/fetch/prefix1  (
    .I0(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/fetch/sovr_pr ),
    .O(\s1/i8088/tcore/fetch/prefix )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/fetch/lock_pr<7>11  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(\s1/i8088/tcore/fetch/lock_pr<7>1 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [0]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/fetch/nstate/into<5>1  (
    .I0(\s1/i8088/tcore/rom_ir[28] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/rom_ir[27] ),
    .O(\s1/i8088/tcore/fetch/nstate/into )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/fetch/_n0203_inv1  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(\s1/i8088/tcore/fetch/_n0203_inv )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/fetch/sovr_pr1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/fetch/sovr_pr )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o<2>1  (
    .I0(\s1/i8088/tcore/fetch/state_2_2_8574 ),
    .I1(\s1/i8088/tcore/fetch/state_1_2_8575 ),
    .I2(\s1/i8088/tcore/fetch/state_0_3_8576 ),
    .O(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8088/tcore/fetch/exec_st<2>1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/exec_st )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s1/i8088/tcore/decode/_n011011  (
    .I0(\s1/i8088/tcore/end_seq ),
    .I1(\s1/i8088/tcore/decode/iflssd_2252 ),
    .I2(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/wr_ss ),
    .O(\s1/i8088/tcore/decode/_n01101_2179 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/decode/_n01101  (
    .I0(\s1/i8088/tcore/decode/tfle_2250 ),
    .I1(\s1/i8088/tcore/decode/tfld_2254 ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I3(\s1/i8088/tcore/decode/_n01101_2179 ),
    .O(\s1/i8088/tcore/decode/_n0110 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8000 ))
  \s1/i8088/tcore/decode/_n01121  (
    .I0(\s1/i8088/tcore/decode/_n01101_2179 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I2(\s1/i8088/tcore/decode/ifld_2253 ),
    .I3(\s1/intr ),
    .I4(\s1/i8088/tcore/nmir_1924 ),
    .O(\s1/i8088/tcore/decode/_n0112 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/decode/_n0129_inv11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [4]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .I5(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(\s1/i8088/tcore/decode/_n0129_inv )
  );
  LUT5 #(
    .INIT ( 32'hAAA9AAA8 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt31  (
    .I0(\s1/i8088/tcore/decode/div_cnt [3]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [1]),
    .I3(\s1/i8088/tcore/decode/div_cnt [2]),
    .I4(\s1/i8088/tcore/decode/div_cnt [4]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt3 )
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt1  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [4]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt41  (
    .I0(\s1/i8088/tcore/decode/div_cnt [4]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt4 )
  );
  LUT5 #(
    .INIT ( 32'hE1E1E1E0 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_xor<2>11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [1]),
    .I2(\s1/i8088/tcore/decode/div_cnt [2]),
    .I3(\s1/i8088/tcore/decode/div_cnt [3]),
    .I4(\s1/i8088/tcore/decode/div_cnt [4]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt2 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_xor<1>11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [1]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt1_2228 )
  );
  LUT3 #(
    .INIT ( 8'hBA ))
  \s1/i8088/tcore/decode/Mcount_seq_val1  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/Mcount_seq_val )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_9_o_end_seq_MUX_87_o11  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_87_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_9_o_end_seq_MUX_83_o11  (
    .I0(\s1/i8088/tcore/decode/tfle_2250 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_83_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_9_o_end_seq_MUX_79_o11  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_79_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/decode/Mmux_f11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .O(\s1/i8088/tcore/fdec [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/decode/Mmux_f21  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/fdec [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/decode/Mmux_f31  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .O(\s1/i8088/tcore/fdec [2])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/decode/nmir11  (
    .I0(\s1/i8088/tcore/nmir_1924 ),
    .I1(\s2/rdy_wait_38 ),
    .O(\s1/i8088/tcore/decode/nmir_1 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/old_ext_int_ext_int_AND_150_o1  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(\s1/i8088/tcore/decode/old_ext_int_2260 ),
    .O(\s1/i8088/tcore/decode/old_ext_int_ext_int_AND_150_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/_n01081  (
    .I0(\s1/i8088/tcore/div_exc ),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(\s1/i8088/tcore/decode/_n0108 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o )
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o )
  );
  LUT5 #(
    .INIT ( 32'h55550400 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>41  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o )
  );
  LUT5 #(
    .INIT ( 32'h00020000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o21  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o2 )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o1  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/modrm [2]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [1]),
    .I4(\s1/i8088/tcore/modrm [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF88A8 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off111  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off11 )
  );
  LUT6 #(
    .INIT ( 64'h0000010000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2808080 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>31  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm4 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 )
  );
  LUT5 #(
    .INIT ( 32'h00000040 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063011  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06301 )
  );
  LUT5 #(
    .INIT ( 32'hFFC9FF00 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm31  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm3_2273 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o11  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 )
  );
  LUT5 #(
    .INIT ( 32'h20022022 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>21  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<0>2 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063041  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06304 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o111  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063021  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/i8088/tcore/decode/opcode_deco/src<3>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .O(\s1/i8088/tcore/src [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/_n08131  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0813 )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s1/i8088/tcore/exec/wr_ss1  (
    .I0(\s1/i8088/tcore/ir[20] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[15] ),
    .I4(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/wr_ss )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/addsub/xs1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/xs )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/addsub/ys1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/ys )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags61  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_2452 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/oth[8] ),
    .O(\s1/i8088/tcore/exec/oflags [5])
  );
  LUT3 #(
    .INIT ( 8'h26 ))
  \s1/i8088/tcore/exec/alu/arlog/log1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/log )
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<8>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [8])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<9>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [9])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<10>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [10])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<11>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [11])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<13>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [13])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<14>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [14])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<15>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [15])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<12>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [12])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<8>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [8])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<9>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [9])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<10>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [10])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<12>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [12])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<13>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [13])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<11>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [11])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<14>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [14])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<15>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [15])
  );
  LUT4 #(
    .INIT ( 16'hA280 ))
  \s1/i8088/tcore/exec/alu/muldiv/as1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/as )
  );
  LUT4 #(
    .INIT ( 16'hA280 ))
  \s1/i8088/tcore/exec/alu/muldiv/bs1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/bs )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [0]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .O(\s1/i8088/tcore/exec/alu/mul [0])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [1]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .O(\s1/i8088/tcore/exec/alu/mul [1])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o231  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .O(\s1/i8088/tcore/exec/alu/mul [2])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o261  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [3]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .O(\s1/i8088/tcore/exec/alu/mul [3])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o271  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [4]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .O(\s1/i8088/tcore/exec/alu/mul [4])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o281  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [5]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .O(\s1/i8088/tcore/exec/alu/mul [5])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o291  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .O(\s1/i8088/tcore/exec/alu/mul [6])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o301  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .O(\s1/i8088/tcore/exec/alu/mul [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT19  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT110  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT26  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [10]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT35  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [14]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT81  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [16]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<16> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT91  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [17]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<17> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<18> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [19]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<19> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [20]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<20> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<21> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [22]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<22> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [23]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<23> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [24]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<24> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<25> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT191  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [26]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<26> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT201  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<27> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT211  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [28]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<28> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT221  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [29]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<29> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT231  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT241  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [30]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<30> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT251  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<31> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT281  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT291  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT301  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT311  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT321  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT331  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT341  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291117  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_4630 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_4631 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_4632 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_4633 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_4634 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_4635 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_4636 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_4637 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291191  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_4638 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_4639 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_4640 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_4641 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_4642 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_4643 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_4644 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_4645 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [32])
  );
  LUT4 #(
    .INIT ( 16'hFEAA ))
  \s1/i8088/tcore/exec/alu/conv/acond1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/n0051 [2])
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo111  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out15  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/cnv[0] )
  );
  LUT6 #(
    .INIT ( 64'h054845080D404D00 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out143  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 ),
    .O(\s1/i8088/tcore/exec/alu/cnv[7] )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCCCCCC666 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas61  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> )
  );
  LUT6 #(
    .INIT ( 64'h10EF1010EFEF1010 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out1421  (
    .I0(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I1(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ),
    .I2(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I3(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ),
    .I4(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 )
  );
  LUT5 #(
    .INIT ( 32'h5F6CA0A0 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out1411  (
    .I0(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6> ),
    .I3(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6]),
    .I4(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo121  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 )
  );
  LUT4 #(
    .INIT ( 16'hEEEA ))
  \s1/i8088/tcore/exec/alu/conv/dcond1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .O(\s1/i8088/tcore/exec/alu/conv/dcond )
  );
  LUT5 #(
    .INIT ( 32'hFBCCC8CC ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas71  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas7111  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 )
  );
  LUT6 #(
    .INIT ( 64'h0000000008800808 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1061  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh106 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh571  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh57 )
  );
  LUT5 #(
    .INIT ( 32'h00F0AACC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1081  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh108 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFEFEFE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o11  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/exec/bus_b [5]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1051  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh105 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh641  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh64 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh621  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh62 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh601  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh60 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1041  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh104 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1271  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh127 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1251  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh125 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1241  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh124 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1262  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh126 )
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1221  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh122 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh81  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh8 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1231  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh123 )
  );
  LUT4 #(
    .INIT ( 16'h00AC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh631  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh63 )
  );
  LUT5 #(
    .INIT ( 32'h00F0AACC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh651  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh65 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh611  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh591  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh59 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1211  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh121 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11101  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1110 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[9]_x[8]_MUX_2021_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[10]_x[9]_MUX_2032_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[11]_x[10]_MUX_2044_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[12]_x[11]_MUX_2057_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o11  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o )
  );
  LUT6 #(
    .INIT ( 64'h82A0A08202202002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1651  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy[3] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [4])
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> )
  );
  LUT6 #(
    .INIT ( 64'hFEFE0E0EFAF20A02 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[16]_MUX_3049_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I4(\s1/i8088/tcore/addr_exec [16]),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3049_o )
  );
  LUT6 #(
    .INIT ( 64'hFEFE0E0EFAF20A02 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[18]_MUX_3047_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I4(\s1/i8088/tcore/addr_exec [18]),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3047_o )
  );
  LUT6 #(
    .INIT ( 64'hFEFE0E0EFAF20A02 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[19]_MUX_3046_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I4(\s1/i8088/tcore/addr_exec [19]),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3046_o )
  );
  LUT6 #(
    .INIT ( 64'hFEFE0E0EFAF20A02 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[17]_MUX_3048_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I4(\s1/i8088/tcore/addr_exec [17]),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3048_o )
  );
  LUT6 #(
    .INIT ( 64'hF0EEF0EEF0AAF022 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[21]_MUX_3044_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/aluout [21]),
    .I3(\s1/i8088/tcore/exec/wr_high ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3044_o )
  );
  LUT6 #(
    .INIT ( 64'hF0EEF0EEF0AAF022 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[22]_MUX_3043_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/aluout [22]),
    .I3(\s1/i8088/tcore/exec/wr_high ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3043_o )
  );
  LUT6 #(
    .INIT ( 64'hF0EEF0EEF0AAF022 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[20]_MUX_3045_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/aluout [20]),
    .I3(\s1/i8088/tcore/exec/wr_high ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3045_o )
  );
  LUT6 #(
    .INIT ( 64'hF0EEF0EEF0AAF022 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[23]_MUX_3042_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I2(\s1/i8088/tcore/exec/aluout [23]),
    .I3(\s1/i8088/tcore/exec/wr_high ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3042_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[8]_MUX_3057_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3057_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[10]_MUX_3055_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3055_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[11]_MUX_3054_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3054_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[9]_MUX_3056_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3056_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[12]_MUX_3053_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3053_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[13]_MUX_3052_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3052_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[14]_MUX_3051_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3051_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[15]_MUX_3050_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3050_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[1]_MUX_3064_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3064_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[2]_MUX_3063_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3063_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[0]_MUX_3065_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3065_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[4]_MUX_3061_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3061_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[5]_MUX_3060_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3060_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[3]_MUX_3062_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3062_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[7]_MUX_3058_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3058_o )
  );
  LUT6 #(
    .INIT ( 64'hCFCACFCACACAC0CA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[6]_MUX_3059_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I2(\s1/i8088/tcore/wr_ip0 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3059_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43151  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1>1  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43171  (
    .I0(\s1/i8088/tcore/ir[17] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43131  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43161  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43121  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431131  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43191  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431121  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43181  (
    .I0(\s1/i8088/tcore/ir[17] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431151  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431111  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431141  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431101  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43141  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43101  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s91  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [2])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s81  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s71  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/s [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s61  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/s [14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s51  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/s [13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s41  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/s [12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s31  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .O(\s1/i8088/tcore/exec/s [11])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [10])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s161  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [9])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s151  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [8])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s141  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [7])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s131  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [6])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s121  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [5])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s111  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [4])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s101  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [3])
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[1] ),
    .I5(\s1/i8088/tcore/ir[0] ),
    .O(\s1/i8088/tcore/exec/s [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60131  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60121  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60111  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60101  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c31  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c41  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c51  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c61  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c71  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c91  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c221  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c231  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c241  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/cpu_dat_o [9])
  );
  LUT6 #(
    .INIT ( 64'h0000DF000000FF00 ))
  \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o1  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/ir[34] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/Mmux_ir201_8562 ),
    .O(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o )
  );
  LUT5 #(
    .INIT ( 32'hF35FFFFF ))
  \s1/i8088/tcore/micro_data/Mmux_f111  (
    .I0(\s1/i8088/tcore/rom_ir[18] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(\s1/i8088/tcore/rom_ir[25] ),
    .O(\s1/i8088/tcore/micro_data/Mmux_f11_6752 )
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  \s1/i8088/tcore/micro_data/Mmux_f31  (
    .I0(\s1/i8088/tcore/fdec [2]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .O(\s1/i8088/tcore/rom_ir[28] )
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  \s1/i8088/tcore/micro_data/Mmux_f21  (
    .I0(\s1/i8088/tcore/fdec [1]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .O(\s1/i8088/tcore/rom_ir[27] )
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  \s1/i8088/tcore/micro_data/Mmux_f11  (
    .I0(\s1/i8088/tcore/fdec [0]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .O(\s1/i8088/tcore/rom_ir[26] )
  );
  LUT4 #(
    .INIT ( 16'h0CA0 ))
  \s1/i8088/tcore/micro_data/Mmux_f121  (
    .I0(\s1/i8088/tcore/rom_ir[18] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/micro_data/Mmux_f12 )
  );
  LUT6 #(
    .INIT ( 64'h2A226E662A222A22 ))
  \s1/i8088/ctrl_fsm/cnt/_n0014_inv1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/n0044 [0]),
    .I5(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/ctrl_fsm/cnt/_n0014_inv )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_msb_i11  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .O(\s1/i8088/ld_msb_i )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_lsb_i11  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .O(\s1/i8088/ld_lsb_i )
  );
  LUT4 #(
    .INIT ( 16'h2666 ))
  \s1/i8088/ctrl_fsm/cnt/Mmux_count[1]_GND_52_o_mux_2_OUT21  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .O(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h6664 ))
  \s1/i8088/ctrl_fsm/state_FSM_FFd1-In1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I2(\s1/i8088/n0044 [0]),
    .I3(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/ctrl_fsm/state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \s1/i8088/ctrl_fsm/cnt/Mmux_count[1]_GND_52_o_mux_2_OUT11  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .O(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \s2/nmi1  (
    .I0(\s2/allow_nmi_6796 ),
    .I1(\s6/pck_n_103 ),
    .I2(\s2/io_ch_ck ),
    .O(nmi)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s2/dma_aen_n1  (
    .I0(\s2/b5_6799 ),
    .I1(\s2/aen_brd_40 ),
    .O(dma_aen_n)
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s2/io_ch_ck_enable_io_clk_n_AND_667_o1  (
    .I0(\s2/io_ch_ck ),
    .I1(\s9/i8255/pb_5_79 ),
    .O(\s2/io_ch_ck )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s2/dclk1  (
    .I0(\s2/td2/td5/q_6794 ),
    .I1(USER_CLK_IBUF_8580),
    .O(dclk)
  );
  LUT5 #(
    .INIT ( 32'h08FFFFFF ))
  \s2/b11  (
    .I0(\s4/i8237/dack [0]),
    .I1(\s2/aen_brd_40 ),
    .I2(xmemr_n),
    .I3(xiow_n),
    .I4(xior_n),
    .O(\s2/b1 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s2/_n00681  (
    .I0(\s2/holda_42 ),
    .I1(\s4/i8237/hrq_115 ),
    .O(\s2/_n0068 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s3/ls4/Mmux_y81  (
    .I0(a[15]),
    .I1(rom_addr_sel_n),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(a[13]),
    .I5(a[14]),
    .O(cs_n[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls4/Mmux_y71  (
    .I0(a[14]),
    .I1(rom_addr_sel_n),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(a[15]),
    .I5(a[13]),
    .O(cs_n[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls4/Mmux_y61  (
    .I0(a[13]),
    .I1(rom_addr_sel_n),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(a[15]),
    .I5(a[14]),
    .O(cs_n[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls4/Mmux_y51  (
    .I0(a[15]),
    .I1(a[14]),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[13]),
    .O(cs_n[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls4/Mmux_y41  (
    .I0(a[13]),
    .I1(rom_addr_sel_n),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(a[14]),
    .I5(a[15]),
    .O(cs_n[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls4/Mmux_y31  (
    .I0(a[14]),
    .I1(a[15]),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[13]),
    .O(cs_n[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls4/Mmux_y21  (
    .I0(a[13]),
    .I1(a[15]),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[14]),
    .O(cs_n[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s3/ls4/Mmux_y11  (
    .I0(a[15]),
    .I1(a[13]),
    .I2(\s2/rdy_wait_38 ),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[14]),
    .O(cs_n[0])
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s3/ls1/Mmux_y11  (
    .I0(a[18]),
    .I1(\s4/i8237/dack [0]),
    .I2(a[19]),
    .O(ram_addr_sel_n)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s3/rasc1  (
    .I0(xmemw_n),
    .I1(xmemr_n),
    .O(\s3/rasc )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \s3/rom_addr_sel_n1  (
    .I0(a[16]),
    .I1(a[17]),
    .I2(a[18]),
    .I3(a[19]),
    .O(rom_addr_sel_n)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd6_6820 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd2_6826 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd1_6825 ),
    .I3(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o11 ),
    .I4(\s9/keyboard/keyinmod/b_FSM_FFd5_6821 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd4_6822 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd2_6826 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd1_6825 ),
    .I3(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o11 ),
    .I4(\s9/keyboard/keyinmod/b_FSM_FFd3_6823 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd9_6817 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd11_6824 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd2_6826 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd1_6825 ),
    .I4(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ),
    .I5(\s9/keyboard/keyinmod/b_FSM_FFd10_6816 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd8_6818 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd11_6824 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd2_6826 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd1_6825 ),
    .I4(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ),
    .I5(\s9/keyboard/keyinmod/b_FSM_FFd7_6819 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<6>1  (
    .I0(\s9/keyboard/pa [6]),
    .I1(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ),
    .I2(\s9/keyboard/tdata [6]),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd3-In1 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<5>1  (
    .I0(\s9/keyboard/pa [5]),
    .I1(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ),
    .I2(\s9/keyboard/tdata [5]),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd3-In1 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<4>1  (
    .I0(\s9/keyboard/pa [4]),
    .I1(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ),
    .I2(\s9/keyboard/tdata [4]),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd3-In1 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<3>1  (
    .I0(\s9/keyboard/pa [3]),
    .I1(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ),
    .I2(\s9/keyboard/tdata [3]),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd3-In1 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<2>1  (
    .I0(\s9/keyboard/pa [2]),
    .I1(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ),
    .I2(\s9/keyboard/tdata [2]),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd3-In1 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<1>1  (
    .I0(\s9/keyboard/pa [1]),
    .I1(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ),
    .I2(\s9/keyboard/tdata [1]),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd3-In1 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>2  (
    .I0(\s9/keyboard/pa [0]),
    .I1(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 ),
    .I2(\s9/keyboard/tdata [0]),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd3-In1 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>211  (
    .I0(\s9/keyboard/state_FSM_FFd3_6829 ),
    .I1(\s9/keyboard/keyinmod/newdata_6862 ),
    .I2(\s2/rdy_wait_38 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd3_6823 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd4_6822 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd5_6821 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd6_6820 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd10_6816 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd11_6824 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd7_6819 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd8_6818 ),
    .I4(\s9/keyboard/keyinmod/b_FSM_FFd9_6817 ),
    .O(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o11 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<7>1  (
    .I0(\s9/keyboard/dataout_7_6870 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd4_6822 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd3_6823 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>1  (
    .I0(\s9/keyboard/dataout_6_6869 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd3_6823 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd4_6822 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<5>1  (
    .I0(\s9/keyboard/dataout_5_6868 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd6_6820 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd5_6821 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>1  (
    .I0(\s9/keyboard/dataout_4_6867 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd5_6821 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd6_6820 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<3>1  (
    .I0(\s9/keyboard/dataout_3_6866 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd8_6818 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd7_6819 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>1  (
    .I0(\s9/keyboard/dataout_2_6865 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd7_6819 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd8_6818 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<1>1  (
    .I0(\s9/keyboard/dataout_1_6864 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd10_6816 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd9_6817 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1  (
    .I0(\s9/keyboard/dataout_0_6863 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd9_6817 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd10_6816 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h02EE8AEE02228AAA ))
  \s9/keyboard/state_FSM_FFd1-In21  (
    .I0(\s9/keyboard/state_FSM_FFd1_6827 ),
    .I1(\s9/keyboard/state_FSM_FFd3_6829 ),
    .I2(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I3(\s9/keyboard/keyinmod/newdata_6862 ),
    .I4(\s9/i8255/pb_7_112 ),
    .I5(\s9/keyboard/state_FSM_FFd2_6828 ),
    .O(\s9/keyboard/state_FSM_FFd1-In2 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o1  (
    .I0(\s9/keyboard/keyinmod/newdata_6862 ),
    .I1(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o11 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd2_6826 ),
    .O(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s9/keyboard/out11  (
    .I0(\s9/keyboard/state_FSM_FFd3_6829 ),
    .I1(\s9/keyboard/state_FSM_FFd2_6828 ),
    .O(\s9/keyboard/state[7]_reduce_or_51_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s9/keyboard/Mmux_pb7_GND_298_o_MUX_3431_o11  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s9/i8255/pb_7_112 ),
    .O(\s9/keyboard/pb7_GND_298_o_MUX_3431_o )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s9/keyboard/state_FSM_FFd3-In11  (
    .I0(\s9/keyboard/state_FSM_FFd2_6828 ),
    .I1(\s9/keyboard/state_FSM_FFd1_6827 ),
    .O(\s9/keyboard/state_FSM_FFd3-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb0/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb0/central_ram_core/fsm_FSM_FFd2_6874 ),
    .I1(cas_n[0]),
    .I2(\s6/rb0/central_ram_core/fsm_FSM_FFd1_6875 ),
    .I3(ras_n[0]),
    .O(\s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb0/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb0/central_ram_core/fsm_FSM_FFd2_6874 ),
    .I1(\s6/rb0/central_ram_core/fsm_FSM_FFd1_6875 ),
    .I2(xmemw_n),
    .I3(cas_n[0]),
    .I4(ras_n[0]),
    .O(\s6/rb0/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb0/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[0]),
    .I1(\s6/rb0/central_ram_core/fsm_FSM_FFd1_6875 ),
    .I2(\s6/rb0/central_ram_core/fsm_FSM_FFd2_6874 ),
    .I3(ras_n[0]),
    .O(\s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb1/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb1/central_ram_core/fsm_FSM_FFd2_6878 ),
    .I1(cas_n[1]),
    .I2(\s6/rb1/central_ram_core/fsm_FSM_FFd1_6879 ),
    .I3(ras_n[1]),
    .O(\s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb1/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb1/central_ram_core/fsm_FSM_FFd2_6878 ),
    .I1(\s6/rb1/central_ram_core/fsm_FSM_FFd1_6879 ),
    .I2(xmemw_n),
    .I3(cas_n[1]),
    .I4(ras_n[1]),
    .O(\s6/rb1/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb1/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[1]),
    .I1(\s6/rb1/central_ram_core/fsm_FSM_FFd1_6879 ),
    .I2(\s6/rb1/central_ram_core/fsm_FSM_FFd2_6878 ),
    .I3(ras_n[1]),
    .O(\s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb2/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb2/central_ram_core/fsm_FSM_FFd2_6882 ),
    .I1(cas_n[2]),
    .I2(\s6/rb2/central_ram_core/fsm_FSM_FFd1_6883 ),
    .I3(ras_n[2]),
    .O(\s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb2/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb2/central_ram_core/fsm_FSM_FFd2_6882 ),
    .I1(\s6/rb2/central_ram_core/fsm_FSM_FFd1_6883 ),
    .I2(xmemw_n),
    .I3(cas_n[2]),
    .I4(ras_n[2]),
    .O(\s6/rb2/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb2/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[2]),
    .I1(\s6/rb2/central_ram_core/fsm_FSM_FFd1_6883 ),
    .I2(\s6/rb2/central_ram_core/fsm_FSM_FFd2_6882 ),
    .I3(ras_n[2]),
    .O(\s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb3/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb3/central_ram_core/fsm_FSM_FFd2_6886 ),
    .I1(cas_n[3]),
    .I2(\s6/rb3/central_ram_core/fsm_FSM_FFd1_6887 ),
    .I3(ras_n[3]),
    .O(\s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb3/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb3/central_ram_core/fsm_FSM_FFd2_6886 ),
    .I1(\s6/rb3/central_ram_core/fsm_FSM_FFd1_6887 ),
    .I2(xmemw_n),
    .I3(cas_n[3]),
    .I4(ras_n[3]),
    .O(\s6/rb3/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb3/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[3]),
    .I1(\s6/rb3/central_ram_core/fsm_FSM_FFd1_6887 ),
    .I2(\s6/rb3/central_ram_core/fsm_FSM_FFd2_6886 ),
    .I3(ras_n[3]),
    .O(\s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s6/ls2800/Madd_sum_Madd_Madd_lut<0>1_SW0  (
    .I0(\s6/md [6]),
    .I1(\s6/md [4]),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'h3CC39669C33C6996 ))
  \s6/ls2800/Madd_sum_Madd_Madd_lut<0>1  (
    .I0(\s6/mdp ),
    .I1(\s6/md [7]),
    .I2(\s6/md [5]),
    .I3(\s6/md [3]),
    .I4(xmemr_n),
    .I5(N2),
    .O(\s6/ls2800/Madd_sum_Madd_Madd_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C2/OUTCTRL/out1  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [7]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [6]),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [9]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [8]),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [11]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/out )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C2/OUTCTRL/out2  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [3]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [5]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/out1_6890 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C2/OUTCTRL/out3  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/out ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [13]),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [12]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [15]),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [14]),
    .I5(\s8/i8253/vcs/C2/OUTCTRL/out1_6890 ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/OUT_PWR_176_o_MUX_3415_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C1/OUTCTRL/out1  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [7]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [6]),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [9]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [8]),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [11]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/out )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C1/OUTCTRL/out2  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [3]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [5]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/out1_6892 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C1/OUTCTRL/out3  (
    .I0(\s8/i8253/vcs/C1/OUTCTRL/out ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [13]),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [12]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15]),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [14]),
    .I5(\s8/i8253/vcs/C1/OUTCTRL/out1_6892 ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/OUT_PWR_176_o_MUX_3415_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C0/OUTCTRL/out1  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [7]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [6]),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [9]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [8]),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [11]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/out )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C0/OUTCTRL/out2  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [3]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [5]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/out1_6894 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s8/i8253/vcs/C0/OUTCTRL/out3  (
    .I0(\s8/i8253/vcs/C0/OUTCTRL/out ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [13]),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [12]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15]),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [14]),
    .I5(\s8/i8253/vcs/C0/OUTCTRL/out1_6894 ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/OUT_PWR_176_o_MUX_3415_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15>1  (
    .I0(\s4/i8237/curr_word [1]),
    .I1(\s4/i8237/curr_word [0]),
    .I2(\s4/i8237/curr_word [2]),
    .I3(\s4/i8237/curr_word [3]),
    .I4(\s4/i8237/curr_word [4]),
    .I5(\s4/i8237/curr_word [5]),
    .O(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15>2  (
    .I0(\s4/i8237/curr_word [7]),
    .I1(\s4/i8237/curr_word [6]),
    .I2(\s4/i8237/curr_word [8]),
    .I3(\s4/i8237/curr_word [9]),
    .I4(\s4/i8237/curr_word [10]),
    .I5(\s4/i8237/curr_word [11]),
    .O(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15>1_6896 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15>3  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15>1_6896 ),
    .I1(\s4/i8237/curr_word [13]),
    .I2(\s4/i8237/curr_word [12]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o<15> ),
    .I4(\s4/i8237/curr_word [14]),
    .I5(\s4/i8237/curr_word [15]),
    .O(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \xd<0>LogicTrst1  (
    .I0(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I1(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I2(N4),
    .I3(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/ls2450/ab_inv ),
    .I5(\s5/rommod/csv_inv ),
    .O(\xd<0>LogicTrst1_1851 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<7>LogicTrst1  (
    .I0(\s9/i8255/pdo_7_323 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [7]),
    .I4(d[7]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<7>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<7>LogicTrst2  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_7_1215 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_7_1058 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<7>LogicTrst ),
    .O(\xd<7>LogicTrst1_6899 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<7>LogicTrst3  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<7>LogicTrst1_6899 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_7_1414 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [7]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[7])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<6>LogicTrst1  (
    .I0(\s9/i8255/pdo_6_330 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [6]),
    .I4(d[6]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<6>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<6>LogicTrst2  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_6_1214 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_6_1057 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<6>LogicTrst ),
    .O(\xd<6>LogicTrst1_6901 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<6>LogicTrst3  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<6>LogicTrst1_6901 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_6_1415 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [6]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[6])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<5>LogicTrst1  (
    .I0(\s9/i8255/pdo_5_329 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [5]),
    .I4(d[5]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<5>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<5>LogicTrst2  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_5_1213 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_5_1056 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<5>LogicTrst ),
    .O(\xd<5>LogicTrst1_6903 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<5>LogicTrst3  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<5>LogicTrst1_6903 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_5_1416 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [5]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[5])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<4>LogicTrst1  (
    .I0(\s9/i8255/pdo_4_328 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [4]),
    .I4(d[4]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<4>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<4>LogicTrst2  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_4_1212 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_4_1055 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<4>LogicTrst ),
    .O(\xd<4>LogicTrst1_6905 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<4>LogicTrst3  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<4>LogicTrst1_6905 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_4_1417 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [4]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[4])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<3>LogicTrst1  (
    .I0(\s9/i8255/pdo_3_327 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [3]),
    .I4(d[3]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<3>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<3>LogicTrst2  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_3_1211 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_3_1054 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<3>LogicTrst ),
    .O(\xd<3>LogicTrst1_6907 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<3>LogicTrst3  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<3>LogicTrst1_6907 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_3_1418 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [3]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[3])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<2>LogicTrst1  (
    .I0(\s9/i8255/pdo_2_326 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [2]),
    .I4(d[2]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<2>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<2>LogicTrst2  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_2_1210 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_2_1053 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<2>LogicTrst ),
    .O(\xd<2>LogicTrst1_6909 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<2>LogicTrst3  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<2>LogicTrst1_6909 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_2_1419 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [2]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[2])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<1>LogicTrst1  (
    .I0(\s9/i8255/pdo_1_325 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [1]),
    .I4(d[1]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<1>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<1>LogicTrst2  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_1_1209 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_1_1052 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<1>LogicTrst ),
    .O(\xd<1>LogicTrst1_6911 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<1>LogicTrst3  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<1>LogicTrst1_6911 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_1_1420 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [1]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[1])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \xd<0>LogicTrst2  (
    .I0(\s9/i8255/pdo_0_324 ),
    .I1(\s9/i8255/cmd[4]_GND_273_o_equal_8_o<4>1 ),
    .I2(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I3(\s4/i8237/db [0]),
    .I4(d[0]),
    .I5(\s5/ls2450/ab_inv ),
    .O(\xd<0>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \xd<0>LogicTrst3  (
    .I0(\s8/i8253/vcs/C1/READ/DREG_0_1208 ),
    .I1(\s8/i8253/vcs/C1/READ/SEL_WR__AND_805_o_inv ),
    .I2(\s8/i8253/vcs/C2/READ/DREG_0_1051 ),
    .I3(\s8/i8253/vcs/C2/READ/SEL_WR__AND_805_o_inv ),
    .I4(\xd<0>LogicTrst ),
    .O(\xd<0>LogicTrst2_6913 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEEFEFFFFEEFE ))
  \xd<0>LogicTrst4  (
    .I0(\xd<0>LogicTrst1_1851 ),
    .I1(\xd<0>LogicTrst2_6913 ),
    .I2(\s8/i8253/vcs/C0/READ/DREG_0_1421 ),
    .I3(\s8/i8253/vcs/C0/READ/SEL_WR__AND_805_o_inv ),
    .I4(\s5/rommod/outputval [0]),
    .I5(\s5/rommod/csv_inv ),
    .O(xd[0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [4]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [3]),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [5]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [7]),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [6]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6914 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [10]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [9]),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [11]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [12]),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [13]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6915 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>13  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6915 ),
    .I1(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6914 ),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [4]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [3]),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [5]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [6]),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [8]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6916 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [10]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [9]),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [11]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [12]),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [13]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6917 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>13  (
    .I0(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6917 ),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6916 ),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [4]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [3]),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [5]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [6]),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [7]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6918 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [10]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [9]),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [11]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [12]),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [14]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6919 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>13  (
    .I0(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6919 ),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6918 ),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \s0/vgamod/wr_adr1_SW0  (
    .I0(a[10]),
    .I1(a[6]),
    .I2(a[4]),
    .I3(a[9]),
    .I4(a[5]),
    .I5(a[8]),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s0/vgamod/wr_adr1  (
    .I0(a[7]),
    .I1(a[17]),
    .I2(a[18]),
    .I3(\s0/vgamod/ior_io_range_AND_896_o1_1869 ),
    .I4(a[19]),
    .I5(N6),
    .O(\s0/vgamod/wr_adr1_1852 )
  );
  LUT6 #(
    .INIT ( 64'h4451444054514440 ))
  \s8/i8253/vcs/C1/OUTCTRL/_n0106_inv1  (
    .I0(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/TRIG_1311 ),
    .I3(\s8/i8253/vcs/C1/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .I4(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .I5(\s8/i8253/vcs/C1/LOADCNT ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/_n0106_inv1_6921 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \s8/i8253/vcs/C1/OUTCTRL/_n0106_inv3  (
    .I0(\s8/i8253/vcs/C1/CNTREG/OUTEN_1176 ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/_n0106_inv2_6922 ),
    .I3(\s8/i8253/vcs/C1/OUTCTRL/_n0106_inv1_6921 ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/_n0106_inv )
  );
  LUT6 #(
    .INIT ( 64'h4451444054514440 ))
  \s8/i8253/vcs/C0/OUTCTRL/_n0106_inv1  (
    .I0(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/TRIG_1316 ),
    .I3(\s8/i8253/vcs/C0/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .I4(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .I5(\s8/i8253/vcs/C0/LOADCNT ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/_n0106_inv1_6923 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \s8/i8253/vcs/C0/OUTCTRL/_n0106_inv3  (
    .I0(\s8/i8253/vcs/C0/CNTREG/OUTEN_1445 ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/_n0106_inv2_6924 ),
    .I3(\s8/i8253/vcs/C0/OUTCTRL/_n0106_inv1_6923 ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/_n0106_inv )
  );
  LUT6 #(
    .INIT ( 64'hAAAAD313AAAADF1F ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_MODE[3]_OUT_Mux_9_o1  (
    .I0(\s8/i8253/vcs/C1/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .I3(N10),
    .I4(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I5(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/MODE[3]_OUT_Mux_9_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAD313AAAADF1F ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_MODE[3]_OUT_Mux_9_o1  (
    .I0(\s8/i8253/vcs/C0/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .I3(N12),
    .I4(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I5(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/MODE[3]_OUT_Mux_9_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAFBEAEA ))
  \s4/i8237/state_FSM_FFd3-In2  (
    .I0(\s4/i8237/state_FSM_FFd3-In21 ),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd3_1758 ),
    .I3(\s4/i8237/state_FSM_FFd1_1760 ),
    .I4(N14),
    .I5(\s4/i8237/state_FSM_FFd3-In22 ),
    .O(\s4/i8237/state_FSM_FFd3-In2_1537 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT2_SW0  (
    .I0(\s0/vgamod/reg_adr [2]),
    .I1(\s0/vgamod/reg_cur_end [1]),
    .I2(\s0/vgamod/reg_hcursor [1]),
    .O(N16)
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT2  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(\s0/vgamod/reg_adr [0]),
    .I2(\s0/vgamod/reg_vcursor [1]),
    .I3(\s0/vgamod/reg_adr [2]),
    .I4(\s0/vgamod/reg_cur_start [1]),
    .I5(N16),
    .O(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT3_SW0  (
    .I0(\s0/vgamod/reg_adr [0]),
    .I1(\s0/vgamod/reg_vcursor [2]),
    .I2(\s0/vgamod/reg_hcursor [2]),
    .O(N18)
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT3  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(\s0/vgamod/reg_adr [2]),
    .I2(\s0/vgamod/reg_cur_end [2]),
    .I3(\s0/vgamod/reg_adr [0]),
    .I4(\s0/vgamod/reg_cur_start [2]),
    .I5(N18),
    .O(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT4_SW0  (
    .I0(\s0/vgamod/reg_adr [0]),
    .I1(\s0/vgamod/reg_cur_end [3]),
    .I2(\s0/vgamod/reg_adr [2]),
    .I3(\s0/vgamod/reg_hcursor [3]),
    .I4(\s0/vgamod/reg_vcursor [3]),
    .I5(\s0/vgamod/reg_cur_start [3]),
    .O(N20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT4  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(N20),
    .I2(\s0/vgamod/video_on_v_579 ),
    .O(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \d<6>LogicTrst1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/attr_data_out [6]),
    .I2(a[0]),
    .I3(\s0/vgamod/vga_data_out [6]),
    .I4(\s0/vgamod/dataout [6]),
    .O(\d<6>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<6>LogicTrst2  (
    .I0(\s1/adp [6]),
    .I1(\s1/u8/ab_inv ),
    .I2(\d<6>LogicTrst ),
    .I3(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .I4(\d<0>LogicTrst1_1853 ),
    .O(\d<6>LogicTrst1_6932 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<6>LogicTrst3  (
    .I0(\s6/md [6]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[6]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<6>LogicTrst1_6932 ),
    .O(d[6])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \d<5>LogicTrst1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/attr_data_out [5]),
    .I2(a[0]),
    .I3(\s0/vgamod/vga_data_out [5]),
    .I4(\s0/vgamod/dataout [5]),
    .O(\d<5>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<5>LogicTrst2  (
    .I0(\s1/adp [5]),
    .I1(\s1/u8/ab_inv ),
    .I2(\d<5>LogicTrst ),
    .I3(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .I4(\d<0>LogicTrst1_1853 ),
    .O(\d<5>LogicTrst1_6934 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<5>LogicTrst3  (
    .I0(\s6/md [5]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[5]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<5>LogicTrst1_6934 ),
    .O(d[5])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \d<4>LogicTrst1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/attr_data_out [4]),
    .I2(a[0]),
    .I3(\s0/vgamod/vga_data_out [4]),
    .I4(\s0/vgamod/dataout [4]),
    .O(\d<4>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<4>LogicTrst2  (
    .I0(\s1/adp [4]),
    .I1(\s1/u8/ab_inv ),
    .I2(\d<4>LogicTrst ),
    .I3(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .I4(\d<0>LogicTrst1_1853 ),
    .O(\d<4>LogicTrst1_6936 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<4>LogicTrst3  (
    .I0(\s6/md [4]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[4]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<4>LogicTrst1_6936 ),
    .O(d[4])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \d<3>LogicTrst1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/attr_data_out [3]),
    .I2(a[0]),
    .I3(\s0/vgamod/vga_data_out [3]),
    .I4(\s0/vgamod/dataout [3]),
    .O(\d<3>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<3>LogicTrst2  (
    .I0(\s1/adp [3]),
    .I1(\s1/u8/ab_inv ),
    .I2(\d<3>LogicTrst ),
    .I3(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .I4(\d<0>LogicTrst1_1853 ),
    .O(\d<3>LogicTrst1_6938 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<3>LogicTrst3  (
    .I0(\s6/md [3]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[3]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<3>LogicTrst1_6938 ),
    .O(d[3])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \d<2>LogicTrst1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/attr_data_out [2]),
    .I2(a[0]),
    .I3(\s0/vgamod/vga_data_out [2]),
    .I4(\s0/vgamod/dataout [2]),
    .O(\d<2>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<2>LogicTrst2  (
    .I0(\s1/adp [2]),
    .I1(\s1/u8/ab_inv ),
    .I2(\d<2>LogicTrst ),
    .I3(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .I4(\d<0>LogicTrst1_1853 ),
    .O(\d<2>LogicTrst1_6940 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<2>LogicTrst3  (
    .I0(\s6/md [2]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[2]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<2>LogicTrst1_6940 ),
    .O(d[2])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \d<1>LogicTrst1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/attr_data_out [1]),
    .I2(a[0]),
    .I3(\s0/vgamod/vga_data_out [1]),
    .I4(\s0/vgamod/dataout [1]),
    .O(\d<1>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<1>LogicTrst2  (
    .I0(\s1/adp [1]),
    .I1(\s1/u8/ab_inv ),
    .I2(\d<1>LogicTrst ),
    .I3(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .I4(\d<0>LogicTrst1_1853 ),
    .O(\d<1>LogicTrst1_6942 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<1>LogicTrst3  (
    .I0(\s6/md [1]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[1]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<1>LogicTrst1_6942 ),
    .O(d[1])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \d<0>LogicTrst1  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s0/vgamod/attr_data_out [0]),
    .I2(a[0]),
    .I3(\s0/vgamod/vga_data_out [0]),
    .I4(\s0/vgamod/dataout [0]),
    .O(\d<0>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<0>LogicTrst2  (
    .I0(\s1/adp [0]),
    .I1(\s1/u8/ab_inv ),
    .I2(\d<0>LogicTrst ),
    .I3(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .I4(\d<0>LogicTrst1_1853 ),
    .O(\d<0>LogicTrst2_6944 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<0>LogicTrst3  (
    .I0(\s6/md [0]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[0]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<0>LogicTrst2_6944 ),
    .O(d[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \d<7>LogicTrst1  (
    .I0(a[0]),
    .I1(\s0/vgamod/vga_data_out [7]),
    .I2(\s0/vgamod/attr_data_out [7]),
    .O(\d<7>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEAEAEFFAEAE ))
  \d<7>LogicTrst2  (
    .I0(\d<0>LogicTrst1_1853 ),
    .I1(\s1/adp [7]),
    .I2(\s1/u8/ab_inv ),
    .I3(\s0/vgamod/ior_io_range_AND_896_o ),
    .I4(\d<7>LogicTrst ),
    .I5(\s0/vgamod/memr_ior_OR_1083_o_inv ),
    .O(\d<7>LogicTrst1_6946 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \d<7>LogicTrst3  (
    .I0(\s6/md [7]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(xd[7]),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\d<7>LogicTrst1_6946 ),
    .O(d[7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \s0/vgamod/v_count[8]_v_count[3]_AND_899_o1  (
    .I0(\s0/vgamod/reg_vcursor [2]),
    .I1(\s0/vgamod/v_count [6]),
    .I2(\s0/vgamod/reg_vcursor [3]),
    .I3(\s0/vgamod/v_count [7]),
    .I4(\s0/vgamod/reg_vcursor [1]),
    .I5(\s0/vgamod/v_count [5]),
    .O(\s0/vgamod/v_count[8]_v_count[3]_AND_899_o1_6947 )
  );
  LUT5 #(
    .INIT ( 32'h90090000 ))
  \s0/vgamod/v_count[8]_v_count[3]_AND_899_o2  (
    .I0(\s0/vgamod/reg_vcursor [0]),
    .I1(\s0/vgamod/v_count [4]),
    .I2(\s0/vgamod/reg_vcursor [4]),
    .I3(\s0/vgamod/v_count [8]),
    .I4(\s0/vgamod/v_count[8]_v_count[3]_AND_899_o1_6947 ),
    .O(\s0/vgamod/v_count[8]_v_count[3]_AND_899_o2_6948 )
  );
  LUT6 #(
    .INIT ( 64'h808800E000000000 ))
  \s0/vgamod/v_count[8]_v_count[3]_AND_899_o3  (
    .I0(\s0/vgamod/reg_cur_end [3]),
    .I1(\s0/vgamod/v_count[3]_reg_cur_end[3]_LessThan_96_o1_382 ),
    .I2(\s0/vgamod/reg_cur_start[3]_v_count[3]_LessThan_95_o1_389 ),
    .I3(\s0/vgamod/reg_cur_start [3]),
    .I4(\s0/vgamod/v_count [3]),
    .I5(\s0/vgamod/v_count[8]_v_count[3]_AND_899_o2_6948 ),
    .O(\s0/vgamod/v_count[8]_v_count[3]_AND_899_o )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT1_SW0  (
    .I0(\s0/vgamod/reg_adr [0]),
    .I1(\s0/vgamod/reg_cur_end [0]),
    .I2(\s0/vgamod/reg_adr [2]),
    .I3(\s0/vgamod/reg_hcursor [0]),
    .I4(\s0/vgamod/reg_vcursor [0]),
    .I5(\s0/vgamod/reg_cur_start [0]),
    .O(N22)
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s0/vgamod/Mmux_dataout[7]_GND_301_o_mux_51_OUT1  (
    .I0(\s0/vgamod/a[19]_GND_301_o_equal_41_o ),
    .I1(\s0/vgamod/video_on_h_580 ),
    .I2(\s0/vgamod/video_on_v_579 ),
    .I3(N22),
    .O(\s0/vgamod/dataout[7]_GND_301_o_mux_51_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o71  (
    .I0(\s0/vgamod/blink_count [4]),
    .I1(\s0/vgamod/reg_hcursor [1]),
    .I2(\s0/vgamod/h_count [9]),
    .I3(\s0/vgamod/reg_hcursor [6]),
    .I4(\s0/vgamod/h_count [8]),
    .I5(\s0/vgamod/reg_hcursor [5]),
    .O(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o72  (
    .I0(\s0/vgamod/h_count [7]),
    .I1(\s0/vgamod/reg_hcursor [4]),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/reg_hcursor [3]),
    .I4(\s0/vgamod/h_count [5]),
    .I5(\s0/vgamod/reg_hcursor [2]),
    .O(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o71_6951 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o73  (
    .I0(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o7 ),
    .I1(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o71_6951 ),
    .I2(\s0/vgamod/blink_count [3]),
    .I3(\s0/vgamod/reg_hcursor [0]),
    .O(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \s0/vgamod/ior_io_range_AND_896_o2  (
    .I0(ior_n),
    .I1(a[7]),
    .I2(a[4]),
    .I3(a[6]),
    .I4(\s0/vgamod/ior_io_range_AND_896_o2_6952 ),
    .O(\s0/vgamod/ior_io_range_AND_896_o3_6953 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s0/vgamod/ior_io_range_AND_896_o3  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o3_6953 ),
    .I1(a[5]),
    .I2(a[18]),
    .I3(\s0/vgamod/ior_io_range_AND_896_o1_1869 ),
    .I4(a[19]),
    .I5(a[17]),
    .O(\s0/vgamod/ior_io_range_AND_896_o )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT21  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [10]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [10]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [10]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT22  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [2]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT31  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [11]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [11]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [11]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT32  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [3]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT41  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [12]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [12]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [12]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT42  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [4]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT51  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [13]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [13]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [13]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT52  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [5]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT61  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [14]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [14]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [14]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT62  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [6]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT71  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [15]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [15]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [15]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT72  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [7]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT81  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [1]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [1]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT82  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT91  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [2]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [2]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [2]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT92  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [2]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT101  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [3]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [3]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [3]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT102  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [3]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT111  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [4]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [4]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [4]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT112  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [4]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT121  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [5]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [5]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [5]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT122  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [5]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT131  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [6]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [6]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [6]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT132  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [6]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT141  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [7]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [7]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [7]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT142  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [7]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT151  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [8]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [8]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [8]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT152  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [0]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT161  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [9]),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [9]),
    .I5(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [9]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT162  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 ),
    .I2(\s8/i8253/vcs/C2/CNTREG/COUNTMSB [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT21  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [10]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [10]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [10]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT22  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [2]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT31  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [11]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [11]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [11]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT32  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [3]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT41  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [12]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [12]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [12]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT42  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [4]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT51  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [13]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [13]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [13]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT52  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [5]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT61  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [14]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [14]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [14]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT62  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [6]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT71  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [15]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [15]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [15]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT72  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [7]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT81  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [1]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [1]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [1]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT82  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [1]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT91  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [2]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [2]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [2]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT92  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [2]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT101  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [3]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [3]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [3]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT102  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [3]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT111  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [4]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [4]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [4]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT112  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [4]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT121  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [5]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [5]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [5]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT122  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [5]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT131  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [6]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [6]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [6]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT132  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [6]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT141  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [7]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [7]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [7]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT142  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [7]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT151  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [8]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [8]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [8]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT152  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [0]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT161  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [9]),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [9]),
    .I5(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [9]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT162  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 ),
    .I2(\s8/i8253/vcs/C1/CNTREG/COUNTMSB [1]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT21  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [10]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [10]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [10]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT22  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT2 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [2]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT31  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [11]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [11]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [11]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT32  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT3 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [3]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT41  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [12]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [12]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [12]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT42  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT4 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [4]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT51  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [13]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [13]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [13]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT52  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT5 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [5]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT61  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [14]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [14]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [14]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT62  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT6 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [6]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT71  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [15]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [15]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [15]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT72  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT7 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [7]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT81  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [1]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [1]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [1]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT82  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT8 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [1]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT91  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [2]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [2]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [2]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT92  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT9 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [2]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT101  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [3]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [3]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [3]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT102  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT10 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [3]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT111  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [4]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [4]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [4]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT112  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT11 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [4]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT121  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [5]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [5]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [5]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT122  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT12 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [5]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT131  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [6]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [6]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [6]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT132  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT13 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [6]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT141  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [7]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [7]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [7]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT142  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT14 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [7]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT151  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [8]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [8]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [8]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT152  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT15 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [0]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBFAAB3AA8CAA80AA ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT161  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [9]),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [9]),
    .I5(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_11_OUT [9]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT162  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT16 ),
    .I2(\s8/i8253/vcs/C0/CNTREG/COUNTMSB [1]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h8898888800100000 ))
  \s4/i8237/reset_mast_clr_AND_694_o1  (
    .I0(\s4/i8237/state_FSM_FFd3_1758 ),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(xiow_n),
    .I3(xior_n),
    .I4(\s4/i8237/_n0719_inv3 ),
    .I5(\s4/i8237/adstb_needed_1761 ),
    .O(\s4/i8237/reset_mast_clr_AND_694_o1_6999 )
  );
  LUT5 #(
    .INIT ( 32'h11110010 ))
  \s4/i8237/reset_mast_clr_AND_694_o2  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s2/rdy_wait_38 ),
    .I2(\s4/i8237/reset_mast_clr_AND_694_o1_6999 ),
    .I3(\s4/i8237/state_FSM_FFd1_1760 ),
    .I4(\s4/i8237/state_FSM_FFd3-In22 ),
    .O(\s4/i8237/reset_mast_clr_AND_694_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT1_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[0]),
    .I2(\s4/i8237/curr_word [0]),
    .O(N24)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT1  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [0]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [0]),
    .I5(N24),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT2_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [10]),
    .I2(xd[2]),
    .O(N26)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT2  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [10]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [10]),
    .I5(N26),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT3_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [11]),
    .I2(xd[3]),
    .O(N28)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT3  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [11]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [11]),
    .I5(N28),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT4_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [12]),
    .I2(xd[4]),
    .O(N30)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT4  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [12]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [12]),
    .I5(N30),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT5_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [13]),
    .I2(xd[5]),
    .O(N32)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT5  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [13]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [13]),
    .I5(N32),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT6_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [14]),
    .I2(xd[6]),
    .O(N34)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT6  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [14]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [14]),
    .I5(N34),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT7_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [15]),
    .I2(xd[7]),
    .O(N36)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT7  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [15]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [15]),
    .I5(N36),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT8_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[1]),
    .I2(\s4/i8237/curr_word [1]),
    .O(N38)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT8  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [1]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [1]),
    .I5(N38),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT9_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[2]),
    .I2(\s4/i8237/curr_word [2]),
    .O(N40)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT9  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [2]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [2]),
    .I5(N40),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT10_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[3]),
    .I2(\s4/i8237/curr_word [3]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT10  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [3]),
    .I5(N42),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT11_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[4]),
    .I2(\s4/i8237/curr_word [4]),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT11  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [4]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [4]),
    .I5(N44),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT12_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[5]),
    .I2(\s4/i8237/curr_word [5]),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT12  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [5]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [5]),
    .I5(N46),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT13_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[6]),
    .I2(\s4/i8237/curr_word [6]),
    .O(N48)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT13  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [6]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [6]),
    .I5(N48),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT14_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(xd[7]),
    .I2(\s4/i8237/curr_word [7]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT14  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [7]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [7]),
    .I5(N50),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT15_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [8]),
    .I2(xd[0]),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT15  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [8]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [8]),
    .I5(N52),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT16_SW0  (
    .I0(\s4/i8237/ff_1685 ),
    .I1(\s4/i8237/curr_word [9]),
    .I2(xd[1]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s4/i8237/Mmux_state[2]_curr_word[15]_wide_mux_161_OUT16  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/GND_144_o_GND_144_o_sub_140_OUT [9]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/base_word [9]),
    .I5(N54),
    .O(\s4/i8237/state[2]_curr_word[15]_wide_mux_161_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s5/rommod/upaddr<1>_SW0  (
    .I0(cs_n[1]),
    .I1(cs_n[0]),
    .I2(cs_n[2]),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'h0880800080000000 ))
  \s5/rommod/upaddr<1>  (
    .I0(cs_n[3]),
    .I1(N56),
    .I2(cs_n[5]),
    .I3(cs_n[7]),
    .I4(cs_n[6]),
    .I5(cs_n[4]),
    .O(\s5/rommod/upaddr [2])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s5/rommod/upaddr<3>_SW0  (
    .I0(cs_n[4]),
    .I1(cs_n[0]),
    .I2(cs_n[2]),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'h0880800080000000 ))
  \s5/rommod/upaddr<3>  (
    .I0(cs_n[6]),
    .I1(N58),
    .I2(cs_n[5]),
    .I3(cs_n[7]),
    .I4(cs_n[3]),
    .I5(cs_n[1]),
    .O(\s5/rommod/upaddr [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT1_SW0  (
    .I0(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [0]),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0]),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'hEFAFEAAA45054000 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT1  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/LOAD_1328 ),
    .I1(N60),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0]),
    .I5(\s8/i8253/vcs/C0/CNTREG/COUNTLSB [0]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT1_SW0  (
    .I0(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [0]),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0]),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'hEFAFEAAA45054000 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT1  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/LOAD_1299 ),
    .I1(N62),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0]),
    .I5(\s8/i8253/vcs/C1/CNTREG/COUNTLSB [0]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT1_SW0  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_9_OUT [0]),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0]),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hEFAFEAAA45054000 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Mmux_GND_267_o_COUNTMSB[7]_mux_14_OUT1  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/LOAD_1145 ),
    .I1(N64),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_equal_7_o ),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .I4(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_GND_267_o_sub_13_OUT [0]),
    .I5(\s8/i8253/vcs/C2/CNTREG/COUNTLSB [0]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/GND_267_o_COUNTMSB[7]_mux_14_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/mdpLogicTrst1  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [0]),
    .I2(\s6/rb1/enexp ),
    .I3(\s6/rb1/n0013 [0]),
    .I4(\s6/rb3/enexp ),
    .I5(\s6/rb3/n0013 [0]),
    .O(\s6/mdpLogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hAAAAABAA00000100 ))
  \s6/mdpLogicTrst2  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb3/enexp ),
    .I2(\s6/rb1/enexp ),
    .I3(xmemw_n),
    .I4(\s6/rb0/enexp ),
    .I5(\s6/rb2/n0013 [0]),
    .O(\s6/mdpLogicTrst1_7022 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF41 ))
  \s6/mdpLogicTrst3  (
    .I0(xmemw_n),
    .I1(\s6/ls2800/n0033[2:0]<0> ),
    .I2(\s6/ls2800/Madd_sum_Madd_Madd_lut [0]),
    .I3(\s6/mdpLogicTrst1_7022 ),
    .I4(\s6/mdpLogicTrst ),
    .O(\s6/mdp )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDFF ))
  \s0/vgamod/h_count[9]_GND_301_o_equal_89_o<9>_SW0  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/h_count [7]),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/h_count [8]),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s0/vgamod/h_count[9]_GND_301_o_equal_89_o<9>  (
    .I0(\s0/vgamod/blink_count [1]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/h_count [5]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/blink_count [4]),
    .I5(N66),
    .O(\s0/vgamod/h_count[9]_GND_301_o_equal_89_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s0/vgamod/_n0351_SW0  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/h_count [8]),
    .I2(\s2/rdy_wait_38 ),
    .I3(\s0/vgamod/h_count [6]),
    .I4(\s8/pclka_8583 ),
    .I5(\s0/vgamod/h_count [7]),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s0/vgamod/_n0351  (
    .I0(\s0/vgamod/h_count [5]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(N68),
    .I4(\s0/vgamod/blink_count [1]),
    .I5(\s0/vgamod/h_count [9]),
    .O(\s0/vgamod/_n0351_505 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s0/vgamod/_n0357  (
    .I0(\s0/vgamod/blink_count [1]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/h_count [5]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/blink_count [4]),
    .I5(N68),
    .O(\s0/vgamod/_n0357_503 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s0/vgamod/_n03531_SW0  (
    .I0(\s0/vgamod/v_count [5]),
    .I1(\s0/vgamod/v_count [9]),
    .I2(\s0/vgamod/v_count [6]),
    .O(N72)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s0/vgamod/_n03531  (
    .I0(\s0/vgamod/v_count [8]),
    .I1(\s0/vgamod/v_count [3]),
    .I2(N72),
    .I3(\s0/vgamod/v_count [7]),
    .I4(\s0/vgamod/v_count [0]),
    .I5(\s0/vgamod/v_count [4]),
    .O(\s0/vgamod/_n03531_1859 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o12  (
    .I0(\s4/i8237/mode [3]),
    .I1(\s4/i8237/curr_addr [7]),
    .I2(\s4/i8237/curr_addr [6]),
    .I3(\s4/i8237/curr_addr [5]),
    .I4(\s4/i8237/curr_addr [4]),
    .I5(\s4/i8237/curr_addr [3]),
    .O(\s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o11 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o15  (
    .I0(\s4/i8237/state_FSM_FFd3_1758 ),
    .I1(\s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o13 ),
    .I2(\s4/i8237/mast_clr_1684 ),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/state_FSM_FFd2_1759 ),
    .I5(\s4/i8237/state_FSM_FFd1_1760 ),
    .O(\s4/i8237/state[2]_GND_144_o_MUX_3278_o )
  );
  LUT6 #(
    .INIT ( 64'h4451444054514440 ))
  \s8/i8253/vcs/C2/OUTCTRL/_n0106_inv1  (
    .I0(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/TRIG_1156 ),
    .I3(\s8/i8253/vcs/C2/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .I4(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .I5(\s8/i8253/vcs/C2/LOADCNT ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/_n0106_inv1_7028 )
  );
  LUT5 #(
    .INIT ( 32'h88880080 ))
  \s8/i8253/vcs/C2/OUTCTRL/_n0106_inv3  (
    .I0(\s8/i8253/vcs/C2/CNTREG/OUTEN_1019 ),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/GATE_GND_267_o_OR_1001_o ),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/_n0106_inv2_7029 ),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I4(\s8/i8253/vcs/C2/OUTCTRL/_n0106_inv1_7028 ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/_n0106_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFABEF ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3421_o1_SW0  (
    .I0(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C0/OUTCTRL/TRIG_1316 ),
    .I4(\s8/i8253/vcs/C0/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .O(N74)
  );
  LUT6 #(
    .INIT ( 64'h2222220222222222 ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3421_o1  (
    .I0(\s8/i8253/vcs/C0/CNTREG/OUTEN_1445 ),
    .I1(N74),
    .I2(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I5(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o )
  );
  LUT6 #(
    .INIT ( 64'h8888880888888888 ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o13  (
    .I0(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 ),
    .I2(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I5(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFABEF ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3421_o1_SW0  (
    .I0(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C1/OUTCTRL/TRIG_1311 ),
    .I4(\s8/i8253/vcs/C1/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'h2222220222222222 ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3421_o1  (
    .I0(\s8/i8253/vcs/C1/CNTREG/OUTEN_1176 ),
    .I1(N76),
    .I2(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I5(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o )
  );
  LUT6 #(
    .INIT ( 64'h8888880888888888 ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o13  (
    .I0(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 ),
    .I2(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I5(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o )
  );
  LUT6 #(
    .INIT ( 64'h8888880888888888 ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o13  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ),
    .I1(\s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 ),
    .I2(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I5(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/GND_268_o_GND_268_o_MUX_3422_o )
  );
  LUT6 #(
    .INIT ( 64'h2222220222222222 ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3421_o1  (
    .I0(\s8/i8253/vcs/C2/CNTREG/OUTEN_1019 ),
    .I1(N78),
    .I2(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .I3(xiow_n),
    .I4(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I5(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/GND_268_o_GND_268_o_MUX_3421_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s4/i8237/_n0556_inv1  (
    .I0(\s4/i8237/state_FSM_FFd3-In23 ),
    .I1(\s2/holda_42 ),
    .I2(\xa[3] ),
    .I3(\xa[2] ),
    .I4(\xa[1] ),
    .I5(\xa[0] ),
    .O(\s4/i8237/_n0556_inv1_7036 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s4/i8237/_n0556_inv2  (
    .I0(\s4/i8237/hlda_drequest[3]_AND_683_o ),
    .I1(xior_n),
    .I2(xiow_n),
    .I3(\s4/i8237/_n0556_inv1_7036 ),
    .I4(dma_cs_n),
    .O(\s4/i8237/_n0556_inv2_7037 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s4/i8237/_n0556_inv3  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/state_FSM_FFd3_1758 ),
    .I2(\s4/i8237/state_FSM_FFd2_1759 ),
    .O(\s4/i8237/_n0556_inv3_7038 )
  );
  LUT5 #(
    .INIT ( 32'h55554404 ))
  \s4/i8237/_n0556_inv4  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/_n0556_inv3_7038 ),
    .I2(\s4/i8237/mode [3]),
    .I3(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I4(\s4/i8237/_n0556_inv2_7037 ),
    .O(\s4/i8237/_n0556_inv )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s4/i8237/_n0698_inv1  (
    .I0(\s4/i8237/_n0657_inv2 ),
    .I1(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/_n0698_inv1_7039 )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s4/i8237/_n0698_inv2  (
    .I0(\xa[3] ),
    .I1(\xa[2] ),
    .I2(\xa[1] ),
    .I3(xiow_n),
    .I4(xior_n),
    .I5(\xa[0] ),
    .O(\s4/i8237/_n0698_inv2_7040 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA0888 ))
  \s4/i8237/_n0698_inv3  (
    .I0(\s4/i8237/_n0698_inv1_7039 ),
    .I1(\s4/i8237/_n0698_inv2_7040 ),
    .I2(xd[2]),
    .I3(xd[3]),
    .I4(\s2/holda_42 ),
    .I5(dma_cs_n),
    .O(\s4/i8237/_n0698_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s4/i8237/_n0571  (
    .I0(xior_n),
    .I1(\xa[1] ),
    .I2(dma_cs_n),
    .I3(xiow_n),
    .I4(\xa[0] ),
    .I5(N80),
    .O(\s4/i8237/_n0571_1548 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s4/i8237/_n0606_inv_SW0  (
    .I0(\s4/i8237/state_FSM_FFd3-In23 ),
    .I1(\xa[2] ),
    .I2(\xa[3] ),
    .I3(\s4/i8237/hlda_drequest[3]_AND_683_o ),
    .I4(\s4/i8237/mast_clr_1684 ),
    .I5(\s2/holda_42 ),
    .O(N82)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s4/i8237/_n0606_inv  (
    .I0(xior_n),
    .I1(dma_cs_n),
    .I2(xiow_n),
    .I3(\xa[0] ),
    .I4(\xa[1] ),
    .I5(N82),
    .O(\s4/i8237/_n0606_inv_1542 )
  );
  LUT6 #(
    .INIT ( 64'h0001000100000001 ))
  \s6/md<0>LogicTrst1  (
    .I0(\s6/rb3/enexp ),
    .I1(\s6/rb2/enexp ),
    .I2(\s6/rb1/enexp ),
    .I3(\s6/rb0/enexp ),
    .I4(xmemr_n),
    .I5(ram_addr_sel_n),
    .O(\s6/md<0>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<0>LogicTrst2  (
    .I0(d[0]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<0>LogicTrst1_7044 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<0>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [1]),
    .I2(\s6/md<0>LogicTrst1_7044 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [1]),
    .O(\s6/md<0>LogicTrst2_7045 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<0>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [1]),
    .I2(\s6/md<0>LogicTrst2_7045 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [1]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [0])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<1>LogicTrst2  (
    .I0(d[1]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<1>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<1>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [2]),
    .I2(\s6/md<1>LogicTrst1 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [2]),
    .O(\s6/md<1>LogicTrst2_7047 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<1>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [2]),
    .I2(\s6/md<1>LogicTrst2_7047 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [2]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [1])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<2>LogicTrst2  (
    .I0(d[2]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<2>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<2>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [3]),
    .I2(\s6/md<2>LogicTrst1 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [3]),
    .O(\s6/md<2>LogicTrst2_7049 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<2>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [3]),
    .I2(\s6/md<2>LogicTrst2_7049 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [3]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [2])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<3>LogicTrst2  (
    .I0(d[3]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<3>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<3>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [4]),
    .I2(\s6/md<3>LogicTrst1 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [4]),
    .O(\s6/md<3>LogicTrst2_7051 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<3>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [4]),
    .I2(\s6/md<3>LogicTrst2_7051 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [4]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [3])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<4>LogicTrst2  (
    .I0(d[4]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<4>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<4>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [5]),
    .I2(\s6/md<4>LogicTrst1 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [5]),
    .O(\s6/md<4>LogicTrst2_7053 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<4>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [5]),
    .I2(\s6/md<4>LogicTrst2_7053 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [5]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [4])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<5>LogicTrst2  (
    .I0(d[5]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<5>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<5>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [6]),
    .I2(\s6/md<5>LogicTrst1 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [6]),
    .O(\s6/md<5>LogicTrst2_7055 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<5>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [6]),
    .I2(\s6/md<5>LogicTrst2_7055 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [6]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [5])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<6>LogicTrst2  (
    .I0(d[6]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<6>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<6>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [7]),
    .I2(\s6/md<6>LogicTrst1 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [7]),
    .O(\s6/md<6>LogicTrst2_7057 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<6>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [7]),
    .I2(\s6/md<6>LogicTrst2_7057 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [7]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [6])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s6/md<7>LogicTrst2  (
    .I0(d[7]),
    .I1(ram_addr_sel_n),
    .I2(xmemr_n),
    .O(\s6/md<7>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/md<7>LogicTrst3  (
    .I0(\s6/rb1/enexp ),
    .I1(\s6/rb1/n0013 [8]),
    .I2(\s6/md<7>LogicTrst1 ),
    .I3(\s6/rb0/enexp ),
    .I4(\s6/rb0/n0013 [8]),
    .O(\s6/md<7>LogicTrst2_7059 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s6/md<7>LogicTrst4  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [8]),
    .I2(\s6/md<7>LogicTrst2_7059 ),
    .I3(\s6/rb3/enexp ),
    .I4(\s6/rb3/n0013 [8]),
    .I5(\s6/md<0>LogicTrst ),
    .O(\s6/md [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT1_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [0]),
    .I3(\s4/i8237/curr_word [8]),
    .I4(\s4/i8237/curr_addr [8]),
    .I5(\s4/i8237/curr_addr [0]),
    .O(N84)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT1  (
    .I0(\s4/i8237/curr_addr [8]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N84),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT2_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [1]),
    .I3(\s4/i8237/curr_word [9]),
    .I4(\s4/i8237/curr_addr [9]),
    .I5(\s4/i8237/curr_addr [1]),
    .O(N86)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT2  (
    .I0(\s4/i8237/curr_addr [9]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N86),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT3_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [2]),
    .I3(\s4/i8237/curr_word [10]),
    .I4(\s4/i8237/curr_addr [10]),
    .I5(\s4/i8237/curr_addr [2]),
    .O(N88)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT3  (
    .I0(\s4/i8237/curr_addr [10]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N88),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT4_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [3]),
    .I3(\s4/i8237/curr_word [11]),
    .I4(\s4/i8237/curr_addr [11]),
    .I5(\s4/i8237/curr_addr [3]),
    .O(N90)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT4  (
    .I0(\s4/i8237/curr_addr [11]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N90),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT5_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [4]),
    .I3(\s4/i8237/curr_word [12]),
    .I4(\s4/i8237/curr_addr [12]),
    .I5(\s4/i8237/curr_addr [4]),
    .O(N92)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT5  (
    .I0(\s4/i8237/curr_addr [12]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N92),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT6_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [5]),
    .I3(\s4/i8237/curr_word [13]),
    .I4(\s4/i8237/curr_addr [13]),
    .I5(\s4/i8237/curr_addr [5]),
    .O(N94)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT6  (
    .I0(\s4/i8237/curr_addr [13]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N94),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT7_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [6]),
    .I3(\s4/i8237/curr_word [14]),
    .I4(\s4/i8237/curr_addr [14]),
    .I5(\s4/i8237/curr_addr [6]),
    .O(N96)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT7  (
    .I0(\s4/i8237/curr_addr [14]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N96),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT8_SW0  (
    .I0(\xa[0] ),
    .I1(\s4/i8237/ff_1685 ),
    .I2(\s4/i8237/curr_word [7]),
    .I3(\s4/i8237/curr_word [15]),
    .I4(\s4/i8237/curr_addr [15]),
    .I5(\s4/i8237/curr_addr [7]),
    .O(N98)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  \s4/i8237/Mmux_state[2]_Z_48_o_wide_mux_165_OUT8  (
    .I0(\s4/i8237/curr_addr [15]),
    .I1(\s4/i8237/state_FSM_FFd2_1759 ),
    .I2(\s4/i8237/state_FSM_FFd1_1760 ),
    .I3(N98),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/state[2]_Z_48_o_wide_mux_165_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s0/vgamod/Mmux_GND_301_o_vga_bg_colour[1]_mux_139_OUT2_SW0  (
    .I0(\s0/vgamod/vga_shift [7]),
    .I1(\s0/vgamod/cursor_on_602 ),
    .O(N100)
  );
  LUT6 #(
    .INIT ( 64'h0200A2A002000200 ))
  \s0/vgamod/Mmux_GND_301_o_vga_bg_colour[1]_mux_139_OUT2  (
    .I0(\s0/vgamod/video_on_603 ),
    .I1(\s0/vgamod/brown_fg ),
    .I2(N100),
    .I3(\s0/vgamod/vga_fg_colour [1]),
    .I4(\s0/vgamod/brown_bg ),
    .I5(\s0/vgamod/vga_bg_colour [1]),
    .O(\s0/vgamod/GND_301_o_vga_bg_colour[1]_mux_139_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/adp<0>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/dout_0_144 ),
    .I2(\s1/i8259/imr_0_172 ),
    .O(\s1/adp<0>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<0>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[0]),
    .I5(\s1/adp<0>LogicTrst ),
    .O(\s1/adp<0>LogicTrst1_7070 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/adp<0>LogicTrst5  (
    .I0(\s1/adp<0>LogicTrst1_7070 ),
    .I1(\s1/adp<0>LogicTrst3 ),
    .O(\s1/adp [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/adp<1>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/dout_1_145 ),
    .I2(\s1/i8259/imr_1_173 ),
    .O(\s1/adp<1>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<1>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[1]),
    .I5(\s1/adp<1>LogicTrst ),
    .O(\s1/adp<1>LogicTrst1_7073 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/adp<1>LogicTrst3  (
    .I0(\s1/i8088/msb_o/q [1]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/lsb_o/q [1]),
    .O(\s1/adp<1>LogicTrst2_7074 )
  );
  LUT6 #(
    .INIT ( 64'h0000FACC00000ACC ))
  \s1/adp<1>LogicTrst4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I1(\s1/adp<1>LogicTrst2_7074 ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(s0_n),
    .I4(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(\s1/adp<1>LogicTrst3_7075 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/adp<1>LogicTrst5  (
    .I0(\s1/adp<1>LogicTrst1_7073 ),
    .I1(\s1/adp<1>LogicTrst3_7075 ),
    .O(\s1/adp [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/adp<2>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/dout_2_146 ),
    .I2(\s1/i8259/imr_2_174 ),
    .O(\s1/adp<2>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<2>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[2]),
    .I5(\s1/adp<2>LogicTrst ),
    .O(\s1/adp<2>LogicTrst1_7077 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/adp<2>LogicTrst3  (
    .I0(\s1/i8088/msb_o/q [2]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/lsb_o/q [2]),
    .O(\s1/adp<2>LogicTrst2_7078 )
  );
  LUT6 #(
    .INIT ( 64'h0000FACC00000ACC ))
  \s1/adp<2>LogicTrst4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I1(\s1/adp<2>LogicTrst2_7078 ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(s0_n),
    .I4(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(\s1/adp<2>LogicTrst3_7079 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/adp<2>LogicTrst5  (
    .I0(\s1/adp<2>LogicTrst1_7077 ),
    .I1(\s1/adp<2>LogicTrst3_7079 ),
    .O(\s1/adp [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/adp<3>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/dout_3_147 ),
    .I2(\s1/i8259/imr_3_175 ),
    .O(\s1/adp<3>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<3>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[3]),
    .I5(\s1/adp<3>LogicTrst ),
    .O(\s1/adp<3>LogicTrst1_7081 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/adp<3>LogicTrst3  (
    .I0(\s1/i8088/msb_o/q [3]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/lsb_o/q [3]),
    .O(\s1/adp<3>LogicTrst2_7082 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5140 ))
  \s1/adp<3>LogicTrst4  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/calculated_addr [3]),
    .I3(\s1/adp<3>LogicTrst2_7082 ),
    .I4(\s1/adp<3>LogicTrst1_7081 ),
    .O(\s1/adp [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/adp<4>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/imr_4_176 ),
    .O(\s1/adp<4>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<4>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[4]),
    .I5(\s1/adp<4>LogicTrst ),
    .O(\s1/adp<4>LogicTrst1_7084 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/adp<4>LogicTrst3  (
    .I0(\s1/i8088/msb_o/q [4]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/lsb_o/q [4]),
    .O(\s1/adp<4>LogicTrst2_7085 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5140 ))
  \s1/adp<4>LogicTrst4  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/calculated_addr [4]),
    .I3(\s1/adp<4>LogicTrst2_7085 ),
    .I4(\s1/adp<4>LogicTrst1_7084 ),
    .O(\s1/adp [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/adp<5>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/imr_5_177 ),
    .O(\s1/adp<5>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<5>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[5]),
    .I5(\s1/adp<5>LogicTrst ),
    .O(\s1/adp<5>LogicTrst1_7087 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/adp<5>LogicTrst3  (
    .I0(\s1/i8088/msb_o/q [5]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/lsb_o/q [5]),
    .O(\s1/adp<5>LogicTrst2_7088 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5140 ))
  \s1/adp<5>LogicTrst4  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/calculated_addr [5]),
    .I3(\s1/adp<5>LogicTrst2_7088 ),
    .I4(\s1/adp<5>LogicTrst1_7087 ),
    .O(\s1/adp [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/adp<6>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/imr_6_178 ),
    .O(\s1/adp<6>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<6>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[6]),
    .I5(\s1/adp<6>LogicTrst ),
    .O(\s1/adp<6>LogicTrst1_7090 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/adp<6>LogicTrst3  (
    .I0(\s1/i8088/msb_o/q [6]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/lsb_o/q [6]),
    .O(\s1/adp<6>LogicTrst2_7091 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5140 ))
  \s1/adp<6>LogicTrst4  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/calculated_addr [6]),
    .I3(\s1/adp<6>LogicTrst2_7091 ),
    .I4(\s1/adp<6>LogicTrst1_7090 ),
    .O(\s1/adp [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/adp<7>LogicTrst1  (
    .I0(\xa[0] ),
    .I1(\s1/i8259/imr_7_179 ),
    .O(\s1/adp<7>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hDDFDDD5D88A88808 ))
  \s1/adp<7>LogicTrst2  (
    .I0(xior_n),
    .I1(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I2(\s1/den ),
    .I3(\s1/dtr ),
    .I4(d[7]),
    .I5(\s1/adp<7>LogicTrst ),
    .O(\s1/adp<7>LogicTrst1_7093 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/adp<7>LogicTrst3  (
    .I0(\s1/i8088/msb_o/q [7]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/lsb_o/q [7]),
    .O(\s1/adp<7>LogicTrst2_7094 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5140 ))
  \s1/adp<7>LogicTrst4  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/calculated_addr [7]),
    .I3(\s1/adp<7>LogicTrst2_7094 ),
    .I4(\s1/adp<7>LogicTrst1_7093 ),
    .O(\s1/adp [7])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/hlt_in1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/hlt_op_old_1926 ),
    .I2(\s1/i8088/tcore/nmir_1924 ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/hlt_in1_7095 )
  );
  LUT5 #(
    .INIT ( 32'h00808080 ))
  \s1/i8088/tcore/hlt_in2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I4(\s1/intr ),
    .O(\s1/i8088/tcore/hlt_in2_7096 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s1/i8088/tcore/hlt_in3  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/hlt_in2_7096 ),
    .I3(\s1/i8088/tcore/hlt_in1_7095 ),
    .O(\s1/i8088/tcore/hlt_in )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/opcode[7]_PWR_5_o_equal_5_o_SW0  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s2/rdy_wait_38 ),
    .O(N104)
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \s1/i8088/tcore/opcode[7]_PWR_5_o_equal_5_o  (
    .I0(N104),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/opcode[7]_PWR_5_o_equal_5_o_0 )
  );
  LUT4 #(
    .INIT ( 16'hAA02 ))
  \s1/i8088/tcore/Mmux_ir1_SW0  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/modrm [0]),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hB0B080B000000000 ))
  \s1/i8088/tcore/Mmux_ir1  (
    .I0(\s1/i8088/tcore/fetch/sop_l [0]),
    .I1(\s1/i8088/tcore/fetch/sop_l [2]),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/modrm [1]),
    .I4(N106),
    .I5(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .O(\s1/i8088/tcore/ir[0] )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2AAAFFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir13  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I1(N108),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[20] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDF55555DDF5 ))
  \s1/i8088/tcore/Mmux_ir30  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/dst [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[3] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N110),
    .O(\s1/i8088/tcore/ir[3] )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s1/i8088/tcore/Mmux_ir321  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [0]),
    .I4(\s1/i8088/tcore/modrm [1]),
    .O(\s1/i8088/tcore/Mmux_ir32 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDF55555DDF5 ))
  \s1/i8088/tcore/Mmux_ir323  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/dst [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[5] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(\s1/i8088/tcore/Mmux_ir321_7102 ),
    .O(\s1/i8088/tcore/ir[5] )
  );
  LUT6 #(
    .INIT ( 64'hA088A088A0AAA000 ))
  \s1/i8088/tcore/Mmux_ir33  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(N114),
    .I2(\s1/i8088/tcore/src [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[6] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[6] )
  );
  LUT6 #(
    .INIT ( 64'hA088A088A0AAA000 ))
  \s1/i8088/tcore/Mmux_ir36  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(N116),
    .I2(\s1/i8088/tcore/src [3]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[9] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[9] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_SW0  (
    .I0(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I1(\s2/rdy_wait_38 ),
    .O(N118)
  );
  LUT4 #(
    .INIT ( 16'hFBFF ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state31  (
    .I0(\s1/i8088/tcore/nmir_1924 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I2(\s1/i8088/tcore/decode/ifld_2253 ),
    .I3(\s1/intr ),
    .I4(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I5(\s1/i8088/tcore/decode/tfld_2254 ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state3 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state32  (
    .I0(\s1/i8088/tcore/fetch/nstate/Mmux_next_state3 ),
    .I1(\s1/i8088/tcore/wr_ss ),
    .I2(\s1/i8088/tcore/decode/iflssd_2252 ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state31_7108 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEEFFCF ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state33  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(\s1/i8088/tcore/end_seq ),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state31_7108 ),
    .I4(\s1/i8088/tcore/fetch/nstate/into ),
    .I5(\s1/i8088/tcore/div_exc ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_7109 )
  );
  LUT5 #(
    .INIT ( 32'hD7AA82AA ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state34  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/fetch/pref_l [0]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_7110 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state35  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state34_7111 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state36  (
    .I0(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_7110 ),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state34_7111 ),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state35_7112 )
  );
  LUT6 #(
    .INIT ( 64'hAF05AF8DAA00AA88 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state38  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state35_7112 ),
    .I2(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_7109 ),
    .I4(\s1/i8088/tcore/cx_zero ),
    .I5(\s1/i8088/tcore/fetch/nstate/Mmux_next_state36_7113 ),
    .O(\s1/i8088/tcore/fetch/next_state [2])
  );
  LUT4 #(
    .INIT ( 16'hFF10 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/need_imm ),
    .I3(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(N126)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state12  (
    .I0(\s1/i8088/tcore/need_imm ),
    .I1(\s1/i8088/tcore/need_off ),
    .I2(\s1/i8088/tcore/need_modrm ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF20A8 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o ),
    .I5(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAF0FFFFFAA08 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1_7117 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFAE ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2_7118 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .I2(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1_7117 ),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2_7118 ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3_7119 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o5  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o ),
    .I4(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3_7119 ),
    .O(\s1/i8088/tcore/imm_f [1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s1/i8088/tcore/decode/n0099<1>1  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(\s1/i8088/tcore/decode/n0099<1>1_7120 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF3F3FFFFF2F0 ))
  \s1/i8088/tcore/decode/n0099<1>3  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>3_7122 )
  );
  LUT6 #(
    .INIT ( 64'h3333313133333130 ))
  \s1/i8088/tcore/decode/n0099<1>5  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(\s1/i8088/tcore/decode/n0099<1>2_7121 ),
    .I3(\s1/i8088/tcore/decode/n0099<1>4_7123 ),
    .I4(\s1/i8088/tcore/decode/n0099<1>3_7122 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 ),
    .O(\s1/i8088/tcore/decode/n0099<1>5_7124 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFFFFFC0 ))
  \s1/i8088/tcore/decode/n0099<1>7  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ),
    .I4(\s1/i8088/tcore/decode/n0099<1>6_7125 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>7_7126 )
  );
  LUT6 #(
    .INIT ( 64'hFFEEFFAAFFECFFA0 ))
  \s1/i8088/tcore/decode/n0099<1>13  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/n0099<1>12_7131 ),
    .I2(\s1/i8088/tcore/decode/n0099<1>11_7130 ),
    .I3(\s1/i8088/tcore/decode/n0099<1>10_7129 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>13_7132 )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \s1/i8088/tcore/decode/n0099<3>1  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I3(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(\s1/i8088/tcore/decode/n0099<3>1_7134 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBB33BABABA30 ))
  \s1/i8088/tcore/decode/n0099<3>6  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[3] ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .O(\s1/i8088/tcore/decode/n0099<3>6_7137 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFAFFFCFFF0 ))
  \s1/i8088/tcore/decode/n0099<3>8  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/decode/n0099<3>7_7138 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o ),
    .O(\s1/i8088/tcore/decode/n0099<3>8_7139 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDFC ))
  \s1/i8088/tcore/decode/n0099<3>10  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ),
    .I2(\s1/i8088/tcore/decode/n0099<3>9_7140 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ),
    .I4(\s1/i8088/tcore/decode/n0099<3>6_7137 ),
    .I5(\s1/i8088/tcore/decode/n0099<3>8_7139 ),
    .O(\s1/i8088/tcore/decode/n0099<3>10_7141 )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \s1/i8088/tcore/decode/n0099<4>1  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .I2(\s1/i8088/tcore/decode/ext_int_1990 ),
    .O(\s1/i8088/tcore/decode/n0099<4>1_7142 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \s1/i8088/tcore/decode/n0099<4>2  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/n0099<4>2_7143 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8F8F8F0 ))
  \s1/i8088/tcore/decode/n0099<4>5  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/n0099<4>4_7145 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_155_o ),
    .O(\s1/i8088/tcore/decode/n0099<4>5_7146 )
  );
  LUT3 #(
    .INIT ( 8'hC8 ))
  \s1/i8088/tcore/decode/n0099<0>1  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(\s1/i8088/tcore/decode/n0099<0>1_7149 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFAFFFCFFF0 ))
  \s1/i8088/tcore/decode/n0099<0>2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[0] ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0121 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ),
    .O(\s1/i8088/tcore/decode/n0099<0>2_7150 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0F0F0E0C0 ))
  \s1/i8088/tcore/decode/n0099<0>13  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>13_7153 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEAAAAEEECAAA0 ))
  \s1/i8088/tcore/decode/n0099<2>14  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/n0099<2>12 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I5(\s1/i8088/tcore/decode/n0099<2>13_7163 ),
    .O(\s1/i8088/tcore/decode/n0099<2>14_7164 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/Mmux_n009968  (
    .I0(\s1/i8088/tcore/decode/Mmux_n009963_7167 ),
    .I1(\s1/i8088/tcore/decode/Mmux_n009966_7170 ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009962_7166 ),
    .I3(\s1/i8088/tcore/decode/Mmux_n009961 ),
    .I4(\s1/i8088/tcore/decode/Mmux_n009965_7169 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009967_7171 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFDFDFF ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_val  (
    .I0(\s1/i8088/tcore/rom_ir[24] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(N133),
    .I3(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I5(\s1/i8088/tcore/rom_ir[25] ),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt_val_2230 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/decode/Mmux_n009971  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I2(\s1/i8088/tcore/decode/tfle_2250 ),
    .O(\s1/i8088/tcore/decode/Mmux_n00997 )
  );
  LUT6 #(
    .INIT ( 64'hFBFABBAAF3F03300 ))
  \s1/i8088/tcore/decode/Mmux_n009972  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009971_7174 )
  );
  LUT5 #(
    .INIT ( 32'hFFB3FF00 ))
  \s1/i8088/tcore/decode/Mmux_n009982  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009981 )
  );
  LUT6 #(
    .INIT ( 64'h0402000000000000 ))
  \s1/i8088/tcore/decode/Mmux_n009991  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/Mmux_n00999 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF4F0 ))
  \s1/i8088/tcore/decode/Mmux_n009992  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I4(\s1/i8088/tcore/decode/Mmux_n00999 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm3_2273 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009991_7181 )
  );
  LUT5 #(
    .INIT ( 32'h8C048800 ))
  \s1/i8088/tcore/decode/Mmux_n009995  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009994 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_7185 )
  );
  LUT6 #(
    .INIT ( 64'hB0303030A0000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13_7186 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_7187 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>15  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/_n0630 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_7187 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11_7184 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_7185 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 )
  );
  LUT5 #(
    .INIT ( 32'h05010500 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_7191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF80 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84_7192 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/out131 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_155_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_7193 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_imm2_2279 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_imm3_2273 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm1_7198 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm6  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_imm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_imm4 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_155_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_imm1_7198 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm6_7199 ),
    .O(\s1/i8088/tcore/need_imm )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I3(N137),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm2_2279 )
  );
  LUT6 #(
    .INIT ( 64'hC4C0C0C044000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_7201 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_7202 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>24  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_7202 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFAF0FFFFFBF3 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[0] ),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>7 ),
    .I5(N139),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_2300 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEEFFFFFFEF ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/dm ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o ),
    .I5(N141),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_2309 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I3(N143),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_off11 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<0>1_2310 )
  );
  LUT5 #(
    .INIT ( 32'h42024000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .O(N149)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA2AA80 ))
  \s1/i8088/tcore/decode/opcode_deco/src<2>2  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>1_2310 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0838_2319 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src [2]),
    .O(\s1/i8088/tcore/src [2])
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [4])
  );
  LUT5 #(
    .INIT ( 32'hAAA88A88 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>2  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_2309 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<4>1_7210 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFCFCFFFFFCF8 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .I1(\s1/i8088/tcore/modrm [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/dst [4]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<4>1_7210 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst [2]),
    .O(\s1/i8088/tcore/dst [0])
  );
  LUT5 #(
    .INIT ( 32'hAAA88A88 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>4  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_2309 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<2>3_7213 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>5  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/dst [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<2>2 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<2>3_7213 ),
    .O(\s1/i8088/tcore/dst [2])
  );
  LUT5 #(
    .INIT ( 32'hF7FFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N151)
  );
  LUT5 #(
    .INIT ( 32'hEEF6EEF7 ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N153)
  );
  LUT6 #(
    .INIT ( 64'hFFFD7775FBF97371 ))
  \s1/i8088/tcore/decode/opcode_deco/out  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(N152),
    .I4(N153),
    .I5(N151),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0215 )
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [3])
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAA0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>3  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_2309 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<3>2_7218 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFAFAF2F0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>4  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/dst [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_2309 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>2_7218 ),
    .O(\s1/i8088/tcore/dst [1])
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/sm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_off11 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/dm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off1_7220 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_off3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_off1_7220 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off2_7221 )
  );
  LUT6 #(
    .INIT ( 64'hFE00FEFEFEFEFE00 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_off ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_off2_7221 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o ),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off3_7222 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_off5  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_off3_7222 ),
    .O(\s1/i8088/tcore/need_off )
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src [1])
  );
  LUT6 #(
    .INIT ( 64'hFFAEFFAAFFACFF00 ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>3  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>1_2310 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src<1>1_7224 ),
    .O(\s1/i8088/tcore/src [1])
  );
  LUT6 #(
    .INIT ( 64'h5557565400000003 ))
  \s1/i8088/tcore/exec/wr_reg1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I1(\s1/i8088/tcore/ir[9] ),
    .I2(\s1/i8088/tcore/ir[8] ),
    .I3(\s1/i8088/tcore/ir[7] ),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o ),
    .O(\s1/i8088/tcore/exec/wr_reg1_7225 )
  );
  LUT5 #(
    .INIT ( 32'hFFC0FA00 ))
  \s1/i8088/tcore/exec/Mmux_bus_b17  (
    .I0(\s1/i8088/tcore/fetch/imm_l [0]),
    .I1(\s1/i8088/tcore/fetch/off_l [0]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b1 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b19  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b12 )
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b2_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [10]),
    .I1(\s1/i8088/tcore/fetch/off_l [10]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N157)
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b3_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [11]),
    .I1(\s1/i8088/tcore/fetch/off_l [11]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N159)
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b4_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [12]),
    .I1(\s1/i8088/tcore/fetch/off_l [12]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N161)
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b5_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [13]),
    .I1(\s1/i8088/tcore/fetch/off_l [13]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N163)
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b6_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [14]),
    .I1(\s1/i8088/tcore/fetch/off_l [14]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N165)
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b7_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [15]),
    .I1(\s1/i8088/tcore/fetch/off_l [15]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N167)
  );
  LUT5 #(
    .INIT ( 32'h0FC0FAF0 ))
  \s1/i8088/tcore/exec/Mmux_bus_b81  (
    .I0(\s1/i8088/tcore/fetch/imm_l [1]),
    .I1(\s1/i8088/tcore/fetch/off_l [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b8 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b83  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b81_7236 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b82 )
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b92  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b9 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b91 )
  );
  LUT6 #(
    .INIT ( 64'h00CFFA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b94  (
    .I0(\s1/i8088/tcore/fetch/imm_l [2]),
    .I1(\s1/i8088/tcore/fetch/off_l [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102_7243 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b95  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/bus_b [2])
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b102  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b101 )
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b104  (
    .I0(\s1/i8088/tcore/fetch/imm_l [3]),
    .I1(\s1/i8088/tcore/fetch/off_l [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102_7243 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b103 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b105  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1021 ),
    .O(\s1/i8088/tcore/exec/bus_b [3])
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b112  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b111 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 )
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b114  (
    .I0(\s1/i8088/tcore/fetch/imm_l [4]),
    .I1(\s1/i8088/tcore/fetch/off_l [4]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102_7243 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b115  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .O(\s1/i8088/tcore/exec/bus_b [4])
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b122  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b121 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 )
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b124  (
    .I0(\s1/i8088/tcore/fetch/imm_l [5]),
    .I1(\s1/i8088/tcore/fetch/off_l [5]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102_7243 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b125  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .O(\s1/i8088/tcore/exec/bus_b [5])
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b132  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b13 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b131 )
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b134  (
    .I0(\s1/i8088/tcore/fetch/imm_l [6]),
    .I1(\s1/i8088/tcore/fetch/off_l [6]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102_7243 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b133 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b135  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .O(\s1/i8088/tcore/exec/bus_b [6])
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b14_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [7]),
    .I1(\s1/i8088/tcore/fetch/off_l [7]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N169)
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b15_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [8]),
    .I1(\s1/i8088/tcore/fetch/off_l [8]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N171)
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b16_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [9]),
    .I1(\s1/i8088/tcore/fetch/off_l [9]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N173)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000002 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags32  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/add [3]),
    .I2(\s1/i8088/tcore/exec/alu/add [2]),
    .I3(\s1/i8088/tcore/exec/alu/add [1]),
    .I4(\s1/i8088/tcore/exec/alu/add [0]),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags31_7258 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD8888A8888888 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags36  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/exec/alu/Mmux_oflags3 ),
    .I2(\s1/i8088/tcore/exec/alu/oth[4] ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/ir[23] ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags34 ),
    .O(\s1/i8088/tcore/exec/oflags [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF02FFFD000000 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags51  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/addr_exec [15]),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags5 )
  );
  LUT5 #(
    .INIT ( 32'hEF23EC20 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags52  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_2452 ),
    .I2(\s1/i8088/tcore/exec/alu/flags_unchanged_2547 ),
    .I3(\s1/i8088/tcore/exec/alu/oth[7] ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags5 ),
    .O(\s1/i8088/tcore/exec/oflags [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags41  (
    .I0(\s1/i8088/tcore/exec/alu/flags_unchanged_2547 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags4 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags42  (
    .I0(\s1/i8088/tcore/exec/alu/flags_unchanged_2547 ),
    .I1(\s1/i8088/tcore/addr_exec [1]),
    .I2(\s1/i8088/tcore/addr_exec [2]),
    .I3(\s1/i8088/tcore/addr_exec [3]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags41_7262 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags43  (
    .I0(\s1/i8088/tcore/addr_exec [0]),
    .I1(\s1/i8088/tcore/addr_exec [6]),
    .I2(\s1/i8088/tcore/addr_exec [5]),
    .I3(\s1/i8088/tcore/addr_exec [4]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags41_7262 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags42_7263 )
  );
  LUT4 #(
    .INIT ( 16'h5575 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags44  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags43_7264 )
  );
  LUT6 #(
    .INIT ( 64'hFF55FA50FE54FA50 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags47  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_2452 ),
    .I1(\s1/i8088/tcore/exec/alu/Mmux_oflags43_7264 ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags4 ),
    .I3(\s1/i8088/tcore/exec/alu/oth[6] ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags42_7263 ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags45 ),
    .O(\s1/i8088/tcore/exec/oflags [3])
  );
  LUT6 #(
    .INIT ( 64'h00474700B80000B8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags91  (
    .I0(\s1/i8088/tcore/exec/alu/arlog/outadd [15]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/outadd [7]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/addsub/ys ),
    .I5(\s1/i8088/tcore/exec/alu/addsub/xs ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags9 )
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags93  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags9 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags91_7267 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags92_7268 )
  );
  LUT6 #(
    .INIT ( 64'hF0B0C08030B00080 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags94  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/exec/alu/cf_mul ),
    .I5(\s1/i8088/tcore/exec/alu/oth[11] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags93_7269 )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags97  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags96_7272 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags98  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags97_7273 )
  );
  LUT6 #(
    .INIT ( 64'h0E0A0C000A0E000C ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags911  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu/Mmux_oflags96_7272 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags99 ),
    .I5(\s1/i8088/tcore/exec/alu/cf_rot ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags910_7275 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFF88FFAAFF80 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags912  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/exec/alu/Mmux_oflags94_7270 ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags95_7271 ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags92_7268 ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags93_7269 ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags910_7275 ),
    .O(\s1/i8088/tcore/exec/oflags [8])
  );
  LUT5 #(
    .INIT ( 32'hBFFEFEFE ))
  \s1/i8088/tcore/exec/alu/div_exc1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_2632 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [16]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .O(\s1/i8088/tcore/exec/alu/div_exc )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/div_exc3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .O(\s1/i8088/tcore/exec/alu/div_exc2 )
  );
  LUT6 #(
    .INIT ( 64'hDCDDFEDCDCDCDCDC ))
  \s1/i8088/tcore/exec/alu/div_exc6  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/div_exc ),
    .I2(\s1/i8088/tcore/exec/alu/div_exc4 ),
    .I3(\s1/i8088/cpu_dat_o [15]),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/exc21 ),
    .O(\s1/i8088/tcore/exec/alu/div_exc5_7279 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/div_exc7  (
    .I0(\s1/i8088/tcore/exec/bus_b [8]),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .I4(\s1/i8088/tcore/exec/bus_b [13]),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/div_exc6_7280 )
  );
  LUT4 #(
    .INIT ( 16'h5755 ))
  \s1/i8088/tcore/exec/alu/div_exc8  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/exec/bus_b [11]),
    .I3(\s1/i8088/tcore/exec/alu/div_exc6_7280 ),
    .O(\s1/i8088/tcore/exec/alu/div_exc7_7281 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/div_exc9  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [5]),
    .I2(\s1/i8088/tcore/exec/bus_b [6]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/div_exc8_7282 )
  );
  LUT6 #(
    .INIT ( 64'h5755555503000000 ))
  \s1/i8088/tcore/exec/alu/div_exc10  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/div_exc8_7282 ),
    .I4(\s1/i8088/tcore/exec/alu/div_exc7_7281 ),
    .I5(\s1/i8088/tcore/exec/alu/div_exc5_7279 ),
    .O(\s1/i8088/tcore/exec/alu/div_exc9_7283 )
  );
  LUT6 #(
    .INIT ( 64'h0222022202222222 ))
  \s1/i8088/tcore/exec/alu/flags_unchanged  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(N175),
    .O(\s1/i8088/tcore/exec/alu/flags_unchanged_2547 )
  );
  LUT6 #(
    .INIT ( 64'hEE2ACC08EE22CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out82  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out8 ),
    .I4(\s1/i8088/tcore/exec/alu/add [9]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out81_7286 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out83  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out82_7287 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out84  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out82_7287 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out83_7288 )
  );
  LUT6 #(
    .INIT ( 64'h3232323032323030 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out88  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out84_7289 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out85_7290 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out87_7291 )
  );
  LUT6 #(
    .INIT ( 64'h3210220032003200 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out89  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<9> ),
    .I5(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out88_7292 )
  );
  LUT6 #(
    .INIT ( 64'hFCF4CC44FCF0CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out813  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out811_7294 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out810 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh701 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh301_5714 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out812_7295 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA222A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out815  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out813_7296 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out812_7295 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out814_7297 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out822  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out821 )
  );
  LUT6 #(
    .INIT ( 64'hEE2ACC08EE22CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out72  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out7 ),
    .I4(\s1/i8088/tcore/exec/alu/add [8]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out71_7302 )
  );
  LUT5 #(
    .INIT ( 32'hCCF0AAF0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out73  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out72_7303 )
  );
  LUT4 #(
    .INIT ( 16'h2320 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out74  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out72_7303 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out73_7304 )
  );
  LUT6 #(
    .INIT ( 64'h3232323032323030 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out78  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out74_7305 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out75_7306 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out77 )
  );
  LUT6 #(
    .INIT ( 64'h5404500054005400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out79  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<8> ),
    .I5(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out78_7308 )
  );
  LUT6 #(
    .INIT ( 64'hDC54DC50CC44CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out712  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1372 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh331 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh691 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out711 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A0A8800 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out713  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out711 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out712_7312 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out715  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out714 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out716  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out715_7314 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out719  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out718 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out720  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out719_7317 )
  );
  LUT6 #(
    .INIT ( 64'hAF2FAB2BAE2EAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out61  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [15]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out6 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out62  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out61_7320 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA020AAAAA000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out63  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out61_7320 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out6 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out62_7321 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out64  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out63_7322 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out65  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out63_7322 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out64_7323 )
  );
  LUT6 #(
    .INIT ( 64'h3322332033223300 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out69  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out65_7324 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out66_7325 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out68 )
  );
  LUT6 #(
    .INIT ( 64'h5404540050005400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out610  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out69_7327 )
  );
  LUT6 #(
    .INIT ( 64'hEE4CEE44AA08AA00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out613  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out611_7329 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/outadd [15]),
    .I5(\s1/i8088/tcore/exec/alu/add [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out612_7330 )
  );
  LUT6 #(
    .INIT ( 64'hFFCCBB88F7C4B380 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out614  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out64_7323 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out612_7330 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out610_7328 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out62_7321 ),
    .O(\s1/i8088/tcore/addr_exec [15])
  );
  LUT6 #(
    .INIT ( 64'hAF2FAB2BAE2EAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out51  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [14]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out5 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out52  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out51_7332 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA020AAAAA000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out53  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out51_7332 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out5 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out52_7333 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out54  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out53_7334 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out55  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out53_7334 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out54_7335 )
  );
  LUT6 #(
    .INIT ( 64'h3232323032323030 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out59  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out55_7336 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out56_7337 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out58 )
  );
  LUT6 #(
    .INIT ( 64'h5404540050005400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out510  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out59_7339 )
  );
  LUT6 #(
    .INIT ( 64'hEE4CEE44AA08AA00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out513  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out511_7341 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/outadd [14]),
    .I5(\s1/i8088/tcore/exec/alu/add [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out512_7342 )
  );
  LUT6 #(
    .INIT ( 64'hFFCCBB88F7C4B380 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out514  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out54_7335 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out512_7342 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out510_7340 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out52_7333 ),
    .O(\s1/i8088/tcore/addr_exec [14])
  );
  LUT6 #(
    .INIT ( 64'hEE4CEE44AA08AA00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out42  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out4 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/outadd [13]),
    .I5(\s1/i8088/tcore/exec/alu/add [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out41_7344 )
  );
  LUT6 #(
    .INIT ( 64'h3322332033223300 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out46  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out42_7345 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out43_7346 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out45 )
  );
  LUT6 #(
    .INIT ( 64'h5404540050005400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out47  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out46_7348 )
  );
  LUT6 #(
    .INIT ( 64'hDCCC5444D8885000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out412  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out48_7350 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh301_5714 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out410_7352 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out411_7353 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out417  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out416 )
  );
  LUT6 #(
    .INIT ( 64'hAF2FAB2BAE2EAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out424  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [13]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out423_7360 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out425  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out424_7361 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA020AAAAA000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out426  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out424_7361 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out423_7360 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out425_7362 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out427  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out426_7363 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out428  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out426_7363 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out427_7364 )
  );
  LUT6 #(
    .INIT ( 64'hFFCCBB88FFCCB380 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out429  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out427_7364 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out41_7344 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out422 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out425_7362 ),
    .O(\s1/i8088/tcore/addr_exec [13])
  );
  LUT6 #(
    .INIT ( 64'hEE4CEE44AA08AA00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out32  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out3 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/outadd [12]),
    .I5(\s1/i8088/tcore/exec/alu/add [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out31_7366 )
  );
  LUT6 #(
    .INIT ( 64'h3232323032323030 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out36  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out32_7367 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out33_7368 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out35 )
  );
  LUT6 #(
    .INIT ( 64'h5404540050005400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out37  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out36_7370 )
  );
  LUT6 #(
    .INIT ( 64'hDCD8CC8854504400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out39  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh12 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh8 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out38_7372 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAAFFFFA200 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out311  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out39_7373 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out310_7374 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out315  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out314 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEAC0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out317  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out315_7377 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out316_7378 )
  );
  LUT6 #(
    .INIT ( 64'hAF2FAB2BAE2EAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out322  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [12]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out321_7381 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out323  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out322_7382 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA020AAAAA000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out324  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out322_7382 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out321_7381 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out323_7383 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out325  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out324_7384 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out326  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out324_7384 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out325_7385 )
  );
  LUT6 #(
    .INIT ( 64'hFFCCBB88FFCCB380 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out327  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out325_7385 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out31_7366 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out320 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out323_7383 ),
    .O(\s1/i8088/tcore/addr_exec [12])
  );
  LUT6 #(
    .INIT ( 64'hEE2ACC08EE22CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out22  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out2 ),
    .I4(\s1/i8088/tcore/exec/alu/add [11]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_7387 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out23  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out22_7388 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out24  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out22_7388 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out23_7389 )
  );
  LUT6 #(
    .INIT ( 64'h3232323032323030 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out28  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out24_7390 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out25_7391 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 )
  );
  LUT6 #(
    .INIT ( 64'h5404540050005400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out29  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_7393 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out215  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out214 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out216  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out215_7399 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out219  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out218 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out220  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out219_7402 )
  );
  LUT6 #(
    .INIT ( 64'hEE2ACC08EE22CC00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out12  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out1 ),
    .I4(\s1/i8088/tcore/exec/alu/add [10]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_7405 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out13  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out12_7406 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out14  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out12_7406 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out14_7407 )
  );
  LUT6 #(
    .INIT ( 64'h3232323032323030 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out18  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out15_7408 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out16_7409 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out18_7410 )
  );
  LUT6 #(
    .INIT ( 64'h5404540050005400 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out19  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out19_7411 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out119_7417 )
  );
  LUT6 #(
    .INIT ( 64'hFEEFBAAB54451001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/add [8]),
    .I3(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ),
    .I4(\s1/i8088/tcore/exec/alu/addsub/cfoadd ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags1 )
  );
  LUT4 #(
    .INIT ( 16'hEB41 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags12  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/outadd [8]),
    .I3(\s1/i8088/tcore/exec/alu/arlog/cfoadd ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags11_7421 )
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags13  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags11_7421 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags1 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags12_7422 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDDDF8F8A888 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags14  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I5(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags13_7423 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0020 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags15  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags13_7423 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags14_7424 )
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out17  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out1 )
  );
  LUT6 #(
    .INIT ( 64'h8C8488808C048800 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out19  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/m1/Mmux_out1 ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/m1/Mmux_out11_7426 ),
    .O(\s1/i8088/tcore/addr_exec [16])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out2 )
  );
  LUT6 #(
    .INIT ( 64'h8C8488808C048800 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out23  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/m1/Mmux_out2 ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/m1/Mmux_out21_7428 ),
    .O(\s1/i8088/tcore/addr_exec [17])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out31  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out3 )
  );
  LUT6 #(
    .INIT ( 64'h8C8488808C048800 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out33  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/m1/Mmux_out3 ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/m1/Mmux_out31_7430 ),
    .O(\s1/i8088/tcore/addr_exec [18])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out41  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out4 )
  );
  LUT6 #(
    .INIT ( 64'h8C8488808C048800 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out43  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/m1/Mmux_out4 ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/m1/Mmux_out41_7432 ),
    .O(\s1/i8088/tcore/addr_exec [19])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out5_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .O(N177)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out5  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N177),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [20])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out6_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .O(N179)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out6  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N179),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [21])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out7_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .O(N181)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out7  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N181),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [22])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out8_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .O(N183)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out8  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N183),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [23])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out9_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [8]),
    .O(N185)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N185),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [24])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out10_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [9]),
    .O(N187)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out10  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N187),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [25])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out11_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [10]),
    .O(N189)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out11  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N189),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [26])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out12_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [11]),
    .O(N191)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out12  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N191),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [27])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out13_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [12]),
    .O(N193)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out13  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N193),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [28])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out14_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [13]),
    .O(N195)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out14  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N195),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [29])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out15_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [14]),
    .O(N197)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out15  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N197),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [30])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out16_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [15]),
    .O(N199)
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out16  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(N199),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [31])
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags21  (
    .I0(\s1/i8088/tcore/addr_exec [2]),
    .I1(\s1/i8088/tcore/addr_exec [1]),
    .I2(\s1/i8088/tcore/addr_exec [3]),
    .I3(\s1/i8088/tcore/addr_exec [0]),
    .I4(\s1/i8088/tcore/addr_exec [5]),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc211  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc211_7446 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc212  (
    .I0(\s1/i8088/cpu_dat_o [1]),
    .I1(\s1/i8088/cpu_dat_o [0]),
    .I2(\s1/i8088/cpu_dat_o [2]),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/cpu_dat_o [4]),
    .I5(\s1/i8088/cpu_dat_o [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc212_7447 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc216  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc216_7450 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo2  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo1_7452 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/ofo ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo1_7452 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo2_7453 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo4  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo3_7454 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo5  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo3_7454 ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo4_7455 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo6  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo2_7453 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo4_7455 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo5_7456 )
  );
  LUT6 #(
    .INIT ( 64'h7FFF7F74FFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo7  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo6_7457 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F72 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo8  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo6_7457 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo7_7458 )
  );
  LUT4 #(
    .INIT ( 16'hAEAA ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo9  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/ofo7_7458 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo8_7459 )
  );
  LUT6 #(
    .INIT ( 64'hA8772077A8752075 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo10  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/ofo8_7459 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo9_7460 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo11  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo10_7461 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo12  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo11_7462 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo13  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo12_7463 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo14  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/ofo11_7462 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo12_7463 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo13_7464 )
  );
  LUT5 #(
    .INIT ( 32'hFBFF5155 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo15  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/ofo10_7461 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo13_7464 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo14_7465 )
  );
  LUT6 #(
    .INIT ( 64'h4444444404000404 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo16  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/ofo5_7456 ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo14_7465 ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo9_7460 ),
    .O(\s1/i8088/tcore/exec/alu/cf_mul )
  );
  LUT6 #(
    .INIT ( 64'hFF3FFA3AEF2FEA2A ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out7  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(N201),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [1]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [1]),
    .O(\s1/i8088/tcore/exec/alu/oth[1] )
  );
  LUT6 #(
    .INIT ( 64'h3000220022002100 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFFAFFFAAFF07FF00 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out16  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out1 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [0]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out11 ),
    .O(\s1/i8088/tcore/exec/alu/oth[0] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFCC04FFFFCC00 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out83  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_7470 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [2]),
    .O(\s1/i8088/tcore/exec/alu/oth[2] )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/bus_b [9]),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [9]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out15 )
  );
  LUT6 #(
    .INIT ( 64'h3311321023012200 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out153  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151_7472 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [9]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out152_7473 )
  );
  LUT6 #(
    .INIT ( 64'hD515D010C505C000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(N203),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [3]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [3]),
    .O(\s1/i8088/tcore/exec/alu/oth[3] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out102  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out101 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out103  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out102_7477 )
  );
  LUT6 #(
    .INIT ( 64'h7030500070707070 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out103_7478 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104_7479 ),
    .I5(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out105_7480 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out107  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106_7481 )
  );
  LUT6 #(
    .INIT ( 64'h0000000040606020 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out108  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106_7481 ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out107_7482 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF0FF80 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109  (
    .I0(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out102_7477 ),
    .I1(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out107_7482 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out101 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out105_7480 ),
    .O(\s1/i8088/tcore/exec/alu/cnv[3] )
  );
  LUT6 #(
    .INIT ( 64'h0666046402620060 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out81  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<1> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 )
  );
  LUT5 #(
    .INIT ( 32'hFF107070 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out82  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 ),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/cnv[1] )
  );
  LUT5 #(
    .INIT ( 32'h02222000 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ),
    .I3(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 )
  );
  LUT6 #(
    .INIT ( 64'hF1F0F1F051401100 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out133  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_7485 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 ),
    .O(\s1/i8088/tcore/exec/alu/cnv[6] )
  );
  LUT6 #(
    .INIT ( 64'h0020082828082000 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 )
  );
  LUT6 #(
    .INIT ( 64'h0F0F333300FF5555 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh692_SW0  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N212)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh851_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(N214)
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh851  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(N214),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh851_5702 )
  );
  LUT6 #(
    .INIT ( 64'hFE01DC237E815CA3 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(N226),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy[1] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [2])
  );
  LUT6 #(
    .INIT ( 64'hCCEFCCCDCCE7CCC5 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(N228),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy[1] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319_7497 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_7495 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318_7496 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110_7498 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111_7499 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112_7500 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113_7501 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114_7502 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113_7501 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112_7500 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111_7499 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115_7503 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116_7504 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117_7505 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116_7504 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118_7506 )
  );
  LUT6 #(
    .INIT ( 64'h3130303011000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh291 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_7508 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_7513 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_7512 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_7514 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289_7515 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810_7516 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811_7517 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812_7518 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811_7517 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289_7515 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810_7516 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813_7519 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814_7520 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42817  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815_7521 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814_7520 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816_7522 )
  );
  LUT6 #(
    .INIT ( 64'hDD50DD00D8508800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4251_7524 )
  );
  LUT6 #(
    .INIT ( 64'h7333733350104000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh721 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o425 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4251_7524 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252_7525 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAAFFFF8000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_5696 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252_7525 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_7526 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555054 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256_7529 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_7528 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254_7527 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257_7530 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258_7531 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259_7532 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510_7533 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511_7534 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510_7533 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258_7531 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259_7532 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512_7535 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513_7536 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42516  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514_7537 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513_7536 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515_7538 )
  );
  LUT6 #(
    .INIT ( 64'h3310330010100000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o422 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221_7540 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA2000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222_7541 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221_7540 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_5696 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223_7542 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555054 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226_7545 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_7544 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_7543 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_7546 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4229  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228_7547 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4229_7548 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210_7549 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211_7550 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210_7549 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228_7547 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4229_7548 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42212_7551 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42214  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213_7552 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42216  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42214_7553 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213_7552 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_7554 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCCCCCCC80 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4343_7557 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344_7558 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_7560 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_7561 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345_7559 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_7562 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349_7563 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410_7564 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411_7565 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412_7566 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411_7565 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410_7564 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349_7563 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_7567 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414_7568 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43417  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415_7569 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414_7568 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_7570 )
  );
  LUT6 #(
    .INIT ( 64'hF3F2F3F2F3F2F3F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43418  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344_7558 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_7562 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_7570 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_7567 ),
    .O(\s1/i8088/tcore/exec/alu/rot[6] )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_7577 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_7576 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195_7575 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198_7578 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199_7579 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910_7580 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911_7581 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912_7582 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911_7581 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199_7579 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910_7580 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913_7583 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914_7584 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41917  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915_7585 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914_7584 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916_7586 )
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_7588 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_7591 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh155 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_7592 )
  );
  LUT5 #(
    .INIT ( 32'h00088088 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_7595 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_7599 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_7600 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_7601 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130_7603 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131_7604 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo133  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132_7605 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo136  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_7607 )
  );
  LUT6 #(
    .INIT ( 64'hFF51FF51FF51FF50 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo137  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_7595 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_7594 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_7607 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo134 ),
    .O(\s1/i8088/tcore/exec/alu/cf_rot )
  );
  LUT6 #(
    .INIT ( 64'hDCCC5444D8885000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o414 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh311_5713 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4142_7610 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4143_7611 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_7614 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410 )
  );
  LUT6 #(
    .INIT ( 64'h5555555551400000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4361_7619 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o436 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_7620 )
  );
  LUT6 #(
    .INIT ( 64'h00000000000008AA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363_7621 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAAAAAE0EAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh93 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363_7621 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364_7622 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888AAAA2000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_7620 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364_7622 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366_7624 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367_7625 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368_7626 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369_7627 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368_7626 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367_7625 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366_7624 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_7628 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611_7629 )
  );
  LUT6 #(
    .INIT ( 64'hF3F2F3F2F3F2F1F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43615  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43613_7631 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_7628 ),
    .O(\s1/i8088/tcore/exec/alu/rot[7] )
  );
  LUT6 #(
    .INIT ( 64'h0000000080008080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh155 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o416 )
  );
  LUT6 #(
    .INIT ( 64'hDCCC5444D8885000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162_7634 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163_7635 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF55FF10 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4165  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163_7635 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o416 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161_7633 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_7636 )
  );
  LUT6 #(
    .INIT ( 64'h7350404033100000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o441  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh692_5706 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh691 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o442  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o441_7638 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o443  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh129 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o441_7638 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o442_7639 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_7642 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_7641 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_7643 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_7644 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_7645 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_7646 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged119  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_7647 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_7646 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_7644 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_7645 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_7648 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged119_7649 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEAC0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1111  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged119_7649 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110_7650 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAFFAAFF08 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1112  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_7643 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110_7650 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_7648 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>4  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_7658 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_7657 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/w [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/outr8 [7])
  );
  LUT6 #(
    .INIT ( 64'hFBFAF8FA3BAA08AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N230),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_6210 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N232),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_6211 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N234),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_6212 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N236),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_6214 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N238),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_6213 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N240),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_6215 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N242),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_6216 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N244),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_6217 )
  );
  LUT6 #(
    .INIT ( 64'hFBFAF8FA3BAA08AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N246),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_6194 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N248),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_6195 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N250),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_6196 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N252),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_6198 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N254),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_6197 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N256),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_6199 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N258),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_6200 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N260),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_6201 )
  );
  LUT6 #(
    .INIT ( 64'hFBFAF8FA3BAA08AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N262),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_6178 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N264),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_6179 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N266),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_6180 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N268),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_6182 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N270),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_6181 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N272),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_6183 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N274),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_6184 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N276),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_6185 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c21  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_5879 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> ),
    .O(\s1/i8088/cpu_dat_o [6])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c2  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_5929 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> ),
    .O(\s1/i8088/cpu_dat_o [0])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c19  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_5873 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> ),
    .O(\s1/i8088/cpu_dat_o [5])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c17  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_5867 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> ),
    .O(\s1/i8088/cpu_dat_o [4])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c15  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_5861 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> ),
    .O(\s1/i8088/cpu_dat_o [3])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c13  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_5855 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> ),
    .O(\s1/i8088/cpu_dat_o [2])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c11  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_5935 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> ),
    .O(\s1/i8088/cpu_dat_o [1])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a21  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .O(\s1/i8088/tcore/exec/a [6])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_6162 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .O(\s1/i8088/tcore/exec/a [0])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a19  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .O(\s1/i8088/tcore/exec/a [5])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a17  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .O(\s1/i8088/tcore/exec/a [4])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a15  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .O(\s1/i8088/tcore/exec/a [3])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a13  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .O(\s1/i8088/tcore/exec/a [2])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a11  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .O(\s1/i8088/tcore/exec/a [1])
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[31]_MUX_3034_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [31]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N306),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3034_o )
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[30]_MUX_3035_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [30]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N308),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3035_o )
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[29]_MUX_3036_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [29]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N310),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3036_o )
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[28]_MUX_3037_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [28]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N312),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3037_o )
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[27]_MUX_3038_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [27]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N314),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3038_o )
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[26]_MUX_3039_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [26]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N316),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3039_o )
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[25]_MUX_3040_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [25]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N318),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3040_o )
  );
  LUT5 #(
    .INIT ( 32'hCFCACFC0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I1(\s1/i8088/tcore/exec/aluout [24]),
    .I2(\s1/i8088/tcore/exec/wr_high ),
    .I3(N320),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3041_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_7693 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_7693 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_7694 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero17  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I1(\s1/i8088/tcore/exec/aluout [20]),
    .I2(\s1/i8088/tcore/exec/aluout [21]),
    .I3(\s1/i8088/tcore/exec/aluout [22]),
    .I4(\s1/i8088/tcore/exec/aluout [23]),
    .I5(\s1/i8088/tcore/exec/aluout [24]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero16 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero18  (
    .I0(\s1/i8088/tcore/exec/aluout [26]),
    .I1(\s1/i8088/tcore/exec/aluout [25]),
    .I2(\s1/i8088/tcore/exec/aluout [27]),
    .I3(\s1/i8088/tcore/exec/aluout [28]),
    .I4(\s1/i8088/tcore/exec/aluout [29]),
    .I5(\s1/i8088/tcore/exec/aluout [30]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero17_7698 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out1  (
    .I0(\s1/i8088/cpu_dat_o [2]),
    .I1(\s1/i8088/cpu_dat_o [1]),
    .I2(\s1/i8088/cpu_dat_o [4]),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/cpu_dat_o [6]),
    .I5(\s1/i8088/cpu_dat_o [5]),
    .O(\s1/i8088/tcore/exec/jmp_cond/out )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out2  (
    .I0(\s1/i8088/cpu_dat_o [15]),
    .I1(\s1/i8088/cpu_dat_o [14]),
    .I2(\s1/i8088/cpu_dat_o [8]),
    .I3(\s1/i8088/cpu_dat_o [7]),
    .I4(\s1/i8088/cpu_dat_o [10]),
    .I5(\s1/i8088/cpu_dat_o [9]),
    .O(\s1/i8088/tcore/exec/jmp_cond/out1_7703 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out3  (
    .I0(\s1/i8088/cpu_dat_o [0]),
    .I1(\s1/i8088/cpu_dat_o [12]),
    .I2(\s1/i8088/cpu_dat_o [13]),
    .I3(\s1/i8088/cpu_dat_o [11]),
    .I4(\s1/i8088/tcore/exec/jmp_cond/out ),
    .I5(\s1/i8088/tcore/exec/jmp_cond/out1_7703 ),
    .O(\s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/ctrl_fsm/dtrLogicTrst_SW0  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .O(N328)
  );
  LUT6 #(
    .INIT ( 64'h27A722A227A727A7 ))
  \s1/i8088/ctrl_fsm/dtrLogicTrst  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I1(\s1/i8088/n0044 [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I3(N328),
    .I4(\s1/i8088/n0045 [0]),
    .I5(\s1/i8088/start ),
    .O(s1_n)
  );
  LUT6 #(
    .INIT ( 64'hF4F4FEF454545E54 ))
  \s1/i8088/ctrl_fsm/state_FSM_FFd2-In  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I1(\s1/i8088/start ),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I3(\s1/i8088/n0045 [0]),
    .I4(\s1/i8088/n0044 [0]),
    .I5(N328),
    .O(\s1/i8088/ctrl_fsm/state_FSM_FFd2-In_6791 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7555 ))
  \s2/b4_SW0  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I4(\s1/i8088/n0044 [0]),
    .O(N332)
  );
  LUT6 #(
    .INIT ( 64'h8000800000008000 ))
  \s2/b4  (
    .I0(s1_n),
    .I1(\s1/i8088/tcore/ir[32] ),
    .I2(s0_n),
    .I3(\s4/i8237/hrq_115 ),
    .I4(\s1/i8088/n0045 [0]),
    .I5(N332),
    .O(\s2/b4_6797 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20202220 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<7>3  (
    .I0(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>11 ),
    .I1(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I2(\s9/keyboard/state_FSM_FFd1_6827 ),
    .I3(\s9/keyboard/tdata [7]),
    .I4(\s9/keyboard/state_FSM_FFd2_6828 ),
    .I5(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<7>2_7706 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s9/keyboard/fdata[7]_PWR_182_o_equal_5_o<7>_SW0  (
    .I0(\s9/keyboard/tdata [2]),
    .I1(\s9/keyboard/tdata [1]),
    .I2(\s9/keyboard/tdata [0]),
    .O(N336)
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s9/keyboard/fdata[7]_PWR_182_o_equal_5_o<7>  (
    .I0(\s9/keyboard/tdata [4]),
    .I1(\s9/keyboard/tdata [3]),
    .I2(\s9/keyboard/tdata [5]),
    .I3(N336),
    .I4(\s9/keyboard/tdata [7]),
    .I5(\s9/keyboard/tdata [6]),
    .O(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o )
  );
  IBUF   USER_CLK_IBUF (
    .I(USER_CLK),
    .O(USER_CLK_IBUF_8580)
  );
  IBUF   KEYBOARD_DATA_IBUF (
    .I(KEYBOARD_DATA),
    .O(KEYBOARD_DATA_IBUF_2)
  );
  OBUF   PIEZO_SPEAKER_OBUF (
    .I(PIEZO_SPEAKER_OBUF_100),
    .O(PIEZO_SPEAKER)
  );
  OBUF   HDR1_2_OBUF (
    .I(\s0/vgamod/vga_red_o [0]),
    .O(HDR1_2)
  );
  OBUF   HDR1_4_OBUF (
    .I(\s0/vgamod/vga_red_o [1]),
    .O(HDR1_4)
  );
  OBUF   HDR1_6_OBUF (
    .I(\s0/vgamod/vga_green_o [0]),
    .O(HDR1_6)
  );
  OBUF   HDR1_8_OBUF (
    .I(\s0/vgamod/vga_green_o [1]),
    .O(HDR1_8)
  );
  OBUF   HDR1_10_OBUF (
    .I(\s0/vgamod/vga_red_o [0]),
    .O(HDR1_10)
  );
  OBUF   HDR1_12_OBUF (
    .I(\s0/vgamod/vga_blue_o [1]),
    .O(HDR1_12)
  );
  OBUF   HDR1_14_OBUF (
    .I(\s0/vgamod/horiz_sync_96 ),
    .O(HDR1_14)
  );
  OBUF   HDR1_16_OBUF (
    .I(\s0/vgamod/vert_sync_97 ),
    .O(HDR1_16)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<8>_rt  (
    .I0(\s0/vgamod/v_count [8]),
    .O(\s0/vgamod/Mcount_v_count_cy<8>_rt_7720 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<7>_rt  (
    .I0(\s0/vgamod/v_count [7]),
    .O(\s0/vgamod/Mcount_v_count_cy<7>_rt_7721 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<6>_rt  (
    .I0(\s0/vgamod/v_count [6]),
    .O(\s0/vgamod/Mcount_v_count_cy<6>_rt_7722 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<5>_rt  (
    .I0(\s0/vgamod/v_count [5]),
    .O(\s0/vgamod/Mcount_v_count_cy<5>_rt_7723 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<4>_rt  (
    .I0(\s0/vgamod/v_count [4]),
    .O(\s0/vgamod/Mcount_v_count_cy<4>_rt_7724 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<3>_rt  (
    .I0(\s0/vgamod/v_count [3]),
    .O(\s0/vgamod/Mcount_v_count_cy<3>_rt_7725 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<2>_rt  (
    .I0(\s0/vgamod/v_count [2]),
    .O(\s0/vgamod/Mcount_v_count_cy<2>_rt_7726 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<1>_rt  (
    .I0(\s0/vgamod/v_count [1]),
    .O(\s0/vgamod/Mcount_v_count_cy<1>_rt_7727 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<21>_rt  (
    .I0(\s0/vgamod/blink_count [21]),
    .O(\s0/vgamod/Mcount_blink_count_cy<21>_rt_7728 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<20>_rt  (
    .I0(\s0/vgamod/blink_count [20]),
    .O(\s0/vgamod/Mcount_blink_count_cy<20>_rt_7729 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<19>_rt  (
    .I0(\s0/vgamod/blink_count [19]),
    .O(\s0/vgamod/Mcount_blink_count_cy<19>_rt_7730 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<18>_rt  (
    .I0(\s0/vgamod/blink_count [18]),
    .O(\s0/vgamod/Mcount_blink_count_cy<18>_rt_7731 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<17>_rt  (
    .I0(\s0/vgamod/blink_count [17]),
    .O(\s0/vgamod/Mcount_blink_count_cy<17>_rt_7732 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<16>_rt  (
    .I0(\s0/vgamod/blink_count [16]),
    .O(\s0/vgamod/Mcount_blink_count_cy<16>_rt_7733 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<15>_rt  (
    .I0(\s0/vgamod/blink_count [15]),
    .O(\s0/vgamod/Mcount_blink_count_cy<15>_rt_7734 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<14>_rt  (
    .I0(\s0/vgamod/blink_count [14]),
    .O(\s0/vgamod/Mcount_blink_count_cy<14>_rt_7735 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<13>_rt  (
    .I0(\s0/vgamod/blink_count [13]),
    .O(\s0/vgamod/Mcount_blink_count_cy<13>_rt_7736 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<12>_rt  (
    .I0(\s0/vgamod/blink_count [12]),
    .O(\s0/vgamod/Mcount_blink_count_cy<12>_rt_7737 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<11>_rt  (
    .I0(\s0/vgamod/blink_count [11]),
    .O(\s0/vgamod/Mcount_blink_count_cy<11>_rt_7738 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<10>_rt  (
    .I0(\s0/vgamod/blink_count [10]),
    .O(\s0/vgamod/Mcount_blink_count_cy<10>_rt_7739 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<9>_rt  (
    .I0(\s0/vgamod/blink_count [9]),
    .O(\s0/vgamod/Mcount_blink_count_cy<9>_rt_7740 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<8>_rt  (
    .I0(\s0/vgamod/blink_count [8]),
    .O(\s0/vgamod/Mcount_blink_count_cy<8>_rt_7741 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<7>_rt  (
    .I0(\s0/vgamod/blink_count [7]),
    .O(\s0/vgamod/Mcount_blink_count_cy<7>_rt_7742 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<6>_rt  (
    .I0(\s0/vgamod/blink_count [6]),
    .O(\s0/vgamod/Mcount_blink_count_cy<6>_rt_7743 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<5>_rt  (
    .I0(\s0/vgamod/blink_count [5]),
    .O(\s0/vgamod/Mcount_blink_count_cy<5>_rt_7744 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<4>_rt  (
    .I0(\s0/vgamod/blink_count [4]),
    .O(\s0/vgamod/Mcount_blink_count_cy<4>_rt_7745 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<3>_rt  (
    .I0(\s0/vgamod/blink_count [3]),
    .O(\s0/vgamod/Mcount_blink_count_cy<3>_rt_7746 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<2>_rt  (
    .I0(\s0/vgamod/blink_count [2]),
    .O(\s0/vgamod/Mcount_blink_count_cy<2>_rt_7747 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<1>_rt  (
    .I0(\s0/vgamod/blink_count [1]),
    .O(\s0/vgamod/Mcount_blink_count_cy<1>_rt_7748 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7749 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7750 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7751 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt  (
    .I0(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7752 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7753 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7754 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7755 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7756 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<1>_rt_7757 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_cy<0>_rt_7758 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_cy<1>_rt_7759 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_cy<0>_rt_7760 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_rt  (
    .I0(\s4/i8237/curr_word [0]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_cy<0>_rt_7761 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_7762 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_7763 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_7764 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s611  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s61_7901 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s511  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s51_7902 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s411  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s41_7903 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_7904 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_7905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_7906 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_7907 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_7908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_7909 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_7910 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_7911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_7912 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_7913 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_7914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_7915 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_7916 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a711  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a71_7917 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a611  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a61_7918 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a511  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a51_7919 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a411  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a41_7920 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a31_7921 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2411  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a241_7922 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a151  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a15_7923 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a231_7926 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a131  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a13_7928 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a111  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a11_7929 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_xor<9>_rt  (
    .I0(\s0/vgamod/v_count [9]),
    .O(\s0/vgamod/Mcount_v_count_xor<9>_rt_7930 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_xor<22>_rt  (
    .I0(\s0/vgamod/blink_count [22]),
    .O(\s0/vgamod/Mcount_blink_count_xor<22>_rt_7931 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_7938 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s711  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s71_7941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_7942 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a911  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a91_7943 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_7948 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_7949 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_7950 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_7951 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_7952 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_7953 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_7954 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_7955 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_7956 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_82  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_7957 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_7958 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_82  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_7959 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_7960 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_92  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_7961 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_7962 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_92  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_7963 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_7964 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_102  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_7965 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_7966 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_102  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_7967 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_7968 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_112  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_7969 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_7970 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_112  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_7971 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_7972 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_122  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_7973 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_7974 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_122  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[10] ),
    .I5(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_7975 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_7980 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_7981 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_7982 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_7983 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_7984 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_7985 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_7986 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_7987 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_7988 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_7989 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_7990 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_7991 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_7992 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_7993 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_7994 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_7995 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_7996 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_7997 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_7998 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_7999 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_8000 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_8001 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_8002 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_8003 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_8010 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_8011 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_8012 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_8013 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_8014 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_8015 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_8016 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_8017 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_8018 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_8019 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_8020 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_8021 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_8022 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_8023 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_8024 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_8025 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_8026 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_8027 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_8028 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_8029 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_8030 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_8031 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_8032 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_8033 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out422_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out414 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out416 ),
    .O(N340)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out320_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out312 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I4(\s1/i8088/tcore/exec/a [11]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out314 ),
    .O(N342)
  );
  LUT6 #(
    .INIT ( 64'hDF20DE21DB24DA25 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot162  (
    .I0(N344),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000050004200 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>74  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(N346),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>74_7183 )
  );
  LUT5 #(
    .INIT ( 32'hF3D1E2C0 ))
  \s1/i8088/tcore/exec/regfile/addr_a<2>  (
    .I0(\s1/i8088/tcore/ir[5] ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFF32FF22FF30FF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41414  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_7612 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .I5(N354),
    .O(\s1/i8088/tcore/exec/alu/rot[14] )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF44FF50FF00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out222  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out212_7397 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .I5(N356),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF44FF50FF00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out122  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out113_7415 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .I5(N358),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out122_7419 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<13>  (
    .I0(\s1/i8088/tcore/fetch/off_l [13]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<12>  (
    .I0(\s1/i8088/tcore/fetch/off_l [12]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<11>  (
    .I0(\s1/i8088/tcore/fetch/off_l [11]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<10>  (
    .I0(\s1/i8088/tcore/fetch/off_l [10]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<9>  (
    .I0(\s1/i8088/tcore/fetch/off_l [9]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<8>  (
    .I0(\s1/i8088/tcore/fetch/off_l [8]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<7>  (
    .I0(\s1/i8088/tcore/fetch/off_l [7]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<6>  (
    .I0(\s1/i8088/tcore/fetch/off_l [6]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<5>  (
    .I0(\s1/i8088/tcore/fetch/off_l [5]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<4>  (
    .I0(\s1/i8088/tcore/fetch/off_l [4]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<3>  (
    .I0(\s1/i8088/tcore/fetch/off_l [3]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<2>  (
    .I0(\s1/i8088/tcore/fetch/off_l [2]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<1>  (
    .I0(\s1/i8088/tcore/fetch/off_l [1]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<0>  (
    .I0(\s1/i8088/tcore/fetch/off_l [0]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF4FFF0 ))
  \s1/i8088/tcore/decode/n0099<0>16_SW0  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT42 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I5(\s1/i8088/tcore/decode/n0099<0>15_7154 ),
    .O(N362)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \s1/i8088/tcore/decode/n0099<0>16  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 ),
    .I4(N362),
    .I5(\s1/i8088/tcore/decode/n0099<0>13_7153 ),
    .O(\s1/i8088/tcore/decode/n0099<0>16_7155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF0F0CCAAFF ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [2]),
    .I1(N364),
    .I2(\s1/i8088/tcore/modrm [2]),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_2126 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFCCCCF0AAFF ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I1(\s1/i8088/tcore/modrm [1]),
    .I2(N366),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_2125 )
  );
  LUT6 #(
    .INIT ( 64'h0000005500000057 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero110  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [2]),
    .I2(\s1/i8088/tcore/addr_exec [3]),
    .I3(\s1/i8088/tcore/addr_exec [16]),
    .I4(\s1/i8088/tcore/addr_exec [17]),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_7647 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812_7518 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511_7534 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42212  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211_7550 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912_7582 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114_7502 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412_7566 )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369_7627 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAAFFFF8A00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out213  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out211_7396 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out212_7397 )
  );
  LUT6 #(
    .INIT ( 64'h000C000000A00000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256_7529 )
  );
  LUT6 #(
    .INIT ( 64'h00CA000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226_7545 )
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<2>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b92_8579 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_a131_8572 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<3>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1021 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_a151_8570 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<4>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_a17_8571 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<5>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_a19_8573 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<6>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_a211 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 )
  );
  LUT5 #(
    .INIT ( 32'h86000000 ))
  \s1/i8088/tcore/decode/Mmux_n009963  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009962_7166 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o )
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>2  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>3  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm2_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(N137)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o )
  );
  LUT6 #(
    .INIT ( 64'hA8BC000000000000 ))
  \s1/i8088/tcore/decode/n0099<1>6  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/n0099<1>6_7125 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/n0099<1>11  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/n0099<1>11_7130 )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o )
  );
  LUT6 #(
    .INIT ( 64'h0705050503000000 ))
  \s1/i8088/tcore/decode/n0099<0>15  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/n0099<0>15_7154 )
  );
  LUT6 #(
    .INIT ( 64'h0000040000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_7190 )
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o )
  );
  LUT5 #(
    .INIT ( 32'hB3338000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>411  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \s1/i8088/tcore/decode/n0099<3>9  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/n0099<3>9_7140 )
  );
  LUT6 #(
    .INIT ( 64'hB888300088880000 ))
  \s1/i8088/tcore/decode/Mmux_n009964  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009963_7167 )
  );
  LUT6 #(
    .INIT ( 64'h4C440C0044440000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_7195 )
  );
  LUT6 #(
    .INIT ( 64'h0000400000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_7196 )
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o )
  );
  LUT5 #(
    .INIT ( 32'h00000020 ))
  \s1/i8088/tcore/decode/n0099<4>4  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/n0099<4>4_7145 )
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_SW0  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N135)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o )
  );
  LUT5 #(
    .INIT ( 32'h00330505 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12_7189 )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>611  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .O(\s1/i8088/tcore/decode/n0099<2>12 )
  );
  LUT4 #(
    .INIT ( 16'hAEAA ))
  \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT421  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT42 )
  );
  LUT5 #(
    .INIT ( 32'h000F1111 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I2(\s1/i8088/lsb_i/q [6]),
    .I3(\s1/i8088/lsb_i/q [7]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84_7192 )
  );
  LUT5 #(
    .INIT ( 32'hFF353535 ))
  \s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 )
  );
  LUT5 #(
    .INIT ( 32'h00CACACA ))
  \s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux411  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/tcore/fetch/state_2_1_8564 ),
    .I2(\s1/i8088/tcore/fetch/state_1_1_8565 ),
    .I3(\s1/i8088/tcore/fetch/state_0_1_8559 ),
    .I4(\s1/i8088/lsb_i/q [4]),
    .O(\s1/i8088/tcore/opcode [4])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux511  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state_2_1_8564 ),
    .I2(\s1/i8088/tcore/fetch/state_1_1_8565 ),
    .I3(\s1/i8088/tcore/fetch/state_0_2_8563 ),
    .I4(\s1/i8088/lsb_i/q [5]),
    .O(\s1/i8088/tcore/opcode [5])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux211  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [2]),
    .O(\s1/i8088/tcore/opcode [2])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAA2AFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41231  (
    .I0(\s1/i8088/tcore/ir[29] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/ir[34] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF00E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43614  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612_7630 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611_7629 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43613_7631 )
  );
  LUT6 #(
    .INIT ( 64'hFFE4FF00E4E40000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out217  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out216_7400 )
  );
  LUT6 #(
    .INIT ( 64'h8888880888888800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4145  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4143_7611 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_7612 )
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b14  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N169),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [7])
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b15  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N171),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [8])
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b16  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N173),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [9])
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N157),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [10])
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b3  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N159),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [11])
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b4  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N161),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [12])
  );
  LUT5 #(
    .INIT ( 32'hFF008383 ))
  \s1/i8088/tcore/Mmux_ir30_SW0  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/modrm [1]),
    .I2(\s1/i8088/tcore/modrm [2]),
    .I3(\s1/i8088/tcore/src [1]),
    .I4(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFA0CCCCCCCC ))
  \s1/i8088/tcore/Mmux_ir322  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/Mmux_ir32 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .O(\s1/i8088/tcore/Mmux_ir321_7102 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8F880F00 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I5(N149),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_2282 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF50540004 ))
  \s1/i8088/tcore/decode/n0099<2>7  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .O(\s1/i8088/tcore/decode/n0099<2>7_7159 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFEAAA ))
  \s1/i8088/tcore/decode/n0099<4>3  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(\s1/i8088/tcore/decode/n0099<4>2_7143 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o ),
    .O(\s1/i8088/tcore/decode/n0099<4>3_7144 )
  );
  LUT6 #(
    .INIT ( 64'hFF52FF50FF02FF00 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm41  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm4 )
  );
  LUT6 #(
    .INIT ( 64'h0B0F0F0FBBBFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .O(N139)
  );
  LUT6 #(
    .INIT ( 64'hFBBBFBBBF333F000 ))
  \s1/i8088/tcore/decode/n0099<0>10  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>10_7152 )
  );
  LUT5 #(
    .INIT ( 32'h02400000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_7188 )
  );
  LUT6 #(
    .INIT ( 64'h0035000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o )
  );
  LUT5 #(
    .INIT ( 32'hCA000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o )
  );
  LUT5 #(
    .INIT ( 32'h00CA0000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_155_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_155_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000CA0000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000035 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o )
  );
  LUT6 #(
    .INIT ( 64'h0000003500000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o )
  );
  LUT6 #(
    .INIT ( 64'h3500000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o )
  );
  LUT6 #(
    .INIT ( 64'h00000000000000CA ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o )
  );
  LUT6 #(
    .INIT ( 64'h3500000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o )
  );
  LUT5 #(
    .INIT ( 32'h00CA0000 ))
  \s1/i8088/tcore/decode/opcode_deco/out1321  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/out131 )
  );
  LUT6 #(
    .INIT ( 64'h68A4C00000000000 ))
  \s1/i8088/tcore/decode/n0099<2>5_SW0  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(N389)
  );
  LUT6 #(
    .INIT ( 64'hFFFFECCCFFFFA000 ))
  \s1/i8088/tcore/decode/n0099<2>5  (
    .I0(\s1/i8088/tcore/decode/n0099<2>4_7156 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I4(N389),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>5_7157 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<15>  (
    .I0(\s1/i8088/tcore/fetch/off_l [15]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [15])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<14>  (
    .I0(\s1/i8088/tcore/fetch/off_l [14]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/Mmux_n0099710  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009978 ),
    .I3(\s1/i8088/tcore/decode/Mmux_n009975 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_2276 ),
    .I5(N391),
    .O(\s1/i8088/tcore/decode/Mmux_n009979_7177 )
  );
  LUT6 #(
    .INIT ( 64'h0101010000000001 ))
  \s1/i8088/tcore/fetch/_n01751  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I2(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/_n0175 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero111_SW1  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [6]),
    .I2(\s1/i8088/tcore/addr_exec [5]),
    .I3(\s1/i8088/tcore/addr_exec [7]),
    .I4(\s1/i8088/tcore/addr_exec [18]),
    .I5(\s1/i8088/tcore/addr_exec [19]),
    .O(N393)
  );
  LUT6 #(
    .INIT ( 64'h555755575557DDDF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero15  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out71_7302 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out81_7286 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out722 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out824 ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>7  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_7653 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_7652 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_7655 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/w [15]),
    .I4(N395),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/outr16 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out722_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out716_7315 ),
    .I1(N399),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out719_7317 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out714 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out715_7314 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out718 ),
    .O(N352)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41414_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148_7615 ),
    .I1(N401),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4146 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411_7617 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_7614 ),
    .O(N354)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out222_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out216_7400 ),
    .I1(N403),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out219_7402 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out214 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out215_7399 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out218 ),
    .O(N356)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000060 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000600000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000006000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000060000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000090 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000900000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000009000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000090000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000009 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000600 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000006000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000060000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000090000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000900 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000009000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000600000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o )
  );
  LUT6 #(
    .INIT ( 64'h00000006FFFFFFF9 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/out1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAA2A0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N407),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4191 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193_7573 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194_7574 )
  );
  LUT6 #(
    .INIT ( 64'hFE01DC237E015C23 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot833  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(N226),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [2])
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41822  (
    .I0(\s1/i8088/tcore/rom_ir[27] ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 )
  );
  LUT6 #(
    .INIT ( 64'h1505110114041000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh931  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh93 )
  );
  LUT6 #(
    .INIT ( 64'h5AD2D2D278F0F0F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot811  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [0])
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh581  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh58 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1072  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh107 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44111  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 )
  );
  LUT5 #(
    .INIT ( 32'h00330536 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_xor<3>11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [15])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA82000000 ))
  \s1/i8088/tcore/decode/Mmux_n009983  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009982_7179 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00010000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>111  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 )
  );
  LUT6 #(
    .INIT ( 64'h0141010100400000 ))
  \s1/i8088/tcore/decode/n0099<3>3  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/n0099<3>3_7135 )
  );
  LUT6 #(
    .INIT ( 64'h0100424000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>31  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0121 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(N145)
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o )
  );
  LUT6 #(
    .INIT ( 64'hCCFFAFAFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N152)
  );
  LUT6 #(
    .INIT ( 64'h3535353500CACACA ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13_7186 )
  );
  LUT6 #(
    .INIT ( 64'h33FF5F5FFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>74_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N346)
  );
  LUT5 #(
    .INIT ( 32'h0DDD0888 ))
  \s1/i8088/tcore/decode/opcode_deco/sm1  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/sm )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux611  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I1(\s1/i8088/tcore/fetch/state_2_2_8574 ),
    .I2(\s1/i8088/tcore/fetch/state_1_2_8575 ),
    .I3(\s1/i8088/tcore/fetch/state_0_3_8576 ),
    .I4(\s1/i8088/lsb_i/q [6]),
    .O(\s1/i8088/tcore/opcode [6])
  );
  LUT5 #(
    .INIT ( 32'hCCCCCCD8 ))
  \s1/i8088/tcore/fetch/mux711  (
    .I0(\s1/i8088/tcore/fetch/state_0_1_8559 ),
    .I1(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I2(\s1/i8088/lsb_i/q [7]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/opcode [7])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux311  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .O(\s1/i8088/tcore/opcode [3])
  );
  LUT6 #(
    .INIT ( 64'h5554FFFF5557FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT<0>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .I5(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[0] )
  );
  LUT6 #(
    .INIT ( 64'h222222222222222F ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero112  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [12]),
    .I3(\s1/i8088/tcore/addr_exec [13]),
    .I4(\s1/i8088/tcore/addr_exec [14]),
    .I5(\s1/i8088/tcore/addr_exec [15]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 )
  );
  LUT6 #(
    .INIT ( 64'h020000000F000000 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero19  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[30] ),
    .I2(\s1/i8088/tcore/exec/aluout [31]),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero16 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero17_7698 ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero18_7699 )
  );
  LUT6 #(
    .INIT ( 64'hFFF877708F880700 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4166  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_7636 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .O(\s1/i8088/tcore/exec/alu/rot[15] )
  );
  LUT6 #(
    .INIT ( 64'hFFD8FF00D8D80000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out717  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out716_7315 )
  );
  LUT6 #(
    .INIT ( 64'hFFB8B8B8FF000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117_7505 )
  );
  LUT6 #(
    .INIT ( 64'hFFB8B8B8FF000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815_7521 )
  );
  LUT6 #(
    .INIT ( 64'hFFB8B8B8FF000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514_7537 )
  );
  LUT6 #(
    .INIT ( 64'hFBF8F0F0BB880000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42214_7553 )
  );
  LUT6 #(
    .INIT ( 64'hFFB8B8B8FF000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415_7569 )
  );
  LUT6 #(
    .INIT ( 64'hFFE4E4E4FF000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915_7585 )
  );
  LUT6 #(
    .INIT ( 64'hFFB8FF00B8B80000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43613  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612_7630 )
  );
  LUT6 #(
    .INIT ( 64'h000000A800000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4284  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282_7509 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283_7510 )
  );
  LUT6 #(
    .INIT ( 64'h000000A800000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4342_7556 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4343_7557 )
  );
  LUT4 #(
    .INIT ( 16'hEF01 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh692  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(N212),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh692_5706 )
  );
  LUT6 #(
    .INIT ( 64'h1F1E11100F0E0100 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282_7509 )
  );
  LUT6 #(
    .INIT ( 64'h1F0F1E0E11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4343  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh58 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4342_7556 )
  );
  LUT6 #(
    .INIT ( 64'hF708FF0033CC3BC4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1611  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [0])
  );
  LUT6 #(
    .INIT ( 64'h1F1F0F1FEFEF0FEF ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o2_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .O(N220)
  );
  LUT6 #(
    .INIT ( 64'h44E44EEEBB1BB111 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<0>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/regfile/Mmux_a21_8560 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h11B11BBBEE4EE444 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<1>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/regfile/Mmux_a111_8566 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h00FF00FF00FF01FF ))
  \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1021 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1101_8569 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b115_8561 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b95_8568 ),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o )
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b5  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N163),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [13])
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b6  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N165),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [14])
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b93  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b102_7243 )
  );
  LUT6 #(
    .INIT ( 64'h35CACA0000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<0>31  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 )
  );
  LUT6 #(
    .INIT ( 64'h0000CA0000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o )
  );
  LUT6 #(
    .INIT ( 64'h00CA000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o )
  );
  LUT5 #(
    .INIT ( 32'hC8480000 ))
  \s1/i8088/tcore/decode/Mmux_n009967  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009966_7170 )
  );
  LUT6 #(
    .INIT ( 64'h591D1D1DD11C1C1C ))
  \s1/i8088/tcore/decode/n0099<1>8  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [7]),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/n0099<1>8_7127 )
  );
  LUT6 #(
    .INIT ( 64'hD595D58080D52AFF ))
  \s1/i8088/tcore/decode/n0099<3>7  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/modrm [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/n0099<3>7_7138 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F000CC0A0A ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_7201 )
  );
  LUT6 #(
    .INIT ( 64'h6A557F55FF55FF55 ))
  \s1/i8088/tcore/decode/Mmux_n009965  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/modrm [5]),
    .O(\s1/i8088/tcore/decode/Mmux_n009964_7168 )
  );
  LUT6 #(
    .INIT ( 64'h0000000055555535 ))
  \s1/i8088/tcore/decode/opcode_deco/n01211  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0121 )
  );
  LUT6 #(
    .INIT ( 64'hEF10ED12E718E51A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot822  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [1])
  );
  LUT6 #(
    .INIT ( 64'h1F1F1F000000001F ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I1(N118),
    .I2(N423),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_2117 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/fetch/_n0215_inv1_rstpot  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6D5C4B3A29180 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh105 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh58 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222_7541 )
  );
  LUT6 #(
    .INIT ( 64'h0405AE050100AB00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot841  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh128  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh12 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162_7634 )
  );
  LUT6 #(
    .INIT ( 64'h0000000011001010 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4141  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o414 )
  );
  LUT6 #(
    .INIT ( 64'h66666666666A6666 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<3>  (
    .I0(\s1/i8088/tcore/decode/seq [3]),
    .I1(\s1/i8088/tcore/decode/n0099<3>1_7134 ),
    .I2(\s1/i8088/tcore/decode/n0099<3>4_7136 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 ),
    .I4(N430),
    .I5(\s1/i8088/tcore/decode/n0099<3>10_7141 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h6666666666666A66 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<6>  (
    .I0(\s1/i8088/tcore/decode/seq [6]),
    .I1(\s1/i8088/tcore/decode/Mmux_n00997 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_2301 ),
    .I3(N432),
    .I4(\s1/i8088/tcore/decode/Mmux_n009979_7177 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020200 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>87_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_7190 ),
    .O(N434)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF4FF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>87  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0121 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_7191 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I4(N434),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_7193 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>74_7183 ),
    .I2(N436),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_imm2_2279 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAF8F0AAAA8800 ))
  \s1/i8088/tcore/decode/n0099<3>2_SW0  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .O(N438)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF51FF00 ))
  \s1/i8088/tcore/decode/n0099<3>4  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/n0099<3>3_7135 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I5(N438),
    .O(\s1/i8088/tcore/decode/n0099<3>4_7136 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF40FFFFFF73 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n0630 ),
    .I5(N440),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_2301 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>11_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_7196 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_7195 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .O(N442)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFE00FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>14  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I5(N442),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>21  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000002000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o )
  );
  LUT5 #(
    .INIT ( 32'hB5F51F5F ))
  \s1/i8088/tcore/decode/n0099<1>12  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/modrm [7]),
    .I4(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/n0099<1>12_7131 )
  );
  LUT5 #(
    .INIT ( 32'hCCCCCCCA ))
  \s1/i8088/tcore/fetch/mux1111  (
    .I0(\s1/i8088/lsb_i/q_1_1_8567 ),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/opcode [1])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux111  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/opcode [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFF5557 ))
  \s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .I5(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[2] )
  );
  LUT6 #(
    .INIT ( 64'h5A5A5A5A5A5A5A3C ))
  \s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[3] )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .O(N446)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/lsb_i/q [4]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h000000CCCCF0AA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>2  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [0]),
    .I1(\s1/i8088/tcore/modrm [0]),
    .I2(N452),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACACACCCAA ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(N446),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h000000000B010A00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(\s1/i8088/tcore/fetch/next_state [0]),
    .I3(N464),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state36_7113 ),
    .I5(\s1/i8088/tcore/fetch/next_state [1]),
    .O(\s1/i8088/tcore/ld_base )
  );
  LUT6 #(
    .INIT ( 64'h88CC88EE88CC88FE ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state37  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(N466),
    .I3(\s1/i8088/tcore/need_imm ),
    .I4(\s1/i8088/tcore/need_off ),
    .I5(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state36_7113 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8FDFDA8A0FDF5 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out825  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out83_7288 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out15 ),
    .I4(N471),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out152_7473 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out824 )
  );
  LUT5 #(
    .INIT ( 32'h55330FFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256_SW0  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(N478)
  );
  LUT4 #(
    .INIT ( 16'h0007 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(N478),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_7528 )
  );
  LUT5 #(
    .INIT ( 32'h550F33FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226_SW0  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(N480)
  );
  LUT4 #(
    .INIT ( 16'h0007 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(N480),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_7544 )
  );
  LUT5 #(
    .INIT ( 32'h550F33FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_SW0  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(N484)
  );
  LUT4 #(
    .INIT ( 16'h0007 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(N484),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_7641 )
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_SW0  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .O(N490)
  );
  LUT6 #(
    .INIT ( 64'h0000000000030A00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(N490),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_7642 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFDFDF8 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o31  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(N492),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/n0099<0>17_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .O(N495)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o21_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .O(N499)
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o21_SW1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(N501)
  );
  LUT6 #(
    .INIT ( 64'hFCCCFEEEF000FAAA ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/out131 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I3(N501),
    .I4(N135),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_2276 )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o1_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .O(N503)
  );
  LUT6 #(
    .INIT ( 64'hC0FFC0FFC0EAC0C0 ))
  \s1/i8088/tcore/decode/Mmux_n0099710_SW0  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I2(N503),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .O(N391)
  );
  LUT4 #(
    .INIT ( 16'hBFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .O(N505)
  );
  LUT6 #(
    .INIT ( 64'h0000022200000000 ))
  \s1/i8088/tcore/decode/n0099<0>7_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(N505),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(N384)
  );
  LUT6 #(
    .INIT ( 64'hFFFF35FFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/_n06301_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(N507)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF35FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/_n06301_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(N508)
  );
  LUT6 #(
    .INIT ( 64'h0000008002000280 ))
  \s1/i8088/tcore/decode/opcode_deco/_n06302  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(N508),
    .I5(N507),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0630 )
  );
  LUT6 #(
    .INIT ( 64'h3010200031113111 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh108 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh104 ),
    .I5(N512),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4191 )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh105 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o422 )
  );
  LUT5 #(
    .INIT ( 32'h000000E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1101  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20FFFFFF00FF ))
  \s1/i8088/tcore/exec/regfile/Mmux_a231_SW0  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/ir[34] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(N514)
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a231  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/a [8])
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a241  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(\s1/i8088/tcore/exec/a [9])
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a31  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .O(\s1/i8088/tcore/exec/a [10])
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a41  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .O(\s1/i8088/tcore/exec/a [11])
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a51  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/a [12])
  );
  LUT6 #(
    .INIT ( 64'h000000F0F0CCAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [7]),
    .I1(N524),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h000000F0F0CCAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6>1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [6]),
    .I1(N527),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h000000F0F0CCAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5>1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I1(N530),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h000000F0F0CCAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4>1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [4]),
    .I1(N533),
    .I2(\s1/i8088/tcore/modrm [4]),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h000000F0F0CCAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [3]),
    .I1(N536),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9>1_SW0  (
    .I0(\s1/i8088/msb_i/q [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [9]),
    .O(N539)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [9]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [1]),
    .O(N540)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [9]),
    .I1(N539),
    .I2(N540),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8>1_SW0  (
    .I0(\s1/i8088/msb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [8]),
    .O(N542)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [8]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [0]),
    .O(N543)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [8]),
    .I1(N542),
    .I2(N543),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [7]),
    .O(N545)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [7]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [7]),
    .O(N546)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [7]),
    .I1(N545),
    .I2(N546),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [6]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [6]),
    .O(N548)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [6]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [6]),
    .O(N549)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [6]),
    .I1(N548),
    .I2(N549),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [5]),
    .O(N551)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [5]),
    .O(N552)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [5]),
    .I1(N551),
    .I2(N552),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [4]),
    .O(N554)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [4]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [4]),
    .O(N555)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [4]),
    .I1(N554),
    .I2(N555),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [3]),
    .O(N557)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [3]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .O(N558)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [3]),
    .I1(N557),
    .I2(N558),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [2]),
    .O(N560)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [2]),
    .O(N561)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [2]),
    .I1(N560),
    .I2(N561),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [1]),
    .O(N563)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [1]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [1]),
    .O(N564)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [1]),
    .I1(N563),
    .I2(N564),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15>1_SW0  (
    .I0(\s1/i8088/msb_i/q [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [15]),
    .O(N566)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [15]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [7]),
    .O(N567)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [15]),
    .I1(N566),
    .I2(N567),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14>1_SW0  (
    .I0(\s1/i8088/msb_i/q [6]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [14]),
    .O(N569)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [14]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [6]),
    .O(N570)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [14]),
    .I1(N569),
    .I2(N570),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13>1_SW0  (
    .I0(\s1/i8088/msb_i/q [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [13]),
    .O(N572)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [13]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [5]),
    .O(N573)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [13]),
    .I1(N572),
    .I2(N573),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12>1_SW0  (
    .I0(\s1/i8088/msb_i/q [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [12]),
    .O(N575)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [12]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [4]),
    .O(N576)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [12]),
    .I1(N575),
    .I2(N576),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11>1_SW0  (
    .I0(\s1/i8088/msb_i/q [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [11]),
    .O(N578)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [11]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [3]),
    .O(N579)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [11]),
    .I1(N578),
    .I2(N579),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10>1_SW0  (
    .I0(\s1/i8088/msb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [10]),
    .O(N581)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [10]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/msb_i/q [2]),
    .O(N582)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10>1  (
    .I0(\s1/i8088/tcore/fetch/off_l [10]),
    .I1(N581),
    .I2(N582),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_SW0  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/off_l [0]),
    .O(N584)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .O(N585)
  );
  LUT6 #(
    .INIT ( 64'h0000000FCCAAAA00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2  (
    .I0(\s1/i8088/tcore/fetch/off_l [0]),
    .I1(N584),
    .I2(N585),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .I5(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hA0F5A0F5A0E4B1F5 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/need_modrm ),
    .I2(N126),
    .I3(N588),
    .I4(N587),
    .I5(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/next_state [1])
  );
  LUT6 #(
    .INIT ( 64'h202A757FFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N620)
  );
  LUT5 #(
    .INIT ( 32'h00FF1B1B ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N621)
  );
  LUT6 #(
    .INIT ( 64'h0000007000070077 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N621),
    .I5(N620),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318_7496 )
  );
  LUT6 #(
    .INIT ( 64'h0000000707000707 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(N623),
    .I5(N624),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_7560 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N627)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N630)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N633)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N636)
  );
  LUT6 #(
    .INIT ( 64'h00A050F000C030F0 ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o1  (
    .I0(N116),
    .I1(\s1/i8088/tcore/micro_data/micro_o[9] ),
    .I2(\s1/i8088/tcore/rom_ir[34] ),
    .I3(N639),
    .I4(N638),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o )
  );
  LUT5 #(
    .INIT ( 32'hA999DDDD ))
  \s1/i8088/tcore/decode/n0099<0>7_SW1_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/modrm [7]),
    .I4(\s1/i8088/tcore/modrm [5]),
    .O(N641)
  );
  LUT6 #(
    .INIT ( 64'hAA898989DDDDDDDD ))
  \s1/i8088/tcore/decode/n0099<0>7_SW1_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/modrm [7]),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/modrm [5]),
    .O(N642)
  );
  LUT6 #(
    .INIT ( 64'h0000DFFF2000FFFF ))
  \s1/i8088/tcore/decode/n0099<0>7_SW1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I4(N641),
    .I5(N642),
    .O(N385)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N646)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(N648)
  );
  LUT4 #(
    .INIT ( 16'hFF1B ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(N649)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(N650)
  );
  LUT6 #(
    .INIT ( 64'h0004101420243034 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(N650),
    .I4(N648),
    .I5(N649),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_7543 )
  );
  LUT4 #(
    .INIT ( 16'hFF1B ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N653)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_6162 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N654)
  );
  LUT6 #(
    .INIT ( 64'h0002404210125052 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(N654),
    .I4(N653),
    .I5(N620),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195_7575 )
  );
  LUT6 #(
    .INIT ( 64'hDFD08F8000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_SW0  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(N656)
  );
  LUT6 #(
    .INIT ( 64'hDFD08F8000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_SW1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(N657)
  );
  LUT4 #(
    .INIT ( 16'hE400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(N658)
  );
  LUT6 #(
    .INIT ( 64'h3212301022022000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(N658),
    .I4(N656),
    .I5(N657),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 )
  );
  LUT6 #(
    .INIT ( 64'hF0AACCFFF0AACC00 ))
  \s1/i8088/tcore/Mmux_ir233  (
    .I0(N672),
    .I1(N671),
    .I2(N673),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N670),
    .O(\s1/i8088/tcore/ir[2] )
  );
  LUT6 #(
    .INIT ( 64'hA2A28080AA228800 ))
  \s1/i8088/tcore/exec/Mmux_omemalu21  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(N683),
    .I3(N682),
    .I4(N681),
    .I5(\s1/i8088/tcore/exec/alu/oth[10] ),
    .O(\s1/i8088/tcore/exec/omemalu[10] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFD00020000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out42  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [19]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [19]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out41_7432 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFD00020000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out32  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [18]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [18]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out31_7430 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFD00020000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out22  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [17]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [17]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out21_7428 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFD00020000 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out18  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [16]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [16]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out11_7426 )
  );
  LUT6 #(
    .INIT ( 64'h8080008080800000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43151  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_5696 )
  );
  LUT5 #(
    .INIT ( 32'h5F5F5F6C ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/out1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 )
  );
  LUT6 #(
    .INIT ( 64'hFEDCFA50CCCC0000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out718_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .O(N399)
  );
  LUT6 #(
    .INIT ( 64'hFEDCFA50CCCC0000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out218_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .O(N403)
  );
  LUT6 #(
    .INIT ( 64'h1101010110000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out310  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh291 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out38_7372 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out39_7373 )
  );
  LUT6 #(
    .INIT ( 64'h1111111101000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out212  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh721 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out210_7395 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out211_7396 )
  );
  LUT3 #(
    .INIT ( 8'hE1 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1642  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [3])
  );
  LUT6 #(
    .INIT ( 64'h1100010010000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh701 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_7572 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193_7573 )
  );
  LUT6 #(
    .INIT ( 64'h080808AA08080800 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out211  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh321 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out210_7395 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh321 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161_7633 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4143  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4141_7609 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh121 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4142_7610 )
  );
  LUT6 #(
    .INIT ( 64'h1F0F11011E0E1000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh65 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh61 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh57 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o431 )
  );
  LUT4 #(
    .INIT ( 16'hFE10 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4251  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o425 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh3211  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1110 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1112 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh321 )
  );
  LUT5 #(
    .INIT ( 32'h00003331 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/rom_ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 )
  );
  LUT4 #(
    .INIT ( 16'h0EFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy<1>11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b7  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N167),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [15])
  );
  LUT6 #(
    .INIT ( 64'h00AB00AB00AB00AF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_33_SW0  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257_7530 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_7526 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515_7538 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512_7535 ),
    .O(N688)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFC840DD55 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12_7189 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I4(N690),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_7188 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>1 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/fetch/lock_l_rstpot_SW0  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I2(\s1/i8088/tcore/opcode [0]),
    .O(N692)
  );
  LUT6 #(
    .INIT ( 64'hCC8DCCCDCCCCCCCC ))
  \s1/i8088/tcore/fetch/lock_l_rstpot  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/lock_l_2167 ),
    .I2(N692),
    .I3(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I4(\s1/i8088/tcore/fetch/next_in_opco ),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 ),
    .O(\s1/i8088/tcore/fetch/lock_l_rstpot_8183 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/decode/Mmux_n009996_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .O(N694)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/decode/Mmux_n009996_SW0  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(N694),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ),
    .O(N376)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>61_SW2  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .O(N696)
  );
  LUT6 #(
    .INIT ( 64'h2000000020002008 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>61  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(N696),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 )
  );
  LUT5 #(
    .INIT ( 32'hCCDDCCDC ))
  \s1/i8088/tcore/fetch/sop_l_2_dpot  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/sop_l [2]),
    .I2(\s1/i8088/tcore/fetch/sovr_pr ),
    .I3(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I4(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/sop_l_2_dpot_8065 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCDDDDCCCCDCCC ))
  \s1/i8088/tcore/fetch/pref_l_1_dpot  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I4(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I5(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/pref_l_1_dpot_8067 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCD8D8CCCCD8CC ))
  \s1/i8088/tcore/fetch/sop_l_0_dpot  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/sop_l [0]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/fetch/sovr_pr ),
    .I4(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I5(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/sop_l_0_dpot_8063 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCD8D8CCCCD8CC ))
  \s1/i8088/tcore/fetch/sop_l_1_dpot  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/sop_l [1]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/fetch/sovr_pr ),
    .I4(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I5(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/sop_l_1_dpot_8064 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000A08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out812  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out811_7294 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000F0AACC ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out49  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out48_7350 )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out34  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out33_7368 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>_5656 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_5645 )
  );
  LUT5 #(
    .INIT ( 32'hA965569A ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_7925 )
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_7924 )
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_7927 )
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>_5662 )
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>_5660 )
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>_5658 )
  );
  LUT5 #(
    .INIT ( 32'h0027FF27 ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_5633 )
  );
  LUT5 #(
    .INIT ( 32'h0027FF27 ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_5653 )
  );
  LUT5 #(
    .INIT ( 32'h0027FF27 ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_5651 )
  );
  LUT5 #(
    .INIT ( 32'h0027FF27 ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_5649 )
  );
  LUT5 #(
    .INIT ( 32'h0027FF27 ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_5647 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/decode/n0099<0>3_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .O(N703)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFFF8F88 ))
  \s1/i8088/tcore/decode/n0099<0>7  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I3(N384),
    .I4(N703),
    .I5(N385),
    .O(\s1/i8088/tcore/decode/n0099<0>7_7151 )
  );
  LUT6 #(
    .INIT ( 64'hB666A446A446A446 ))
  \s1/i8088/tcore/decode/n0099<2>10_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/modrm [5]),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/modrm [7]),
    .O(N705)
  );
  LUT6 #(
    .INIT ( 64'h2000000000000000 ))
  \s1/i8088/tcore/decode/n0099<2>10  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I5(N705),
    .O(\s1/i8088/tcore/decode/n0099<2>10_7160 )
  );
  LUT6 #(
    .INIT ( 64'h000D000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>21  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'hB1B1A0A0B14EA05F ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>11  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(N707),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state36_7113 ),
    .I5(\s1/i8088/tcore/fetch/next_state [1]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 )
  );
  LUT5 #(
    .INIT ( 32'h22202020 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco_SW1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(N120),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N709)
  );
  LUT5 #(
    .INIT ( 32'h00FF1B1B ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4149_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N713)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000090 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4149  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(N713),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148_7615 )
  );
  LUT6 #(
    .INIT ( 64'hCC4C8C0CCC448800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41221  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(N715),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAF000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out817_SW0  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N717)
  );
  LUT5 #(
    .INIT ( 32'hF0CCAA00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out115_SW0  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N719)
  );
  LUT6 #(
    .INIT ( 64'h0000000004400404 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o438311  (
    .I0(N725),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 )
  );
  LUT6 #(
    .INIT ( 64'h99999999999999A5 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<5>  (
    .I0(\s1/i8088/tcore/decode/seq [5]),
    .I1(N731),
    .I2(N730),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 ),
    .I4(\s1/i8088/tcore/decode/Mmux_n009967_7171 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h5555555655555555 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<7>  (
    .I0(\s1/i8088/tcore/decode/seq [7]),
    .I1(\s1/i8088/tcore/decode/Mmux_n009982_7179 ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009981 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_2301 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ),
    .I5(N733),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFF0A00FFFF3B33 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ),
    .I5(N139),
    .O(N735)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000007 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<3>_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[0] ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>7 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 ),
    .I5(N735),
    .O(N430)
  );
  LUT6 #(
    .INIT ( 64'h0000200000000000 ))
  \s1/i8088/tcore/decode/n0099<1>4  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N737),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/n0099<1>4_7123 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .O(N739)
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \s1/i8088/tcore/decode/n0099<1>2  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N739),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/n0099<1>2_7121 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>111_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .O(N741)
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDDCDCC0D00 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>75_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(N741),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .O(N436)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o<7>1_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .O(N743)
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>71  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N743),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF2FFF0 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<5>11  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(N745),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000000 ))
  \s1/i8088/tcore/decode/Mmux_n009966  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(N747),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I4(\s1/i8088/tcore/decode/Mmux_n009964_7168 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009965_7169 )
  );
  LUT6 #(
    .INIT ( 64'hFBFABBAAFAFAAAAA ))
  \s1/i8088/tcore/decode/n0099<0>11_SW0  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(N749),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(N360)
  );
  LUT6 #(
    .INIT ( 64'hFFCAFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[0] ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N751)
  );
  LUT6 #(
    .INIT ( 64'h01FF00FF01010000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(N499),
    .I3(N751),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11_7184 )
  );
  LUT5 #(
    .INIT ( 32'hF7FFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW3  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/modrm [5]),
    .O(N753)
  );
  LUT6 #(
    .INIT ( 64'h00000000CC360000 ))
  \s1/i8088/tcore/decode/n0099<4>8  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I5(N753),
    .O(\s1/i8088/tcore/decode/n0099<4>8_7147 )
  );
  LUT6 #(
    .INIT ( 64'hF870F8707070F8F8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_5  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out_46_2458 ),
    .I3(N759),
    .I4(N758),
    .I5(\s1/i8088/tcore/exec/alu/oth[6] ),
    .O(\s1/i8088/tcore/addr_exec [6])
  );
  LUT5 #(
    .INIT ( 32'hEE44FA50 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4142  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4141_7609 )
  );
  LUT6 #(
    .INIT ( 64'h00000000FA50EE44 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh661  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh66 )
  );
  LUT5 #(
    .INIT ( 32'hFEBA5410 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[7]_x[6]_MUX_2002_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o )
  );
  LUT5 #(
    .INIT ( 32'hFD75A820 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[8]_x[7]_MUX_2011_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o )
  );
  LUT5 #(
    .INIT ( 32'hFEBA5410 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[13]_x[12]_MUX_2071_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o )
  );
  LUT5 #(
    .INIT ( 32'hFF00E4E4 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out410  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out49_7351 )
  );
  LUT5 #(
    .INIT ( 32'hFF00E4E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh301_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N218)
  );
  LUT5 #(
    .INIT ( 32'hF1E0FB40 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out611  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(N768),
    .I3(N767),
    .I4(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out610_7328 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF1B ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out415_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N773)
  );
  LUT6 #(
    .INIT ( 64'hFA500000DD880000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out415_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N774)
  );
  LUT6 #(
    .INIT ( 64'h1200122100000021 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out415  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N773),
    .I5(N774),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out414 )
  );
  LUT5 #(
    .INIT ( 32'h1BFFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out418_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N776)
  );
  LUT6 #(
    .INIT ( 64'hFFFF05AFFFFF2277 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out418_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N777)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF27 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out313_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N779)
  );
  LUT6 #(
    .INIT ( 64'hFA500000DD880000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out313_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N780)
  );
  LUT6 #(
    .INIT ( 64'h1200122100000021 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out313  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N779),
    .I5(N780),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out312 )
  );
  LUT5 #(
    .INIT ( 32'h27FFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out316_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N782)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0C3FFFFF4747 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out316_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N783)
  );
  LUT6 #(
    .INIT ( 64'h0000210012003300 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out316  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N782),
    .I5(N783),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out315_7377 )
  );
  LUT5 #(
    .INIT ( 32'hFF1BFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N785)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0C3FFFFF4747 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N786)
  );
  LUT6 #(
    .INIT ( 64'h0000010210201122 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I4(N785),
    .I5(N786),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4146 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF27 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41412_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N788)
  );
  LUT6 #(
    .INIT ( 64'hEE440000F5A00000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41412_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N789)
  );
  LUT6 #(
    .INIT ( 64'h1200122100000021 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41412  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N788),
    .I5(N789),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411_7617 )
  );
  LUT5 #(
    .INIT ( 32'hD8000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N791)
  );
  LUT6 #(
    .INIT ( 64'hE4E40000FA500000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N792)
  );
  LUT6 #(
    .INIT ( 64'h1122102001020000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I4(N791),
    .I5(N792),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_7652 )
  );
  LUT6 #(
    .INIT ( 64'hFA500000DD880000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>6_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N794)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF27 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>6_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N795)
  );
  LUT6 #(
    .INIT ( 64'h0012000012121200 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>6  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N794),
    .I5(N795),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_7655 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000810001 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(N798),
    .I5(N797),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_7653 )
  );
  LUT6 #(
    .INIT ( 64'h0040014000000100 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(N801),
    .I5(N800),
    .O(N401)
  );
  LUT5 #(
    .INIT ( 32'h27FFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out821_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N803)
  );
  LUT6 #(
    .INIT ( 64'hFFFF1B1BFFFF05AF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out821_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N804)
  );
  LUT5 #(
    .INIT ( 32'hFF1BFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out318_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N806)
  );
  LUT6 #(
    .INIT ( 64'hFFFF05AFFFFF11BB ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out318_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N807)
  );
  LUT6 #(
    .INIT ( 64'h0000010210201122 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out318  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I4(N806),
    .I5(N807),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out317_7379 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1BFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out116_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N809)
  );
  LUT6 #(
    .INIT ( 64'hF3C00000B8B80000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out116_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N810)
  );
  LUT6 #(
    .INIT ( 64'h1020112200000102 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out116  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I4(N809),
    .I5(N810),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out116_7416 )
  );
  LUT6 #(
    .INIT ( 64'h0000010000080108 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out820_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(N813),
    .I5(N812),
    .O(N397)
  );
  LUT6 #(
    .INIT ( 64'h0000010000080108 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out118_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(N816),
    .I5(N815),
    .O(N405)
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAFFAAFCA8 ))
  \s1/i8088/tcore/exec/alu/shrot/out21_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .O(N818)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFFFFFEFEFE ))
  \s1/i8088/tcore/exec/alu/shrot/out21  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [5]),
    .I2(\s1/i8088/tcore/exec/bus_b [6]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(N818),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0159 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<2>13_SW0  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [3]),
    .I1(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N824)
  );
  LUT6 #(
    .INIT ( 64'hFFBFFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<2>13_SW1  (
    .I0(\s1/i8088/lsb_i/q [5]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N825)
  );
  LUT6 #(
    .INIT ( 64'h0002FDFF00000000 ))
  \s1/i8088/tcore/decode/n0099<2>13  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(N825),
    .I4(N824),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/n0099<2>13_7163 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s1/i8088/tcore/decode/Mmux_n009962_SW0  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .O(N827)
  );
  LUT5 #(
    .INIT ( 32'hFFFFF8FF ))
  \s1/i8088/tcore/decode/Mmux_n009962_SW1  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N828)
  );
  LUT6 #(
    .INIT ( 64'hC0C0D1C000001100 ))
  \s1/i8088/tcore/decode/Mmux_n009962  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(N827),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I4(N828),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009961 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s1/i8088/tcore/decode/n0099<2>11_SW0  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .O(N830)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFAFFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<2>11_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N831)
  );
  LUT6 #(
    .INIT ( 64'hFFFF1100FFFFB1A0 ))
  \s1/i8088/tcore/decode/n0099<2>11  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(N830),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ),
    .I5(N831),
    .O(\s1/i8088/tcore/decode/n0099<2>11_7161 )
  );
  LUT6 #(
    .INIT ( 64'hE40000E400000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N836)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF1DFFFF1D ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_SW1  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N837)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF1B1BFF ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N838)
  );
  LUT6 #(
    .INIT ( 64'h0414061600100212 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(N837),
    .I4(N838),
    .I5(N836),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFBB775FAFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N840)
  );
  LUT6 #(
    .INIT ( 64'hFFFFBB775FAFAA55 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N841)
  );
  LUT6 #(
    .INIT ( 64'h88898A8B80818283 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_SW0  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(N840),
    .I4(N841),
    .I5(N842),
    .O(N395)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF1DFFFF1D ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out818_SW0  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N844)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF1B1BFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out818_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N845)
  );
  LUT6 #(
    .INIT ( 64'hF4F74F7FFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out818_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N846)
  );
  LUT6 #(
    .INIT ( 64'h0001404110115051 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out818  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(N844),
    .I4(N846),
    .I5(N845),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out817 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF1B1BFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out420_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(N848)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF1B1BFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out420_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(N849)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF4F74F7F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out420_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(N850)
  );
  LUT6 #(
    .INIT ( 64'h0040105004441454 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out420  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(N850),
    .I4(N848),
    .I5(N849),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out419_7358 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF1DFFFF1D ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out120_SW0  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N852)
  );
  LUT6 #(
    .INIT ( 64'h00E4E40000000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out120_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N853)
  );
  LUT6 #(
    .INIT ( 64'hE40000E400000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out120_SW2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N854)
  );
  LUT6 #(
    .INIT ( 64'h5051404110110001 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out120  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(N852),
    .I4(N853),
    .I5(N854),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out120_7418 )
  );
  FD   \s1/i8088/tcore/fetch/sop_l_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/fetch/sop_l_2_rstpot_8280 ),
    .Q(\s1/i8088/tcore/fetch/sop_l [2])
  );
  FD   \s1/i8088/tcore/fetch/sop_l_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/fetch/sop_l_1_rstpot_8281 ),
    .Q(\s1/i8088/tcore/fetch/sop_l [1])
  );
  FD   \s1/i8088/tcore/fetch/sop_l_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/fetch/sop_l_0_rstpot_8282 ),
    .Q(\s1/i8088/tcore/fetch/sop_l [0])
  );
  FD   \s1/i8088/tcore/fetch/pref_l_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/fetch/pref_l_1_rstpot_8283 ),
    .Q(\s1/i8088/tcore/fetch/pref_l [1])
  );
  FD   \s1/i8088/tcore/fetch/pref_l_0  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/fetch/pref_l_0_rstpot_8284 ),
    .Q(\s1/i8088/tcore/fetch/pref_l [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAABAAAAAAA8 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<0>  (
    .I0(N857),
    .I1(\s1/i8088/tcore/decode/n0099<0>2_7150 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_2282 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 ),
    .I4(\s1/i8088/tcore/decode/n0099<0>16_7155 ),
    .I5(N856),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h00000000002F0000 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero111_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [0]),
    .I3(\s1/i8088/tcore/exec/omemalu[10] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero18_7699 ),
    .I5(\s1/i8088/tcore/exec/omemalu[11] ),
    .O(N859)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 ),
    .I3(N393),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 ),
    .I5(N859),
    .O(\s1/i8088/tcore/cx_zero )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out44  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out43_7346 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b135_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .O(N861)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/out11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(N861),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0163 )
  );
  LUT6 #(
    .INIT ( 64'hFFF78880FF778800 ))
  \s1/i8088/tcore/exec/Mmux_omemalu21_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[24] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out110_7412 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_7405 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out122_7419 ),
    .O(N681)
  );
  LUT6 #(
    .INIT ( 64'hF2F2D0D0FF22DD00 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out22  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(N595),
    .I3(N594),
    .I4(N593),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [11]),
    .O(\s1/i8088/tcore/exec/alu/oth[11] )
  );
  LUT6 #(
    .INIT ( 64'hFF22DD00F2F2D0D0 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out142  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(N598),
    .I3(N599),
    .I4(N597),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [8]),
    .O(\s1/i8088/tcore/exec/alu/oth[8] )
  );
  LUT6 #(
    .INIT ( 64'hFFF70800FF807F00 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_3  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o442_7639 ),
    .I3(N473),
    .I4(N474),
    .I5(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_3_2454 )
  );
  LUT6 #(
    .INIT ( 64'hF5F5F5E4B1B1B1A0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out223_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out23_7389 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_7393 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 ),
    .O(N590)
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDECB9B9B9A8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out223_SW1  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out23_7389 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_7393 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 ),
    .O(N591)
  );
  LUT6 #(
    .INIT ( 64'hFF22DD00F2F2D0D0 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out132  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(N605),
    .I3(N606),
    .I4(N604),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [7]),
    .O(\s1/i8088/tcore/exec/alu/oth[7] )
  );
  LUT6 #(
    .INIT ( 64'hF2F2D0D0FF22DD00 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out122  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(N610),
    .I3(N609),
    .I4(N608),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [6]),
    .O(\s1/i8088/tcore/exec/alu/oth[6] )
  );
  LUT6 #(
    .INIT ( 64'hFF2FF222DD0DD000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out102  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [4]),
    .I3(N618),
    .I4(N617),
    .I5(N616),
    .O(\s1/i8088/tcore/exec/alu/oth[4] )
  );
  LUT6 #(
    .INIT ( 64'hBBFF8B0FB8F08800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out21_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [11]),
    .O(N593)
  );
  LUT6 #(
    .INIT ( 64'h7F0F780877077000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [8]),
    .I5(\s1/i8088/tcore/exec/regfile/flags [5]),
    .O(N597)
  );
  LUT6 #(
    .INIT ( 64'hBBFF8B0FB8F08800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out131_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [7]),
    .O(N604)
  );
  LUT6 #(
    .INIT ( 64'hBBFF8B0FB8F08800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out121_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [6]),
    .O(N608)
  );
  LUT6 #(
    .INIT ( 64'hBBFF8B0FB8F08800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out101_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [4]),
    .O(N616)
  );
  LUT6 #(
    .INIT ( 64'h088800CC08880000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [1]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[26] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 )
  );
  LUT6 #(
    .INIT ( 64'h7000700800000008 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N630),
    .I5(N629),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285 )
  );
  LUT6 #(
    .INIT ( 64'h7000700800000008 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N627),
    .I5(N626),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_7495 )
  );
  LUT6 #(
    .INIT ( 64'h7000000070080008 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N632),
    .I5(N633),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345_7559 )
  );
  LUT6 #(
    .INIT ( 64'h7000700800000008 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N636),
    .I5(N635),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w [7])
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o81  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [1]),
    .O(\s1/i8088/tcore/exec/alu/arl [1])
  );
  LUT6 #(
    .INIT ( 64'h1F0011000E000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out111  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh311_5713 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out111_7413 )
  );
  LUT5 #(
    .INIT ( 32'hFF00E4E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N629)
  );
  LUT5 #(
    .INIT ( 32'h00FF4747 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N624)
  );
  LUT5 #(
    .INIT ( 32'hFF00E4E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N626)
  );
  LUT5 #(
    .INIT ( 32'hFF00E4E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N632)
  );
  LUT5 #(
    .INIT ( 32'hFF00E4E4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N635)
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out411  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out49_7351 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1110 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out410_7352 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh301  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(N218),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1112 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh1 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh301_5714 )
  );
  LUT5 #(
    .INIT ( 32'hCEDFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4191_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .O(N512)
  );
  LUT6 #(
    .INIT ( 64'h101010FF10101000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh2911  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh291 )
  );
  LUT3 #(
    .INIT ( 8'h1F ))
  \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o )
  );
  LUT6 #(
    .INIT ( 64'hFAFAFAFAFAFAFAC9 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_xor<4>11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 )
  );
  LUT5 #(
    .INIT ( 32'hEE4EE444 ))
  \s1/i8088/tcore/exec/Mmux_bus_b84  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/bus_b [1])
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFF7FFF7DDD5 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N228)
  );
  LUT6 #(
    .INIT ( 64'h000800080008222A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N226)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFB ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o31_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N492)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \s1/i8088/tcore/Mmux_ir281  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[34] ),
    .O(\s1/i8088/tcore/ir[34] )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir232_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[2] ),
    .O(N670)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \s1/i8088/tcore/Mmux_ir171  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .O(\s1/i8088/tcore/ir[24] )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir161  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/ir[23] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD555555555 ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o1_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .O(N638)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD5FFFFFFFF ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o1_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .O(N639)
  );
  LUT6 #(
    .INIT ( 64'h40C070F04CCC7FFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_SW0_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .O(N440)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAACA00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/n0005<1>1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/modrm [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0005 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAACA00000000 ))
  \s1/i8088/tcore/decode/n0099<2>4  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/modrm [5]),
    .O(\s1/i8088/tcore/decode/n0099<2>4_7156 )
  );
  LUT6 #(
    .INIT ( 64'h0A0B0A0B0A0B0A0F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_32_SW0  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223_7542 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_7546 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_7554 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42212_7551 ),
    .O(N863)
  );
  LUT6 #(
    .INIT ( 64'h00AB00AB00AB00AF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_31_SW0  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198_7578 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194_7574 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916_7586 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913_7583 ),
    .O(N865)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [5]),
    .I3(\s1/i8088/tcore/exec/bus_b [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4361_7619 )
  );
  LUT5 #(
    .INIT ( 32'h0000CAAA ))
  \s1/i8088/tcore/fetch/pref_l_0_rstpot  (
    .I0(\s1/i8088/tcore/fetch/pref_l [0]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/fetch/_n0231_inv12_rstpot_8066 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 ),
    .I4(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_2117 ),
    .O(\s1/i8088/tcore/fetch/pref_l_0_rstpot_8284 )
  );
  LUT6 #(
    .INIT ( 64'hFFEA3F2AFFEAFFEA ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out511  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out59_7339 ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out58 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_7612 ),
    .I5(N867),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out510_7340 )
  );
  LUT6 #(
    .INIT ( 64'hEDCCCCCCFFDEDEDE ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out824_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(N803),
    .I4(N723),
    .I5(N717),
    .O(N869)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFCFDFEFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out824_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I1(N397),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out817 ),
    .I3(N869),
    .I4(N870),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out821 ),
    .O(N350)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFCFD ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out122_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I1(N405),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out116_7416 ),
    .I3(N872),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out120_7418 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out119_7417 ),
    .O(N358)
  );
  LUT6 #(
    .INIT ( 64'hFF0000000000E4E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_SW3  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(N874)
  );
  LUT6 #(
    .INIT ( 64'h7700770800000008 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N646),
    .I5(N874),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254_7527 )
  );
  LUT6 #(
    .INIT ( 64'h2A2F2A7F2F2F7F7F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4314_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh1 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh108 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .O(N876)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy<3>11_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .O(N878)
  );
  LUT6 #(
    .INIT ( 64'h0000000E000F000F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy<3>11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(N878),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy[3] )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1191_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .O(N880)
  );
  LUT6 #(
    .INIT ( 64'h00000000000000E4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1191  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(N880),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh119 )
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \s1/i8088/tcore/decode/n0099<1>9_SW2  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .O(N882)
  );
  LUT6 #(
    .INIT ( 64'h0084008000040000 ))
  \s1/i8088/tcore/decode/n0099<1>9  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(N882),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I5(\s1/i8088/tcore/decode/n0099<1>8_7127 ),
    .O(\s1/i8088/tcore/decode/n0099<1>9_7128 )
  );
  LUT6 #(
    .INIT ( 64'h00000000000000E0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1531  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_5643 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>15_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/_n0630 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_7187 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11_7184 ),
    .I3(\s1/i8088/tcore/decode/n0099<1>9_7128 ),
    .O(N884)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<1>14  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>1 ),
    .I1(\s1/i8088/tcore/decode/n0099<1>7_7126 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_7185 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 ),
    .I4(\s1/i8088/tcore/decode/n0099<1>13_7132 ),
    .I5(N884),
    .O(\s1/i8088/tcore/decode/n0099<1>14_7133 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFFC ))
  \s1/i8088/tcore/decode/n0099<2>15_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_10_o_PWR_10_o_mux_53_OUT[2] ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o ),
    .I3(\s1/i8088/tcore/decode/n0099<2>10_7160 ),
    .I4(N886),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ),
    .O(N415)
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7F0 ))
  \s1/i8088/tcore/decode/n0099<4>7_SW0_SW0  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .O(N888)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \s1/i8088/tcore/decode/n0099<4>9  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I3(\s1/i8088/tcore/decode/n0099<4>8_7147 ),
    .I4(N888),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_2276 ),
    .O(\s1/i8088/tcore/decode/n0099<4>9_7148 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out419_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(N890)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF3F5FFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out419_SW1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(N891)
  );
  LUT6 #(
    .INIT ( 64'h0000096F909099FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out419  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I2(N776),
    .I3(N777),
    .I4(N890),
    .I5(N891),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out418 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF8080FF8080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4342  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh1181 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh1071 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .I4(N893),
    .I5(N894),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76_SW0  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>74_7183 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o ),
    .I4(N436),
    .O(N896)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<2>6  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ),
    .I2(\s1/i8088/tcore/decode/n0099<2>5_7157 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm2_2279 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_2282 ),
    .I5(N896),
    .O(\s1/i8088/tcore/decode/n0099<2>6_7158 )
  );
  LUT5 #(
    .INIT ( 32'hE4E4FF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh10711  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1071 )
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a61  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .O(\s1/i8088/tcore/exec/a [13])
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a91  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(\s1/i8088/tcore/exec/a [15])
  );
  LUT6 #(
    .INIT ( 64'h8888808808080008 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o2_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ),
    .O(N909)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0F04F0FB0000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41121  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh119 ),
    .I3(N220),
    .I4(N909),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 )
  );
  LUT6 #(
    .INIT ( 64'hFFEA3F2A3F2A3F2A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4166_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out68 ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out69_7327 ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_7636 ),
    .O(N767)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF77775755 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4165_SW1  (
    .I0(\s1/i8088/tcore/rom_ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163_7635 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161_7633 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ),
    .O(N920)
  );
  LUT6 #(
    .INIT ( 64'hFFF8FFF8FFF87770 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4166_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out69_7327 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out68 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o416 ),
    .I5(N920),
    .O(N768)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco_SW3  (
    .I0(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I1(\s2/rdy_wait_38 ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .O(N924)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1115 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco_SW4  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s2/rdy_wait_38 ),
    .O(N925)
  );
  LUT6 #(
    .INIT ( 64'h000002DF000000FF ))
  \s1/i8088/tcore/fetch/_n0231_inv12_rstpot  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(N120),
    .I2(N925),
    .I3(N924),
    .I4(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I5(\s1/i8088/tcore/cx_zero ),
    .O(\s1/i8088/tcore/fetch/_n0231_inv12_rstpot_8066 )
  );
  LUT5 #(
    .INIT ( 32'hFEFEFEFF ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable21_SW2  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(N444),
    .I3(\s1/i8088/tcore/fetch/next_state [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [1]),
    .O(N930)
  );
  LUT6 #(
    .INIT ( 64'hCCC000C0AAA000A0 ))
  \s1/i8088/tcore/fetch/sop_l_2_rstpot  (
    .I0(\s1/i8088/tcore/fetch/sop_l [2]),
    .I1(\s1/i8088/tcore/fetch/sop_l_2_dpot_8065 ),
    .I2(N929),
    .I3(\s1/i8088/tcore/fetch/next_state [2]),
    .I4(N930),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 ),
    .O(\s1/i8088/tcore/fetch/sop_l_2_rstpot_8280 )
  );
  LUT6 #(
    .INIT ( 64'hCCC000C0AAA000A0 ))
  \s1/i8088/tcore/fetch/sop_l_1_rstpot  (
    .I0(\s1/i8088/tcore/fetch/sop_l [1]),
    .I1(\s1/i8088/tcore/fetch/sop_l_1_dpot_8064 ),
    .I2(N929),
    .I3(\s1/i8088/tcore/fetch/next_state [2]),
    .I4(N930),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 ),
    .O(\s1/i8088/tcore/fetch/sop_l_1_rstpot_8281 )
  );
  LUT6 #(
    .INIT ( 64'hCCC000C0AAA000A0 ))
  \s1/i8088/tcore/fetch/sop_l_0_rstpot  (
    .I0(\s1/i8088/tcore/fetch/sop_l [0]),
    .I1(\s1/i8088/tcore/fetch/sop_l_0_dpot_8063 ),
    .I2(N929),
    .I3(\s1/i8088/tcore/fetch/next_state [2]),
    .I4(N930),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 ),
    .O(\s1/i8088/tcore/fetch/sop_l_0_rstpot_8282 )
  );
  LUT5 #(
    .INIT ( 32'h00000503 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy<2>1  (
    .I0(N939),
    .I1(N938),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAC3A5 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>11  (
    .I0(N941),
    .I1(N942),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h11B111B11BBB11B1 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1381  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(N944),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh138 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFE222 ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW5  (
    .I0(\s1/i8088/tcore/imm_f [1]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .O(N946)
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7A2 ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW6  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/imm_f [1]),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .O(N947)
  );
  LUT6 #(
    .INIT ( 64'h00000F3355555F77 ))
  \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(N946),
    .I2(N947),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \s1/i8088/tcore/fetch/lock_l_rstpot1  (
    .I0(\s1/i8088/tcore/fetch/_n0175 ),
    .I1(\s1/i8088/tcore/fetch/lock_l_rstpot_8183 ),
    .O(\s1/i8088/tcore/fetch/lock_l_rstpot1_8322 )
  );
  FD   \s1/i8088/tcore/fetch/lock_l  (
    .C(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/fetch/lock_l_rstpot1_8322 ),
    .Q(\s1/i8088/tcore/fetch/lock_l_2167 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFF1000 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state38_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state34_7111 ),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_7110 ),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_7109 ),
    .I5(\s1/i8088/tcore/cx_zero ),
    .O(N464)
  );
  LUT5 #(
    .INIT ( 32'hFFF78880 ))
  \s1/i8088/tcore/exec/Mmux_omemalu21_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[24] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out14_7407 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_7405 ),
    .O(N683)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEFFF10000000 ))
  \s1/i8088/tcore/exec/Mmux_omemalu21_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out14_7407 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_7405 ),
    .O(N682)
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o91  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [2]),
    .O(\s1/i8088/tcore/exec/alu/arl [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF227705AFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out117_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N721)
  );
  LUT6 #(
    .INIT ( 64'hFFFF227705AFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out819_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N723)
  );
  LUT6 #(
    .INIT ( 64'h1101000010000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out112  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out112_7414 )
  );
  LUT6 #(
    .INIT ( 64'h0357ABFFFCFDFEFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out820_SW0_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N812)
  );
  LUT4 #(
    .INIT ( 16'hEF1F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out820_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N813)
  );
  LUT6 #(
    .INIT ( 64'h0357ABFFFCFDFEFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out118_SW0_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N815)
  );
  LUT4 #(
    .INIT ( 16'hEF1F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out118_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N816)
  );
  LUT4 #(
    .INIT ( 16'h1FEF ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N797)
  );
  LUT6 #(
    .INIT ( 64'hFC54A80003010200 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N798)
  );
  LUT6 #(
    .INIT ( 64'hFCA8540003020100 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410_SW0_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N800)
  );
  LUT4 #(
    .INIT ( 16'hEF1F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .O(N801)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFE1 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_SW0_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N842)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out7_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [1]),
    .O(N201)
  );
  LUT4 #(
    .INIT ( 16'hFE10 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh6911  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh691 )
  );
  LUT6 #(
    .INIT ( 64'hFAC8000000010000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1551  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh155 )
  );
  LUT5 #(
    .INIT ( 32'h00320000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out811  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out810 )
  );
  LUT4 #(
    .INIT ( 16'hFF75 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o419321_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .O(N407)
  );
  LUT6 #(
    .INIT ( 64'h0505050505050537 ))
  \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o )
  );
  LUT5 #(
    .INIT ( 32'hBB1BB111 ))
  \s1/i8088/tcore/exec/Mmux_bus_b110  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/bus_b [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF5551555D ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [4]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/lsb_i/q [4]),
    .I5(\s1/i8088/tcore/modrm [5]),
    .O(N737)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [2]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N745)
  );
  LUT6 #(
    .INIT ( 64'h00000000AAAAAAAC ))
  \s1/i8088/tcore/decode/n0099<0>11_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(N749)
  );
  LUT6 #(
    .INIT ( 64'h55555553FFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW2  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N747)
  );
  LUT6 #(
    .INIT ( 64'h000400040004AAAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(N953),
    .I3(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I4(N952),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF2D00D2F0000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out22_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(N594),
    .I3(N593),
    .I4(N590),
    .I5(N591),
    .O(N955)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF2D00D2F0000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out22_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(N595),
    .I3(N593),
    .I4(N590),
    .I5(N591),
    .O(N956)
  );
  LUT6 #(
    .INIT ( 64'hA8A820A8A8202020 ))
  \s1/i8088/tcore/exec/Mmux_omemalu31  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_7387 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [11]),
    .I4(N956),
    .I5(N955),
    .O(\s1/i8088/tcore/exec/omemalu[11] )
  );
  LUT6 #(
    .INIT ( 64'hF5F5FF55E4E4EE44 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out79_7309 ),
    .I2(N960),
    .I3(N959),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp2 [8]),
    .I5(N958),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out722 )
  );
  LUT5 #(
    .INIT ( 32'h98BADCFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43615_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/arl [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 ),
    .O(N962)
  );
  LUT6 #(
    .INIT ( 64'h9988BBAAD9C8FBEA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43615_SW1  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/arl [7]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 ),
    .O(N963)
  );
  LUT6 #(
    .INIT ( 64'hFE10FE10FE10F4B0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_6_SW2  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I2(N962),
    .I3(N963),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43613_7631 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_7628 ),
    .O(N755)
  );
  LUT5 #(
    .INIT ( 32'hEFCDAB89 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43615_SW2  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/arl [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 ),
    .O(N965)
  );
  LUT6 #(
    .INIT ( 64'hEEFFCCDDAEBF8C9D ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43615_SW3  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/arl [7]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 ),
    .O(N966)
  );
  LUT6 #(
    .INIT ( 64'hFE10FE10FE10F4B0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_6_SW3  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I2(N965),
    .I3(N966),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43613_7631 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_7628 ),
    .O(N756)
  );
  LUT5 #(
    .INIT ( 32'hFB33C800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .O(N968)
  );
  LUT6 #(
    .INIT ( 64'hABEF57DF03CFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(N968),
    .O(N623)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ),
    .I4(N970),
    .I5(\s1/i8088/tcore/decode/Mmux_n009971_7174 ),
    .O(N432)
  );
  LUT6 #(
    .INIT ( 64'h007F007700000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ),
    .I4(N145),
    .I5(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .O(N972)
  );
  LUT6 #(
    .INIT ( 64'h5555555555556555 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<8>  (
    .I0(\s1/i8088/tcore/decode/seq [8]),
    .I1(\s1/i8088/tcore/decode/Mmux_n009994 ),
    .I2(N376),
    .I3(N972),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_2301 ),
    .I5(\s1/i8088/tcore/decode/Mmux_n009991_7181 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [8])
  );
  LUT5 #(
    .INIT ( 32'hAAAA666A ))
  \s1/i8088/tcore/decode/n0099<0>17_SW0  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .I3(\s1/i8088/tcore/decode/dive_2251 ),
    .I4(\s1/i8088/tcore/decode/tfle_2250 ),
    .O(N494)
  );
  LUT6 #(
    .INIT ( 64'hAA20AA23AA00AA33 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723_SW0  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out712_7312 ),
    .I4(N974),
    .I5(N352),
    .O(N958)
  );
  LUT3 #(
    .INIT ( 8'h53 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N978)
  );
  LUT6 #(
    .INIT ( 64'h0000000700700077 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N977),
    .I5(N978),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_7576 )
  );
  LUT3 #(
    .INIT ( 8'h53 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N981)
  );
  LUT6 #(
    .INIT ( 64'h0000000700700077 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N980),
    .I5(N981),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_7512 )
  );
  LUT3 #(
    .INIT ( 8'h9A ))
  \s1/i8088/tcore/decode/n0099<1>15_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/dive_2251 ),
    .O(N983)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/n0099<1>15_SW0_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .O(N984)
  );
  LUT6 #(
    .INIT ( 64'hB8B8B8B8B8B8B8F0 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<1>  (
    .I0(N984),
    .I1(\s1/i8088/tcore/decode/n0099<1>1_7120 ),
    .I2(N983),
    .I3(\s1/i8088/tcore/decode/n0099<1>5_7124 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ),
    .I5(\s1/i8088/tcore/decode/n0099<1>14_7133 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h1101EEEE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o2_SW3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .O(N986)
  );
  LUT5 #(
    .INIT ( 32'hFFFF3302 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o2  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I2(N986),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh119 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a221  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .O(\s1/i8088/tcore/exec/a [7])
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a71  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .O(\s1/i8088/tcore/exec/a [14])
  );
  LUT6 #(
    .INIT ( 64'hCCC000C0AAA000A0 ))
  \s1/i8088/tcore/fetch/pref_l_1_rstpot  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/fetch/pref_l_1_dpot_8067 ),
    .I2(N992),
    .I3(\s1/i8088/tcore/fetch/next_state [2]),
    .I4(N993),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_2087 ),
    .O(\s1/i8088/tcore/fetch/pref_l_1_rstpot_8283 )
  );
  LUT6 #(
    .INIT ( 64'h7000000077000700 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N996),
    .I5(N633),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_7577 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_SW0  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N998)
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N999)
  );
  LUT6 #(
    .INIT ( 64'h0700050002000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N999),
    .I5(N998),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_7513 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318_SW0  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'h0700020005000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N1001),
    .I5(N998),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319_7497 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_SW0  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N1004)
  );
  LUT6 #(
    .INIT ( 64'h0700020005000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N1004),
    .I5(N1001),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_7561 )
  );
  LUT6 #(
    .INIT ( 64'hF2FC020CF2F00200 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N598),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(N1007)
  );
  LUT6 #(
    .INIT ( 64'hF2FF020FF2F30203 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N598),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(N1008)
  );
  LUT6 #(
    .INIT ( 64'hF8F8F0F0F8F0F8F0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out73_7304 ),
    .I3(N1007),
    .I4(N1008),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [8]),
    .O(N959)
  );
  LUT6 #(
    .INIT ( 64'hF2FC020CF2F00200 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141_SW0_SW2  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N599),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(N1010)
  );
  LUT6 #(
    .INIT ( 64'hF2FF020FF2F30203 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141_SW0_SW3  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N599),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(N1011)
  );
  LUT6 #(
    .INIT ( 64'hF8F8F0F0F8F0F8F0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out73_7304 ),
    .I3(N1010),
    .I4(N1011),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [8]),
    .O(N960)
  );
  LUT6 #(
    .INIT ( 64'hFFFFBABFFFFF1015 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(N588),
    .I2(\s1/i8088/tcore/need_modrm ),
    .I3(N587),
    .I4(\s2/rdy_wait_38 ),
    .I5(N126),
    .O(N1013)
  );
  LUT4 #(
    .INIT ( 16'hFBAB ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2_SW4  (
    .I0(\s2/rdy_wait_38 ),
    .I1(N588),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(N126),
    .O(N1014)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEEFFFA ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable21_SW1  (
    .I0(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I1(N1014),
    .I2(N1013),
    .I3(N444),
    .I4(\s1/i8088/tcore/fetch/next_in_opco ),
    .I5(\s1/i8088/tcore/fetch/next_state [0]),
    .O(N929)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh651_SW0  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N1025)
  );
  LUT6 #(
    .INIT ( 64'h1F11FFF10E00EEE0 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7011  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(N1025),
    .I4(N1026),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh61 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAABAAA8 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<2>  (
    .I0(N1029),
    .I1(\s1/i8088/tcore/decode/n0099<2>7_7159 ),
    .I2(N415),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ),
    .I4(N1028),
    .I5(\s1/i8088/tcore/decode/n0099<2>6_7158 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2])
  );
  LUT3 #(
    .INIT ( 8'h35 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh81_SW0  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N1031)
  );
  LUT6 #(
    .INIT ( 64'hFEFFEEEF10110001 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh3311  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(N1031),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh331 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41131_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(N1033)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41131  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(N1033),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 )
  );
  LUT6 #(
    .INIT ( 64'hA0B3B3B3A0FFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out511_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .I5(N354),
    .O(N867)
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o141  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [7]),
    .O(\s1/i8088/tcore/exec/alu/arl [7])
  );
  LUT6 #(
    .INIT ( 64'hFFE1FF00FFFFFF1E ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out122_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N721),
    .I5(N719),
    .O(N872)
  );
  LUT5 #(
    .INIT ( 32'hFFFFF1FE ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out824_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_5723 ),
    .I4(N804),
    .O(N870)
  );
  LUT6 #(
    .INIT ( 64'h0032000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .O(N893)
  );
  LUT6 #(
    .INIT ( 64'h0033000100000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .O(N894)
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAA2AAA2AAA2 ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW0  (
    .I0(\s1/i8088/tcore/imm_f [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N938)
  );
  LUT6 #(
    .INIT ( 64'hAABAAABAAA8AAABA ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW1  (
    .I0(\s1/i8088/tcore/imm_f [1]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N939)
  );
  LUT6 #(
    .INIT ( 64'h5545557555755575 ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW2  (
    .I0(\s1/i8088/tcore/imm_f [1]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N941)
  );
  LUT6 #(
    .INIT ( 64'h00FB00FB04FF00FB ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/imm_f [1]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N942)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF003F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW4  (
    .I0(\s1/i8088/tcore/fetch/imm_l [0]),
    .I1(\s1/i8088/tcore/fetch/off_l [0]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N944)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \s1/i8088/tcore/Mmux_ir181  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .O(\s1/i8088/tcore/ir[25] )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir271  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .O(\s1/i8088/tcore/ir[33] )
  );
  LUT6 #(
    .INIT ( 64'h00CACACA00000000 ))
  \s1/i8088/tcore/decode/n0099<2>8_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .O(N886)
  );
  LUT4 #(
    .INIT ( 16'hFBFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41241_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .O(N1036)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF1110DDDF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out113  (
    .I0(N1036),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out112_7414 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out111_7413 ),
    .I4(N1035),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out113_7415 )
  );
  LUT5 #(
    .INIT ( 32'hD8FF0027 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out132_SW0  (
    .I0(\s1/i8088/tcore/rom_ir[26] ),
    .I1(N605),
    .I2(N604),
    .I3(N755),
    .I4(N756),
    .O(N1038)
  );
  LUT5 #(
    .INIT ( 32'hD8FF0027 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out132_SW1  (
    .I0(\s1/i8088/tcore/rom_ir[26] ),
    .I1(N606),
    .I2(N604),
    .I3(N755),
    .I4(N756),
    .O(N1039)
  );
  LUT6 #(
    .INIT ( 64'hEAEAEA2A2AEA2A2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_6  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_47_2459 ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [7]),
    .I4(N1038),
    .I5(N1039),
    .O(\s1/i8088/tcore/addr_exec [7])
  );
  LUT6 #(
    .INIT ( 64'hF1E0F1E0F1E0F3C0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_3_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_7514 ),
    .I2(N1042),
    .I3(N1041),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816_7522 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813_7519 ),
    .O(N949)
  );
  LUT6 #(
    .INIT ( 64'hF1E0F1E0F1E0F3C0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_3_SW1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_7514 ),
    .I2(N1045),
    .I3(N1044),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816_7522 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813_7519 ),
    .O(N950)
  );
  LUT5 #(
    .INIT ( 32'h98BADCFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43119_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/alu/arl [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_7494 ),
    .O(N1047)
  );
  LUT6 #(
    .INIT ( 64'h9988BBAAD9C8FBEA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43119_SW1  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/alu/arl [5]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_7494 ),
    .O(N1048)
  );
  LUT6 #(
    .INIT ( 64'hFE10FE10FE10FC30 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_4_SW2  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110_7498 ),
    .I2(N1047),
    .I3(N1048),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118_7506 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115_7503 ),
    .O(N761)
  );
  LUT5 #(
    .INIT ( 32'hEFCDAB89 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43119_SW2  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/alu/arl [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_7494 ),
    .O(N1050)
  );
  LUT6 #(
    .INIT ( 64'hEEFFCCDDAEBF8C9D ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43119_SW3  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/alu/arl [5]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_7494 ),
    .O(N1051)
  );
  LUT6 #(
    .INIT ( 64'hFE10FE10FE10FC30 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_4_SW3  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110_7498 ),
    .I2(N1050),
    .I3(N1051),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118_7506 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115_7503 ),
    .O(N762)
  );
  LUT6 #(
    .INIT ( 64'hFF15FFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(N120),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N1053)
  );
  LUT6 #(
    .INIT ( 64'h551555D555555555 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco  (
    .I0(N1053),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 ),
    .I3(N393),
    .I4(N1054),
    .I5(N859),
    .O(\s1/i8088/tcore/fetch/next_in_opco )
  );
  LUT5 #(
    .INIT ( 32'h98BADCFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43418_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/arl [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344_7558 ),
    .O(N1056)
  );
  LUT6 #(
    .INIT ( 64'h9988BBAAD9C8FBEA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43418_SW1  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/arl [6]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344_7558 ),
    .O(N1057)
  );
  LUT6 #(
    .INIT ( 64'hFE10FE10FE10FC30 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_5_SW2  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_7562 ),
    .I2(N1056),
    .I3(N1057),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_7570 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_7567 ),
    .O(N758)
  );
  LUT5 #(
    .INIT ( 32'hEFCDAB89 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43418_SW2  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/arl [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344_7558 ),
    .O(N1059)
  );
  LUT6 #(
    .INIT ( 64'hEEFFCCDDAEBF8C9D ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43418_SW3  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/arl [6]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344_7558 ),
    .O(N1060)
  );
  LUT6 #(
    .INIT ( 64'hFE10FE10FE10FC30 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_5_SW3  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_7562 ),
    .I2(N1059),
    .I3(N1060),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_7570 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_7567 ),
    .O(N759)
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW2  (
    .I0(N468),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11 ),
    .I2(\s1/i8088/tcore/fetch/prefix ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I4(N709),
    .I5(N469),
    .O(N1062)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAA2AAAAAAAAA ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state14  (
    .I0(N1062),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 ),
    .I3(N393),
    .I4(N1063),
    .I5(N859),
    .O(\s1/i8088/tcore/fetch/next_state [0])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAA2AAAAAAAAA ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state38_SW1  (
    .I0(N1065),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 ),
    .I3(N393),
    .I4(N1066),
    .I5(N859),
    .O(N707)
  );
  LUT6 #(
    .INIT ( 64'hE000C00020000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(\s1/i8088/tcore/addr_exec [9]),
    .I5(\s1/i8088/tcore/exec/omemalu[7] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<7>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7])
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \s1/i8088/tcore/exec/regfile/addr_c<2>  (
    .I0(\s1/i8088/tcore/ir[13] ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_5885 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hFE10 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh104 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh57 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_7572 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s1/i8088/tcore/exec/div_exc1  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/ir[20] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/div_exc9_7283 ),
    .O(\s1/i8088/tcore/div_exc )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/exc215_SW0  (
    .I0(\s1/i8088/cpu_dat_o [6]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(N1070)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc217  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/exc214_7449 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/exc213_7448 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/exc212_7447 ),
    .I3(N1070),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/exc211_7446 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/exc216_7450 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc21 )
  );
  LUT5 #(
    .INIT ( 32'h0001AAAB ))
  \s1/i8088/tcore/exec/alu/muldiv/exc214  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc214_7449 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/_n0838  (
    .I0(N1072),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0838_2319 )
  );
  LUT6 #(
    .INIT ( 64'h1511001100000000 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>1_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(N143)
  );
  LUT5 #(
    .INIT ( 32'hEEEAFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>1_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(N141)
  );
  LUT5 #(
    .INIT ( 32'hA5A5A6A5 ))
  \s1/i8088/tcore/decode/n0099<0>11_SW2  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/decode/dive_2251 ),
    .I2(\s1/i8088/tcore/decode/tfle_2250 ),
    .I3(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N857)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000400 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state33_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state34_7111 ),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_7110 ),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(N1074)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAFFFB ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW4  (
    .I0(N1074),
    .I1(\s1/i8088/tcore/fetch/nstate/into ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state31_7108 ),
    .I4(\s1/i8088/tcore/end_seq ),
    .I5(\s1/i8088/tcore/div_exc ),
    .O(N1065)
  );
  LUT5 #(
    .INIT ( 32'h07000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>3  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N626),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_7658 )
  );
  LUT6 #(
    .INIT ( 64'h0000000700700077 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(N1078),
    .I5(N1079),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_7657 )
  );
  LUT4 #(
    .INIT ( 16'hFDFC ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 ),
    .O(N1083)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<7>11  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I5(N1083),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 )
  );
  LUT5 #(
    .INIT ( 32'h87000100 ))
  \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW0_SW0_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .O(N1085)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .I4(N1085),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ),
    .O(N970)
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW4  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .O(N1087)
  );
  LUT6 #(
    .INIT ( 64'h0000571700000000 ))
  \s1/i8088/tcore/decode/Mmux_n009979  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I4(N1087),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_2289 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009978 )
  );
  LUT6 #(
    .INIT ( 64'hB3A0A0A033000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4314_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o431 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .O(N1089)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCCCCFFFF0004 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(N876),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_5696 ),
    .I5(N1089),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_7494 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o<7>1_SW1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(N1091)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFFDFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o<7>1_SW2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N1092)
  );
  LUT6 #(
    .INIT ( 64'h0000CAFF3500FFFF ))
  \s1/i8088/tcore/decode/Mmux_n009976  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .I4(N1091),
    .I5(N1092),
    .O(\s1/i8088/tcore/decode/Mmux_n009975 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \s1/i8088/tcore/decode/Mmux_n009984_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .O(N1094)
  );
  LUT6 #(
    .INIT ( 64'h0001000003010000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW1  (
    .I0(N1094),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I3(N145),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I5(N1095),
    .O(N733)
  );
  LUT5 #(
    .INIT ( 32'h222FF2FF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1191_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(N1097)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4361  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(N1097),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(N880),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o436 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAEA2A2AEA2A2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_4  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_45_2457 ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [5]),
    .I4(N1099),
    .I5(N1100),
    .O(\s1/i8088/tcore/addr_exec [5])
  );
  LUT6 #(
    .INIT ( 64'h00AA00A855FF57FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out423  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out419_7358 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out418 ),
    .I3(N1103),
    .I4(N340),
    .I5(N1102),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out422 )
  );
  LUT6 #(
    .INIT ( 64'h00AA00A855FF57FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out321  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out317_7379 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out316_7378 ),
    .I3(N1106),
    .I4(N342),
    .I5(N1105),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out320 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_SW2  (
    .I0(N423),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(\s2/rdy_wait_38 ),
    .I3(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/tcore/fetch/next_state [1]),
    .O(N992)
  );
  LUT6 #(
    .INIT ( 64'hFE00FE00FE00FFFF ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_SW3  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I2(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I3(N423),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/tcore/fetch/next_state [1]),
    .O(N993)
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out826  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out81_7286 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out824 ),
    .O(\s1/i8088/tcore/addr_exec [9])
  );
  LUT6 #(
    .INIT ( 64'hFBFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out722_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .O(N974)
  );
  LUT6 #(
    .INIT ( 64'hF8F0C80038F00800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [8]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [8]),
    .O(N598)
  );
  LUT6 #(
    .INIT ( 64'hFBFFD95573FF5155 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141_SW2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [8]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [8]),
    .O(N599)
  );
  LUT6 #(
    .INIT ( 64'h202A757FFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N977)
  );
  LUT4 #(
    .INIT ( 16'hB800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N996)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh651_SW1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N1026)
  );
  LUT6 #(
    .INIT ( 64'hFFFB00040004FFFB ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<0>  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hFFCDFFFFFAFBFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .O(N952)
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<2>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2])
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir232_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/dst [0]),
    .O(N671)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir232_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [0]),
    .O(N673)
  );
  LUT6 #(
    .INIT ( 64'h5555555300000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>3  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_2309 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0020 ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n0838_2319 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<1>1_7224 )
  );
  LUT5 #(
    .INIT ( 32'hD8FF0027 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out102_SW0  (
    .I0(\s1/i8088/tcore/rom_ir[26] ),
    .I1(N617),
    .I2(N616),
    .I3(N949),
    .I4(N950),
    .O(N1108)
  );
  LUT5 #(
    .INIT ( 32'hD8FF0027 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out102_SW1  (
    .I0(\s1/i8088/tcore/rom_ir[26] ),
    .I1(N618),
    .I2(N616),
    .I3(N949),
    .I4(N950),
    .O(N1109)
  );
  LUT6 #(
    .INIT ( 64'hEAEAEA2A2AEA2A2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_3  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_44_2456 ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [4]),
    .I4(N1108),
    .I5(N1109),
    .O(\s1/i8088/tcore/addr_exec [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(N922),
    .I3(N120),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s2/rdy_wait_38 ),
    .O(N1111)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAA2AAAAAAAAA ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_SW1  (
    .I0(N1111),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 ),
    .I3(N393),
    .I4(N1112),
    .I5(N859),
    .O(N423)
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFEFFFEFEFE ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW8  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I4(N709),
    .I5(\s1/i8088/tcore/fetch/sovr_pr ),
    .O(N1114)
  );
  LUT6 #(
    .INIT ( 64'h551555D555555555 ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable21_SW0  (
    .I0(N1114),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19_7700 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero111 ),
    .I3(N393),
    .I4(N1115),
    .I5(N859),
    .O(N444)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot841_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .O(N1118)
  );
  LUT6 #(
    .INIT ( 64'h04050100AE05AB00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(N1117),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .I5(N1118),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [3])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy<2>1_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(N938),
    .O(N1120)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy<2>1_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(N939),
    .O(N1121)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0F33AAAA5A66 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(N1120),
    .I2(N1121),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .O(N953)
  );
  LUT6 #(
    .INIT ( 64'hF4FC040CF0F00000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N613),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(N1123)
  );
  LUT6 #(
    .INIT ( 64'hF5FF050FF1F30103 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N613),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(N1124)
  );
  LUT5 #(
    .INIT ( 32'hACFF0053 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out112_SW0  (
    .I0(N1124),
    .I1(N1123),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp [5]),
    .I3(N761),
    .I4(N762),
    .O(N1099)
  );
  LUT6 #(
    .INIT ( 64'hF4FC040CF0F00000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_SW0_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N614),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(N1126)
  );
  LUT6 #(
    .INIT ( 64'hF5FF050FF1F30103 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_SW0_SW3  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(N614),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(N1127)
  );
  LUT5 #(
    .INIT ( 32'hACFF0053 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out112_SW1  (
    .I0(N1127),
    .I1(N1126),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp [5]),
    .I3(N761),
    .I4(N762),
    .O(N1100)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/out1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0156 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCFCFCCCCEFCF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out320_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out37_7371 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out310_7374 ),
    .O(N1106)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCFCFCCCCEFCF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out422_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out47_7349 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out412_7354 ),
    .O(N1103)
  );
  LUT6 #(
    .INIT ( 64'hFBFFFBFFFBFF0000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out48  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out46_7348 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out45 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out47_7349 )
  );
  LUT6 #(
    .INIT ( 64'hFBFFFBFFFBFF0000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out38  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out36_7370 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out35 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out37_7371 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [5]),
    .O(\s1/i8088/tcore/exec/alu/arl [5])
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o111  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .O(\s1/i8088/tcore/exec/alu/arl [4])
  );
  LUT6 #(
    .INIT ( 64'h202A757FFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N980)
  );
  LUT4 #(
    .INIT ( 16'h27FF ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_SW0_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N1078)
  );
  LUT5 #(
    .INIT ( 32'h00FF2727 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_SW0_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N1079)
  );
  LUT6 #(
    .INIT ( 64'hFFFB00040004FFFB ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<1>  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1])
  );
  LUT5 #(
    .INIT ( 32'hDDD2222D ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<2>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02A257F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1401  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/imm_f [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh140 )
  );
  LUT5 #(
    .INIT ( 32'hDDD2222D ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<3>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3])
  );
  LUT5 #(
    .INIT ( 32'hDDD2222D ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<4>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[26] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4])
  );
  LUT5 #(
    .INIT ( 32'hF5C60A39 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<5>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I4(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5])
  );
  LUT5 #(
    .INIT ( 32'hF5C60A39 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<6>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h9D8CDDCCBFAEFFEE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .I5(\s1/i8088/tcore/exec/alu/arl [4]),
    .O(N1129)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF800070000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42818_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_7508 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283_7510 ),
    .I4(N1129),
    .I5(N1130),
    .O(N1041)
  );
  LUT6 #(
    .INIT ( 64'h9988D9C8BBAAFBEA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW2  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .I5(\s1/i8088/tcore/exec/alu/arl [4]),
    .O(N1132)
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F7F0F0F080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42818_SW1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I2(N1133),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_7508 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283_7510 ),
    .I5(N1132),
    .O(N1042)
  );
  LUT6 #(
    .INIT ( 64'hEAFBAABBC8D98899 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW4  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .I5(\s1/i8088/tcore/exec/alu/arl [4]),
    .O(N1135)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF800070000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42818_SW2  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_7508 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283_7510 ),
    .I4(N1135),
    .I5(N1136),
    .O(N1044)
  );
  LUT6 #(
    .INIT ( 64'hEEFFAEBFCCDD8C9D ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW6  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .I5(\s1/i8088/tcore/exec/alu/arl [4]),
    .O(N1138)
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F7F0F0F080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42818_SW3  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_5703 ),
    .I2(N1139),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_7508 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283_7510 ),
    .I5(N1138),
    .O(N1045)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot841_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(N1117)
  );
  LUT6 #(
    .INIT ( 64'h9898BABABA98BA98 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW3  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(N1141),
    .I4(N1142),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .O(N1133)
  );
  LUT6 #(
    .INIT ( 64'hEFEFCDCDCDEFCDEF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW7  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(N1141),
    .I4(N1142),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .O(N1139)
  );
  LUT6 #(
    .INIT ( 64'hD3F3D0F0DFFFDCFC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/alu/arl [4]),
    .O(N1130)
  );
  LUT6 #(
    .INIT ( 64'hECCCEFCFE0C0E3C3 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW5  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/alu/arl [4]),
    .O(N1136)
  );
  LUT5 #(
    .INIT ( 32'hF2F02200 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out413_SW0  (
    .I0(\s1/i8088/tcore/rom_ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .O(N1147)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88880800 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out413  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out411_7353 ),
    .I4(N1147),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out412_7354 )
  );
  LUT6 #(
    .INIT ( 64'h044C544C04EC54EC ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(N1150),
    .I5(N1149),
    .O(\s1/i8088/tcore/exec/alu/cnv[2] )
  );
  LUT5 #(
    .INIT ( 32'hEAEAEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags71  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_2452 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out15 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out152_7473 ),
    .O(\s1/i8088/tcore/exec/oflags [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<8>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<9>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<10>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<11>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<12>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<13>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<14>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14])
  );
  LUT5 #(
    .INIT ( 32'hF80F07F0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<15>  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<15>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154_SW0_SW0  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out88_7292 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out87_7291 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out814_7297 ),
    .O(N1152)
  );
  LUT6 #(
    .INIT ( 64'h0015EAFF003FC0FF ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .I3(N1152),
    .I4(N1153),
    .I5(N350),
    .O(N471)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<4>_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ),
    .I1(\s1/i8088/tcore/decode/n0099<4>3_7144 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_2300 ),
    .I3(\s1/i8088/tcore/decode/n0099<4>5_7146 ),
    .I4(\s1/i8088/tcore/decode/n0099<4>9_7148 ),
    .O(N1155)
  );
  LUT6 #(
    .INIT ( 64'h5656566656565656 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<4>  (
    .I0(\s1/i8088/tcore/decode/seq [4]),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/n0099<4>1_7142 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 ),
    .I5(N1155),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4])
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N258)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N274)
  );
  LUT6 #(
    .INIT ( 64'hEAC0AA00AA00AA00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[30]_MUX_3035_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N308)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N244)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N260)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N276)
  );
  LUT6 #(
    .INIT ( 64'hEAC0AA00AA00AA00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[31]_MUX_3034_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N236)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N252)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N268)
  );
  LUT6 #(
    .INIT ( 64'hEAC0AA00AA00AA00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[28]_MUX_3037_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N312)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N240)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N256)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N272)
  );
  LUT6 #(
    .INIT ( 64'hEAC0AA00AA00AA00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[29]_MUX_3036_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N310)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N238)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N270)
  );
  LUT6 #(
    .INIT ( 64'hEAC0AA00AA00AA00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[27]_MUX_3038_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N314)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N232)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N248)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N266)
  );
  LUT6 #(
    .INIT ( 64'hEAC0AA00AA00AA00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[26]_MUX_3039_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N316)
  );
  LUT6 #(
    .INIT ( 64'hEAC0AA00AA00AA00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[25]_MUX_3040_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N318)
  );
  LUT6 #(
    .INIT ( 64'hF4D4DFFFDCDCF7F7 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out114_SW1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(N1158)
  );
  LUT6 #(
    .INIT ( 64'hF4F4DFDFD4DCFFF7 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out114_SW2  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(N1159)
  );
  LUT5 #(
    .INIT ( 32'h0A5F3333 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out114  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(N1157),
    .I2(N1159),
    .I3(N1158),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/cnv[4] )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out86  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out85_7290 )
  );
  LUT5 #(
    .INIT ( 32'h56AAAAAA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa61  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> )
  );
  LUT6 #(
    .INIT ( 64'h8000800080000000 ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6>11  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6> )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out67  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out66_7325 )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out26  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out25_7391 )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out16  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out16_7409 )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out76  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out75_7306 )
  );
  LUT5 #(
    .INIT ( 32'h11150000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out57  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out56_7337 )
  );
  LUT5 #(
    .INIT ( 32'h0027FF27 ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>_5641 )
  );
  LUT6 #(
    .INIT ( 64'hFDF5F5F5DD555555 ))
  \s1/i8088/tcore/Mmux_ir191  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [0]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I5(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .O(\s1/i8088/tcore/ir[26] )
  );
  LUT6 #(
    .INIT ( 64'h575F5F5F77FFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot162_SW3  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I5(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .O(N344)
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>4_SW0  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n0838_2319 ),
    .O(N1161)
  );
  LUT5 #(
    .INIT ( 32'hFEEEFAAA ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>4_SW1  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .O(N1162)
  );
  LUT6 #(
    .INIT ( 64'hFF23FFCFFE223000 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>4  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I3(N1162),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>1_2310 ),
    .I5(N1161),
    .O(\s1/i8088/tcore/src [0])
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \s1/i8088/tcore/decode/opcode_deco/_n0838_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N1072)
  );
  LUT5 #(
    .INIT ( 32'hA5A5A6A5 ))
  \s1/i8088/tcore/decode/n0099<2>16_SW0_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/decode/dive_2251 ),
    .I2(\s1/i8088/tcore/decode/tfle_2250 ),
    .I3(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N1029)
  );
  LUT4 #(
    .INIT ( 16'hFBFF ))
  \s1/i8088/tcore/decode/Mmux_n009969_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/tfle_2250 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .I2(\s1/i8088/tcore/decode/dive_2251 ),
    .I3(\s1/i8088/tcore/decode/ext_int_1990 ),
    .O(N730)
  );
  LUT4 #(
    .INIT ( 16'hEEFE ))
  \s1/i8088/tcore/decode/Mmux_n009969_SW0_SW1  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I3(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N731)
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[11] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 )
  );
  LUT6 #(
    .INIT ( 64'hB000300080000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>21  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[10] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 )
  );
  LUT6 #(
    .INIT ( 64'h77770F7777777777 ))
  \s1/i8088/tcore/exec/Mmux_alu_word11  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/ir[34] ),
    .I3(\s1/i8088/tcore/ir[24] ),
    .I4(\s1/i8088/tcore/ir[25] ),
    .I5(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/exec/alu_word )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o171  (
    .I0(\s1/i8088/tcore/pc [6]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/cpu_adr_o [6])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o181  (
    .I0(\s1/i8088/tcore/pc [7]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/cpu_adr_o [7])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags81  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/oth[10] ),
    .O(\s1/i8088/tcore/exec/oflags [7])
  );
  LUT6 #(
    .INIT ( 64'hAEEAAAAAA22AAAAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/ir[15] ),
    .I5(\s1/i8088/tcore/exec/omemalu[0] ),
    .O(N230)
  );
  LUT6 #(
    .INIT ( 64'hABBAAAAAA88AAAAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[14] ),
    .I5(\s1/i8088/tcore/exec/omemalu[0] ),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'hAAAAABBAAAAAA88A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[14] ),
    .I5(\s1/i8088/tcore/exec/omemalu[0] ),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .I4(\s1/i8088/tcore/ir[15] ),
    .I5(\s1/i8088/tcore/exec/omemalu[0] ),
    .O(N320)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAAAAAAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out724  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out71_7302 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out722 ),
    .O(\s1/i8088/tcore/addr_exec [8])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o161  (
    .I0(\s1/i8088/tcore/pc [5]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [5]),
    .O(\s1/i8088/cpu_adr_o [5])
  );
  LUT5 #(
    .INIT ( 32'hFFEF0000 ))
  \s1/i8088/tcore/exec/Mmux_omemalu17  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [0]),
    .O(\s1/i8088/tcore/exec/omemalu[0] )
  );
  LUT6 #(
    .INIT ( 64'hF5F7808275770002 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_3_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[24] ),
    .I2(\s1/i8088/tcore/rom_ir[23] ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/arl [0]),
    .I5(\s1/i8088/tcore/exec/alu/oth[0] ),
    .O(N473)
  );
  LUT6 #(
    .INIT ( 64'hFDFF888A7D7F080A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_3_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[24] ),
    .I2(\s1/i8088/tcore/rom_ir[23] ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/arl [0]),
    .I5(\s1/i8088/tcore/exec/alu/oth[0] ),
    .O(N474)
  );
  LUT6 #(
    .INIT ( 64'hFBFFFBFFFBFF0000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out110  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out19_7411 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out18_7410 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out110_7412 )
  );
  LUT6 #(
    .INIT ( 64'hFBFFFBFFFBFF0000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out710  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out78_7308 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out77 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out79_7309 )
  );
  LUT6 #(
    .INIT ( 64'hF8F0C80038F00800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out21_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [11]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [11]),
    .O(N594)
  );
  LUT6 #(
    .INIT ( 64'hFBFFD95573FF5155 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out21_SW2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [11]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [11]),
    .O(N595)
  );
  LUT6 #(
    .INIT ( 64'hF8F0C80038F00800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out131_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [7]),
    .O(N605)
  );
  LUT6 #(
    .INIT ( 64'hFBFFD95573FF5155 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out131_SW2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [7]),
    .O(N606)
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o131  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [6]),
    .O(\s1/i8088/tcore/exec/alu/arl [6])
  );
  LUT6 #(
    .INIT ( 64'hF8F0C80038F00800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out121_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [6]),
    .O(N609)
  );
  LUT6 #(
    .INIT ( 64'hFBFFD95573FF5155 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out121_SW2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [6]),
    .O(N610)
  );
  LUT6 #(
    .INIT ( 64'hAAA8A8A800A8A8A8 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [5]),
    .O(N613)
  );
  LUT6 #(
    .INIT ( 64'hFEEE0FFF0EEE0FFF ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [5]),
    .O(N614)
  );
  LUT6 #(
    .INIT ( 64'hFFFF11150000EEEA ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out132  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_7485 )
  );
  LUT6 #(
    .INIT ( 64'hF8F0C80038F00800 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out101_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [4]),
    .O(N617)
  );
  LUT6 #(
    .INIT ( 64'hFBFFD95573FF5155 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out101_SW2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [4]),
    .O(N618)
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o101  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [3]),
    .O(\s1/i8088/tcore/exec/alu/arl [3])
  );
  LUT6 #(
    .INIT ( 64'hAAA8A8A800A8A8A8 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out82  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_7470 )
  );
  LUT6 #(
    .INIT ( 64'hFF80C0803F800080 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out11 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [0]),
    .O(\s1/i8088/tcore/exec/alu/arl [0])
  );
  LUT6 #(
    .INIT ( 64'h33553C5A00000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out814  (
    .I0(N941),
    .I1(N942),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out813_7296 )
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<3>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6])
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out43  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out42_7345 )
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out33  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out32_7367 )
  );
  LUT6 #(
    .INIT ( 64'h3F3F3F2A2A2A2A2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out87  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7D5A280 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo1311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 )
  );
  LUT6 #(
    .INIT ( 64'hEEDDEED7EE77EF7F ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o111_SW0  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(N1141)
  );
  LUT6 #(
    .INIT ( 64'hFF77FF7DFFDDFED5 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o111_SW1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(N1142)
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh13721  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1372 )
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out85  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out84_7289 )
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out66  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out65_7324 )
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out25  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out24_7390 )
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out15  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out15_7408 )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 )
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out75  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out74_7305 )
  );
  LUT5 #(
    .INIT ( 32'hB3333333 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out105  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104_7479 )
  );
  LUT6 #(
    .INIT ( 64'h022057D502805555 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out11  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out1 )
  );
  LUT5 #(
    .INIT ( 32'hB313A000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out56  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out55_7336 )
  );
  LUT5 #(
    .INIT ( 32'hAAB8AAAA ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out152  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151_7472 )
  );
  LUT5 #(
    .INIT ( 32'hDC50ECA0 ))
  \s1/i8088/tcore/exec/alu/arlog/ci1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/ci )
  );
  LUT5 #(
    .INIT ( 32'hFBFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .O(N725)
  );
  LUT5 #(
    .INIT ( 32'h04000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41121_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[27] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .O(N715)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/rom_ir[35] ),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o )
  );
  LUT5 #(
    .INIT ( 32'hCE0ACC00 ))
  \s1/i8088/tcore/decode/opcode_deco/src<2>1  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>1_2310 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>3  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<2>2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000055555553 ))
  \s1/i8088/tcore/decode/opcode_deco/dm1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dm )
  );
  LUT5 #(
    .INIT ( 32'h08082008 ))
  \s1/i8088/tcore/decode/opcode_deco/_n08081  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0808 )
  );
  LUT6 #(
    .INIT ( 64'h00FF33330F0F5555 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh311_SW0  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N1166)
  );
  LUT4 #(
    .INIT ( 16'hE0F1 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh311  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I3(N1166),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh311_5713 )
  );
  LUT5 #(
    .INIT ( 32'hCC00C60A ))
  \s1/i8088/tcore/exec/alu/addsub/ci1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/ci )
  );
  LUT6 #(
    .INIT ( 64'hA000800020000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>21  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(\s1/i8088/tcore/addr_exec [8]),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 )
  );
  LUT6 #(
    .INIT ( 64'hA000800020000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(\s1/i8088/tcore/addr_exec [12]),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 )
  );
  LUT6 #(
    .INIT ( 64'hA000800020000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(\s1/i8088/tcore/addr_exec [13]),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 )
  );
  LUT6 #(
    .INIT ( 64'hA000800020000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(\s1/i8088/tcore/addr_exec [14]),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 )
  );
  LUT6 #(
    .INIT ( 64'hA000800020000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(\s1/i8088/tcore/addr_exec [15]),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 )
  );
  LUT6 #(
    .INIT ( 64'hAA88A0880A880088 ))
  \s1/i8088/tcore/Mmux_ir201  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[23] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(N1168),
    .I5(N1169),
    .O(\s1/i8088/tcore/ir[27] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDFDFFFFFDF5 ))
  \s1/i8088/tcore/Mmux_ir31_SW3  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/modrm [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/dst<2>2 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<2>3_7213 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst [2]),
    .O(N1173)
  );
  LUT6 #(
    .INIT ( 64'hF055CC00F055CCFF ))
  \s1/i8088/tcore/Mmux_ir31  (
    .I0(N1172),
    .I1(N1173),
    .I2(N1174),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N1171),
    .O(\s1/i8088/tcore/ir[4] )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags45_SW0  (
    .I0(\s1/i8088/tcore/addr_exec [8]),
    .I1(\s1/i8088/tcore/addr_exec [11]),
    .I2(\s1/i8088/tcore/addr_exec [10]),
    .O(N1176)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags46  (
    .I0(\s1/i8088/tcore/addr_exec [12]),
    .I1(\s1/i8088/tcore/addr_exec [13]),
    .I2(\s1/i8088/tcore/addr_exec [14]),
    .I3(\s1/i8088/tcore/addr_exec [15]),
    .I4(\s1/i8088/tcore/addr_exec [9]),
    .I5(N1176),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags45 )
  );
  LUT6 #(
    .INIT ( 64'hAA2A000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 )
  );
  LUT6 #(
    .INIT ( 64'hAA2A000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 )
  );
  LUT6 #(
    .INIT ( 64'hF7FF000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>31  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/exec/omemalu[0] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 )
  );
  LUT6 #(
    .INIT ( 64'h5555AA9A5565AAAA ))
  \s1/i8088/Madd_calculated_addr_lut<4>  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/pc [4]),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(\s1/i8088/Madd_calculated_addr_lut [4])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o151  (
    .I0(\s1/i8088/tcore/pc [4]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [4]),
    .O(\s1/i8088/cpu_adr_o [4])
  );
  LUT6 #(
    .INIT ( 64'hAA2A000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>21  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 )
  );
  LUT6 #(
    .INIT ( 64'hAA2A000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 )
  );
  LUT6 #(
    .INIT ( 64'h6666636666666C66 ))
  \s1/i8088/Madd_calculated_addr_lut<3>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(\s1/i8088/Madd_calculated_addr_lut [3])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o141  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [3]),
    .O(\s1/i8088/cpu_adr_o [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFCC7F7F7F4C ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out88_7292 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out87_7291 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out814_7297 ),
    .O(N1153)
  );
  LUT5 #(
    .INIT ( 32'hFFF87770 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out9_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [3]),
    .O(N203)
  );
  LUT5 #(
    .INIT ( 32'h8008F77F ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9_SW4  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<2> ),
    .O(N1149)
  );
  LUT5 #(
    .INIT ( 32'h08807FF7 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9_SW5  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<2> ),
    .O(N1150)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11811  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1181 )
  );
  LUT6 #(
    .INIT ( 64'h0400FBFFFBFF0400 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<0>  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<2>  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<3>  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<4>  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<5>  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<6>  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6])
  );
  LUT6 #(
    .INIT ( 64'hECA0135F5F5FA0A0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<8>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .I5(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8])
  );
  LUT6 #(
    .INIT ( 64'hECA0135F5F5FA0A0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<9>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [9]),
    .I5(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9])
  );
  LUT6 #(
    .INIT ( 64'hECA0135F5F5FA0A0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<10>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10])
  );
  LUT5 #(
    .INIT ( 32'hB2FAFFFF ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out114_SW0  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .O(N1157)
  );
  LUT6 #(
    .INIT ( 64'hECA0135F5F5FA0A0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<11>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [11]),
    .I5(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11])
  );
  LUT6 #(
    .INIT ( 64'hECA0135F5F5FA0A0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<12>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12])
  );
  LUT6 #(
    .INIT ( 64'hECA0135F5F5FA0A0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<13>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .I5(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13])
  );
  LUT6 #(
    .INIT ( 64'hECA0135F5F5FA0A0 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<14>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .I5(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out103_7478 )
  );
  LUT6 #(
    .INIT ( 64'hAA80AA0080800000 ))
  \s1/i8088/tcore/Mmux_ir211  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [2]),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I5(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .O(\s1/i8088/tcore/ir[28] )
  );
  LUT6 #(
    .INIT ( 64'h0400FBFFFBFF0400 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<1>  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h0400FBFFFBFF0400 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<7>  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7])
  );
  LUT6 #(
    .INIT ( 64'hCAFFCA00FFFF0000 ))
  \s1/i8088/tcore/Mmux_ir201_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/rom_ir[18] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I5(\s1/i8088/tcore/rom_ir[24] ),
    .O(N1168)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00CACAFF00 ))
  \s1/i8088/tcore/Mmux_ir201_SW1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I5(\s1/i8088/tcore/rom_ir[24] ),
    .O(N1169)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s1/i8088/tcore/Mmux_ir31_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[4] ),
    .O(N1171)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir31_SW4  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [2]),
    .O(N1174)
  );
  LUT6 #(
    .INIT ( 64'h0F0F333300FF5555 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7211_SW0  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N1178)
  );
  LUT4 #(
    .INIT ( 16'hA8AB ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7211  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I3(N1178),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh721 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5F7F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b14_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N169),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .O(N1180)
  );
  LUT5 #(
    .INIT ( 32'hD5D5D5F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b14_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N169),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .O(N1181)
  );
  LUT6 #(
    .INIT ( 64'hEEE11E11444BB4BB ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I3(N1180),
    .I4(N1181),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7])
  );
  LUT5 #(
    .INIT ( 32'hF7D5F7F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b15_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N171),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ),
    .O(N1183)
  );
  LUT5 #(
    .INIT ( 32'hD5D5D5F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b15_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N171),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ),
    .O(N1184)
  );
  LUT6 #(
    .INIT ( 64'hEEE11E11444BB4BB ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I3(N1183),
    .I4(N1184),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8])
  );
  LUT5 #(
    .INIT ( 32'hF7D5F7F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b16_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N173),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ),
    .O(N1186)
  );
  LUT5 #(
    .INIT ( 32'hD5D5D5F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b16_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N173),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ),
    .O(N1187)
  );
  LUT6 #(
    .INIT ( 64'hEEE11E11444BB4BB ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I3(N1186),
    .I4(N1187),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9])
  );
  LUT5 #(
    .INIT ( 32'hF7D5F7F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b2_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N157),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ),
    .O(N1189)
  );
  LUT5 #(
    .INIT ( 32'hD5D5D5F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b2_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N157),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ),
    .O(N1190)
  );
  LUT6 #(
    .INIT ( 64'hEEE11E11444BB4BB ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I3(N1189),
    .I4(N1190),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10])
  );
  LUT5 #(
    .INIT ( 32'hF7D5F7F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b3_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N159),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ),
    .O(N1192)
  );
  LUT5 #(
    .INIT ( 32'hD5D5D5F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b3_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N159),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ),
    .O(N1193)
  );
  LUT6 #(
    .INIT ( 64'hEEE11E11444BB4BB ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I3(N1192),
    .I4(N1193),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11])
  );
  LUT5 #(
    .INIT ( 32'hF7D5F7F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b4_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N161),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ),
    .O(N1195)
  );
  LUT5 #(
    .INIT ( 32'hD5D5D5F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b4_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N161),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ),
    .O(N1196)
  );
  LUT6 #(
    .INIT ( 64'hEEE11E11444BB4BB ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I3(N1195),
    .I4(N1196),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12])
  );
  LUT5 #(
    .INIT ( 32'hF7D5F7F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b5_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N163),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ),
    .O(N1198)
  );
  LUT5 #(
    .INIT ( 32'hD5D5D5F7 ))
  \s1/i8088/tcore/exec/Mmux_bus_b5_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N163),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ),
    .O(N1199)
  );
  LUT6 #(
    .INIT ( 64'hEEE11E11444BB4BB ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I3(N1198),
    .I4(N1199),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13])
  );
  LUT5 #(
    .INIT ( 32'hFFEF0000 ))
  \s1/i8088/tcore/exec/Mmux_omemalu141  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/omemalu[7] )
  );
  MUXF7   \s1/i8088/tcore/decode/n0099<0>11_SW1  (
    .I0(N1201),
    .I1(N1202),
    .S(\s1/i8088/tcore/decode/n0099<0>10_7152 ),
    .O(N856)
  );
  LUT6 #(
    .INIT ( 64'hE4E4E4E4E4E4E4F0 ))
  \s1/i8088/tcore/decode/n0099<0>11_SW1_F  (
    .I0(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I1(N495),
    .I2(N494),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ),
    .I4(N360),
    .I5(\s1/i8088/tcore/decode/n0099<0>7_7151 ),
    .O(N1201)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Sh11121  (
    .I0(N1203),
    .I1(N1204),
    .S(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1112 )
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11121_F  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(N1203)
  );
  LUT5 #(
    .INIT ( 32'hFFD800D8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11121_G  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(N514),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(N1204)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Sh12611  (
    .I0(N1205),
    .I1(N1206),
    .S(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1261 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh12611_F  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .O(N1205)
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh12611_G  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .O(N1206)
  );
  MUXF7   \s1/i8088/tcore/decode/n0099<2>16_SW0_SW0  (
    .I0(N1207),
    .I1(N1208),
    .S(\s1/i8088/tcore/decode/n0099<2>14_7164 ),
    .O(N1028)
  );
  LUT6 #(
    .INIT ( 64'h99AA99A999AA99AA ))
  \s1/i8088/tcore/decode/n0099<2>16_SW0_SW0_F  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I3(\s1/i8088/tcore/decode/n0099<0>1_7149 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(\s1/i8088/tcore/decode/n0099<2>11_7161 ),
    .O(N1207)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41241_SW0_SW0  (
    .I0(pwr_good),
    .I1(N1210),
    .S(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .O(N1035)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFBFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41241_SW0_SW0_G  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[27] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .O(N1210)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW1  (
    .I0(N1211),
    .I1(N1212),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 ),
    .O(N1054)
  );
  LUT6 #(
    .INIT ( 64'hFF15FFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW1_F  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(N120),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N1211)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15FF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW1_G  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(N120),
    .O(N1212)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW3  (
    .I0(N1213),
    .I1(N1214),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 ),
    .O(N1063)
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW3_F  (
    .I0(N468),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11 ),
    .I2(\s1/i8088/tcore/fetch/prefix ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I4(N709),
    .I5(N469),
    .O(N1213)
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW3_G  (
    .I0(N468),
    .I1(N709),
    .I2(\s1/i8088/tcore/fetch/prefix ),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11 ),
    .I4(N469),
    .O(N1214)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW5  (
    .I0(N1215),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_7109 ),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 ),
    .O(N1066)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000400 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW5_F  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_7110 ),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state34_7111 ),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_7109 ),
    .O(N1215)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy<1>11  (
    .I0(N1217),
    .I1(N1218),
    .S(\s1/i8088/tcore/rom_ir[33] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy[1] )
  );
  LUT6 #(
    .INIT ( 64'h55FFFFFF51F1FBFB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy<1>11_F  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .O(N1217)
  );
  LUT6 #(
    .INIT ( 64'h5FFF5FFF5FFF11BB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy<1>11_G  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .O(N1218)
  );
  MUXF7   \s1/i8088/tcore/decode/Mmux_n009984_SW0_SW1  (
    .I0(N1219),
    .I1(N1220),
    .S(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .O(N1095)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/Mmux_n009984_SW0_SW1_F  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .O(N1219)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \s1/i8088/tcore/decode/Mmux_n009984_SW0_SW1_G  (
    .I0(\s1/i8088/tcore/decode/dive_2251 ),
    .I1(\s1/i8088/tcore/decode/tfle_2250 ),
    .I2(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .O(N1220)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out422_SW1  (
    .I0(N1221),
    .I1(N1222),
    .S(\s1/i8088/tcore/exec/alu/m0/Mmux_out412_7354 ),
    .O(N1102)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFBFFAAAAFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out422_SW1_F  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out47_7349 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .O(N1221)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out320_SW1  (
    .I0(N1223),
    .I1(N1224),
    .S(\s1/i8088/tcore/exec/alu/m0/Mmux_out310_7374 ),
    .O(N1105)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFBFFAAAAFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out320_SW1_F  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out37_7371 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .O(N1223)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW7  (
    .I0(N1225),
    .I1(N1226),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 ),
    .O(N1112)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW7_F  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(N922),
    .I3(N120),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s2/rdy_wait_38 ),
    .O(N1225)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW7_G  (
    .I0(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I1(N922),
    .I2(N120),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s2/rdy_wait_38 ),
    .O(N1226)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW9  (
    .I0(N1227),
    .I1(N1228),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_7696 ),
    .O(N1115)
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFEFFFEFEFE ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW9_F  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 ),
    .I4(N709),
    .I5(\s1/i8088/tcore/fetch/sovr_pr ),
    .O(N1227)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero113_SW9_G  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(N709),
    .I3(\s1/i8088/tcore/fetch/sovr_pr ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(N1228)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags17  (
    .I0(N1229),
    .I1(N1230),
    .S(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/exec/oflags [0])
  );
  LUT5 #(
    .INIT ( 32'hFFA8FF20 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags17_F  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags14_7424 ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags12_7422 ),
    .I4(\s1/i8088/tcore/exec/alu/cf_rot ),
    .O(N1229)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags17_G  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/cf_mul ),
    .I3(\s1/i8088/tcore/exec/alu/oth[0] ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags12_7422 ),
    .O(N1230)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out124  (
    .I0(N1231),
    .I1(N1232),
    .S(\s1/i8088/tcore/ir[24] ),
    .O(\s1/i8088/tcore/addr_exec [10])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out124_F  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [10]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out1 ),
    .I5(\s1/i8088/tcore/exec/alu/add [10]),
    .O(N1231)
  );
  LUT6 #(
    .INIT ( 64'hFDECFDA8F5E4F5A0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out124_G  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out14_7407 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out110_7412 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out122_7419 ),
    .I5(\s1/i8088/tcore/exec/alu/oth[10] ),
    .O(N1232)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out224  (
    .I0(N1233),
    .I1(N1234),
    .S(\s1/i8088/tcore/ir[24] ),
    .O(\s1/i8088/tcore/addr_exec [11])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out224_F  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [11]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out2 ),
    .I5(\s1/i8088/tcore/exec/alu/add [11]),
    .O(N1233)
  );
  LUT6 #(
    .INIT ( 64'hFDECFDA8F5E4F5A0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out224_G  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out23_7389 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out29_7394 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 ),
    .I5(\s1/i8088/tcore/exec/alu/oth[11] ),
    .O(N1234)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_45  (
    .I0(N1235),
    .I1(N1236),
    .S(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_45_2457 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAA57025500 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_45_F  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/a [5]),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 ),
    .O(N1235)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_2_f7  (
    .I0(N1237),
    .I1(N1238),
    .S(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/oth[10] )
  );
  LUT6 #(
    .INIT ( 64'hF7D5E6C4B391A280 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_2_f7_F  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [10]),
    .I3(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [10]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [10]),
    .O(N1237)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags23  (
    .I0(N1239),
    .I1(N1240),
    .S(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_2452 ),
    .O(\s1/i8088/tcore/exec/oflags [1])
  );
  LUT5 #(
    .INIT ( 32'hB88B8BB8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags23_F  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [1]),
    .I1(\s1/i8088/tcore/exec/alu/flags_unchanged_2547 ),
    .I2(\s1/i8088/tcore/addr_exec [6]),
    .I3(\s1/i8088/tcore/addr_exec [7]),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags2 ),
    .O(N1239)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF888888A8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags23_G  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_7470 ),
    .I2(\s1/i8088/tcore/exec/alu/othop/deff2 [2]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 ),
    .O(N1240)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_0  (
    .I0(N1241),
    .I1(N1242),
    .S(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/addr_exec [1])
  );
  LUT6 #(
    .INIT ( 64'h32761054BAFE98DC ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_0_F  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/cnv[1] ),
    .I5(N865),
    .O(N1241)
  );
  LUT6 #(
    .INIT ( 64'hFDECB9A875643120 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_0_G  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [1]),
    .I3(\s1/i8088/tcore/exec/alu/add [1]),
    .I4(\s1/i8088/tcore/exec/alu/arl [1]),
    .I5(\s1/i8088/tcore/exec/alu/oth[1] ),
    .O(N1242)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_1  (
    .I0(N1243),
    .I1(N1244),
    .S(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/addr_exec [2])
  );
  LUT6 #(
    .INIT ( 64'h32761054BAFE98DC ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_1_F  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/cnv[2] ),
    .I5(N863),
    .O(N1243)
  );
  LUT6 #(
    .INIT ( 64'hFDECB9A875643120 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_1_G  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [2]),
    .I3(\s1/i8088/tcore/exec/alu/add [2]),
    .I4(\s1/i8088/tcore/exec/alu/arl [2]),
    .I5(\s1/i8088/tcore/exec/alu/oth[2] ),
    .O(N1244)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_2  (
    .I0(N1245),
    .I1(N1246),
    .S(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/addr_exec [3])
  );
  LUT6 #(
    .INIT ( 64'h32761054BAFE98DC ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_2_F  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/cnv[3] ),
    .I5(N688),
    .O(N1245)
  );
  LUT6 #(
    .INIT ( 64'hFDECB9A875643120 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_2_G  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [3]),
    .I3(\s1/i8088/tcore/exec/alu/add [3]),
    .I4(\s1/i8088/tcore/exec/alu/arl [3]),
    .I5(\s1/i8088/tcore/exec/alu/oth[3] ),
    .O(N1246)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_6  (
    .I0(N1247),
    .I1(N1248),
    .S(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[12] ),
    .I5(\s1/i8088/tcore/ir[10] ),
    .O(N1247)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[12] ),
    .I5(\s1/i8088/tcore/ir[10] ),
    .O(N1248)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_6  (
    .I0(N1249),
    .I1(N1250),
    .S(\s1/i8088/tcore/ir[11] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[12] ),
    .I5(\s1/i8088/tcore/ir[10] ),
    .O(N1249)
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[12] ),
    .I5(\s1/i8088/tcore/ir[10] ),
    .O(N1250)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags910  (
    .I0(N1251),
    .I1(N1252),
    .S(\s1/i8088/tcore/exec/alu_word ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags99 )
  );
  LUT5 #(
    .INIT ( 32'hF0F7F7F0 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags910_F  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags97_7273 ),
    .I3(\s1/i8088/tcore/exec/alu/rot[6] ),
    .I4(\s1/i8088/tcore/exec/alu/rot[7] ),
    .O(N1251)
  );
  LUT5 #(
    .INIT ( 32'hF0F7F7F0 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags910_G  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags97_7273 ),
    .I3(\s1/i8088/tcore/exec/alu/rot[15] ),
    .I4(\s1/i8088/tcore/exec/alu/rot[14] ),
    .O(N1252)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/muldiv/exc213  (
    .I0(N1253),
    .I1(N1254),
    .S(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc213_7448 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc213_F  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> ),
    .O(N1253)
  );
  LUT6 #(
    .INIT ( 64'h0C2E1D3F00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc213_G  (
    .I0(\s1/i8088/tcore/ir[13] ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_5885 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/ir[26] ),
    .O(N1254)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Sh671  (
    .I0(N1255),
    .I1(N1256),
    .S(\s1/i8088/tcore/rom_ir[33] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh67 )
  );
  LUT6 #(
    .INIT ( 64'h000000A800000020 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh671_F  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(N1255)
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh671_G  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(N1256)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6  (
    .I0(N1257),
    .I1(N1258),
    .S(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[4] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(N1257)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[4] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(N1258)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6  (
    .I0(N1259),
    .I1(N1260),
    .S(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[4] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(N1259)
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[4] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(N1260)
  );
  LUT4 #(
    .INIT ( 16'h3666 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_6746 )
  );
  LUT5 #(
    .INIT ( 32'h55969696 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4  (
    .I0(\s1/i8088/tcore/ir[6] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I4(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_6743 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22A20080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh851_5702 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_7593 ),
    .O(N1261)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEA44444440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_7590 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_7592 ),
    .I4(N1261),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_7594 )
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o ),
    .O(N1263)
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I1(N1263),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_7597 )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/ir[6] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_6747 )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [1]),
    .I3(\s1/i8088/tcore/ir[6] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_6744 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEECA22AA22CA ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_2_f7_G  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [10]),
    .O(N1238)
  );
  LUT6 #(
    .INIT ( 64'h0000010010101110 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_7589 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I5(N1265),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_7590 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_7587 )
  );
  LUT6 #(
    .INIT ( 64'hAAA8FFFFFFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir232_SW2  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [0]),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/modrm [2]),
    .O(N672)
  );
  LUT6 #(
    .INIT ( 64'h00474700B80000B8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags92  (
    .I0(\s1/i8088/tcore/exec/alu/add [15]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/add [7]),
    .I3(\s1/i8088/tcore/exec/alu/addsub/ys ),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/addsub/xs ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags91_7267 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .O(N1267)
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121  (
    .I0(N1267),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_7598 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/div_exc5_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .O(N1271)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFFFFFF7FEAEA ))
  \s1/i8088/tcore/exec/alu/div_exc5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/div_exc2 ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10]),
    .I5(N1271),
    .O(\s1/i8088/tcore/exec/alu/div_exc4 )
  );
  LUT5 #(
    .INIT ( 32'hF7FFFFFF ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o14_SW0  (
    .I0(\s4/i8237/curr_addr [4]),
    .I1(\s4/i8237/curr_addr [5]),
    .I2(\s4/i8237/mode [3]),
    .I3(\s4/i8237/curr_addr [6]),
    .I4(\s4/i8237/curr_addr [7]),
    .O(N1273)
  );
  LUT6 #(
    .INIT ( 64'h0101810100008000 ))
  \s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o14  (
    .I0(\s4/i8237/curr_addr [0]),
    .I1(\s4/i8237/curr_addr [1]),
    .I2(\s4/i8237/curr_addr [2]),
    .I3(\s4/i8237/curr_addr [3]),
    .I4(N1273),
    .I5(\s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o11 ),
    .O(\s4/i8237/Mmux_state[2]_GND_144_o_MUX_3278_o13 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_SW0  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132_7605 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131_7604 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130_7603 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_7602 ),
    .O(N1275)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA822222220 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_7596 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_7597 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_7598 ),
    .I5(N1275),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo134 )
  );
  LUT5 #(
    .INIT ( 32'hCD11CD01 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state13_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/need_imm ),
    .O(N469)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o12_SW0  (
    .I0(\s8/i8253/vcs/C0/CNTREG/OUTEN_1445 ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .O(N1279)
  );
  LUT6 #(
    .INIT ( 64'h0004000400041004 ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o12  (
    .I0(N1279),
    .I1(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C0/CNTREG/LOAD_1444 ),
    .I5(\s8/i8253/vcs/C0/OUTCTRL/RELOAD_1469 ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o12_SW0  (
    .I0(\s8/i8253/vcs/C1/CNTREG/OUTEN_1176 ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .O(N1281)
  );
  LUT6 #(
    .INIT ( 64'h0004000400041004 ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o12  (
    .I0(N1281),
    .I1(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C1/CNTREG/LOAD_1175 ),
    .I5(\s8/i8253/vcs/C1/OUTCTRL/RELOAD_1200 ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 )
  );
  LUT6 #(
    .INIT ( 64'h0004000400041004 ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o12  (
    .I0(N1283),
    .I1(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C2/CNTREG/LOAD_1018 ),
    .I5(\s8/i8253/vcs/C2/OUTCTRL/RELOAD_1043 ),
    .O(\s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls0/Mmux_y41  (
    .I0(a[5]),
    .I1(a[8]),
    .I2(\s2/aen_brd_40 ),
    .I3(a[7]),
    .I4(a[6]),
    .I5(a[9]),
    .O(ppi_cs_n)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls0/Mmux_y31  (
    .I0(a[6]),
    .I1(a[5]),
    .I2(\s2/aen_brd_40 ),
    .I3(a[7]),
    .I4(a[8]),
    .I5(a[9]),
    .O(tc_cs_n)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s3/ls0/Mmux_y11  (
    .I0(\s2/aen_brd_40 ),
    .I1(a[5]),
    .I2(a[6]),
    .I3(a[7]),
    .I4(a[8]),
    .I5(a[9]),
    .O(dma_cs_n)
  );
  LUT4 #(
    .INIT ( 16'hEA80 ))
  \s0/vgamod/Madd_vga_addr_cy<5>11  (
    .I0(\s0/vgamod/ver_addr [1]),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [0]),
    .I3(\s0/vgamod/hor_addr [5]),
    .O(\s0/vgamod/Madd_vga_addr_cy[5] )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_SW1  (
    .I0(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I1(\s9/keyboard/keyinmod/newdata_6862 ),
    .O(N1285)
  );
  LUT6 #(
    .INIT ( 64'h4404551544044415 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1  (
    .I0(\s2/rdy_wait_38 ),
    .I1(\s9/keyboard/state_FSM_FFd3_6829 ),
    .I2(\s9/i8255/pb_7_112 ),
    .I3(\s9/keyboard/state_FSM_FFd2_6828 ),
    .I4(N1285),
    .I5(\s9/keyboard/state_FSM_FFd1_6827 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<0>1_6811 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_3118 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_4726 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_3186 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_4758 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_3253 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_4789 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_3350 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_4819 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_3415 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_4876 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_3479 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_4903 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_3541 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_4848 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_3602 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_4929 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_3665 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_4954 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_3725 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_5001 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_3784 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_5023 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_3841 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_4978 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_3897 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_5044 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_3955 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_5064 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_4010 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_5083 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_4122 )
  );
  LUT5 #(
    .INIT ( 32'h4662462A ))
  \s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_xor<5>11  (
    .I0(\s0/vgamod/row1_addr [3]),
    .I1(\s0/vgamod/row1_addr [2]),
    .I2(\s0/vgamod/row1_addr [1]),
    .I3(\s0/vgamod/row1_addr [4]),
    .I4(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h38387870 ))
  \s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_xor<6>11  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [4]),
    .I3(\s0/vgamod/row1_addr [0]),
    .I4(\s0/vgamod/row1_addr [1]),
    .O(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hBD42956A ))
  \s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_xor<4>11  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [1]),
    .I3(\s0/vgamod/row1_addr [4]),
    .I4(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hEBBEBEBE41141414 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT71  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [1]),
    .I2(\s0/vgamod/hor_addr [5]),
    .I3(\s0/vgamod/ver_addr [0]),
    .I4(\s0/vgamod/hor_addr [4]),
    .I5(\s0/vgamod/buff0_addr [5]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hEBBEBEBE41141414 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT71  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [1]),
    .I2(\s0/vgamod/hor_addr [5]),
    .I3(\s0/vgamod/ver_addr [0]),
    .I4(\s0/vgamod/hor_addr [4]),
    .I5(\s0/vgamod/attr0_addr [5]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h9666 ))
  \s0/vgamod/Madd_GND_301_o_row1_addr[4]_add_110_OUT_xor<3>11  (
    .I0(\s0/vgamod/row1_addr [1]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [2]),
    .I3(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_301_o_row1_addr[4]_add_110_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \s1/i8088/tcore/Mmux_ir33_SW0  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/modrm [1]),
    .I2(\s1/i8088/tcore/modrm [2]),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'hAABAAAAAAAAAAAAA ))
  \s1/i8088/tcore/decode/opcode_deco/dst<1>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/dst [3])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA2 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_7694 ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[15] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_7695 )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<16>2  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [0]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [16])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<17>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [1]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [17])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<18>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [2]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [18])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<19>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [3]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [19])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<20>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [4]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [20])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<21>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [5]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [21])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<22>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [6]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [22])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<23>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [7]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [23])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<24>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [8]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [24])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<25>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [9]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [25])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<26>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [10]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [26])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<27>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [11]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [27])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<28>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [12]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [28])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<29>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [13]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [29])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<30>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [14]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [30])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<8>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [8])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<9>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [9])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<10>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [10])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<11>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [11])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<12>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [12])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<13>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [13])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<14>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [14])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<15>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N514),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [15])
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<31>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [15]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [31])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<8>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<9>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<1>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<10>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<2>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<11>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<12>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<4>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<13>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<5>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<14>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<6>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6])
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<7>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<1>1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/imm_f [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<2>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<3>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<4>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<5>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b122_7249 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_7250 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<6>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6])
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<32>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/cpu_dat_o [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi [32])
  );
  LUT6 #(
    .INIT ( 64'h5555555510101000 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags31  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/regfile/flags [2]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags3 )
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<15>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [15])
  );
  LUT6 #(
    .INIT ( 64'hABEFFFFF0145FFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<7>1  (
    .I0(\s1/i8088/tcore/rom_ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N169),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7])
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \s1/i8088/tcore/Mmux_ir2111  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [2]),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .O(\s1/i8088/tcore/Mmux_ir211_7939 )
  );
  LUT6 #(
    .INIT ( 64'hF8888888FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir1911  (
    .I0(\s1/i8088/tcore/micro_data/Mmux_f11_6752 ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I2(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I3(\s1/i8088/tcore/fdec [0]),
    .I4(\s1/i8088/tcore/rom_ir[25] ),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/Mmux_ir191_7940 )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s1/i8088/Mmux_n004511  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[19] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/n0045 [0])
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F004000440 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state13_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/need_imm ),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/need_off ),
    .I5(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(N468)
  );
  LUT5 #(
    .INIT ( 32'h0800AAEA ))
  \s8/i8253/vcs/C1/OUTCTRL/_n0106_inv2  (
    .I0(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/_n0106_inv2_6922 )
  );
  LUT5 #(
    .INIT ( 32'h0800AAEA ))
  \s8/i8253/vcs/C0/OUTCTRL/_n0106_inv2  (
    .I0(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/_n0106_inv2_6924 )
  );
  LUT5 #(
    .INIT ( 32'h0800AAEA ))
  \s8/i8253/vcs/C2/OUTCTRL/_n0106_inv2  (
    .I0(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I1(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/_n0106_inv2_7029 )
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \d<0>LogicTrst11  (
    .I0(\s0/vgamod/ior_io_range_AND_896_o ),
    .I1(\s1/u8/ab_inv ),
    .I2(\s6/ls2450/ba_inv ),
    .I3(\s5/ls2450/ba_inv ),
    .I4(\s0/vgamod/mem_range ),
    .I5(memr_n),
    .O(\d<0>LogicTrst1_1853 )
  );
  LUT5 #(
    .INIT ( 32'hEAFFFFFF ))
  \s3/ls3/Mmux_y81  (
    .I0(ram_addr_sel_n),
    .I1(xmemr_n),
    .I2(xmemw_n),
    .I3(a[17]),
    .I4(a[16]),
    .O(ras_n[3])
  );
  LUT5 #(
    .INIT ( 32'hFFFBFBFB ))
  \s3/ls3/Mmux_y71  (
    .I0(ram_addr_sel_n),
    .I1(a[17]),
    .I2(a[16]),
    .I3(xmemr_n),
    .I4(xmemw_n),
    .O(ras_n[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFBFBFB ))
  \s3/ls3/Mmux_y61  (
    .I0(ram_addr_sel_n),
    .I1(a[16]),
    .I2(a[17]),
    .I3(xmemr_n),
    .I4(xmemw_n),
    .O(ras_n[1])
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \s3/ls3/Mmux_y51  (
    .I0(ram_addr_sel_n),
    .I1(a[16]),
    .I2(a[17]),
    .I3(xmemw_n),
    .I4(xmemr_n),
    .O(ras_n[0])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAAE ))
  \xd<0>LogicTrst1_SW0  (
    .I0(\s4/i8237/reset_clk_DFF_1929_1776 ),
    .I1(xiow_n),
    .I2(\xa[0] ),
    .I3(xior_n),
    .I4(ppi_cs_n),
    .O(N4)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s3/ls2/Mmux_y41  (
    .I0(a[17]),
    .I1(\s3/td0/td25/q_6807 ),
    .I2(a[18]),
    .I3(a[19]),
    .I4(\s4/i8237/dack [0]),
    .I5(a[16]),
    .O(cas_n[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls2/Mmux_y31  (
    .I0(\s4/i8237/dack [0]),
    .I1(\s3/td0/td25/q_6807 ),
    .I2(a[18]),
    .I3(a[19]),
    .I4(a[17]),
    .I5(a[16]),
    .O(cas_n[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls2/Mmux_y21  (
    .I0(\s4/i8237/dack [0]),
    .I1(\s3/td0/td25/q_6807 ),
    .I2(a[18]),
    .I3(a[19]),
    .I4(a[16]),
    .I5(a[17]),
    .O(cas_n[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls2/Mmux_y11  (
    .I0(\s4/i8237/dack [0]),
    .I1(a[17]),
    .I2(a[18]),
    .I3(\s3/td0/td25/q_6807 ),
    .I4(a[19]),
    .I5(a[16]),
    .O(cas_n[0])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A17  (
    .I0(\s4/i8237/curr_addr [0]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [0]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A81  (
    .I0(\s4/i8237/curr_addr [1]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [1]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<1> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A91  (
    .I0(\s4/i8237/curr_addr [2]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [2]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A101  (
    .I0(\s4/i8237/curr_addr [3]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [3]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A111  (
    .I0(\s4/i8237/curr_addr [4]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [4]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<4> )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco_SW2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .O(N922)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A121  (
    .I0(\s4/i8237/curr_addr [5]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [5]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A131  (
    .I0(\s4/i8237/curr_addr [6]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [6]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A141  (
    .I0(\s4/i8237/curr_addr [7]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [7]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<7> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A151  (
    .I0(\s4/i8237/curr_addr [8]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [8]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<8> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A161  (
    .I0(\s4/i8237/curr_addr [9]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [9]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<9> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A21  (
    .I0(\s4/i8237/curr_addr [10]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [10]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<10> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A31  (
    .I0(\s4/i8237/curr_addr [11]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [11]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<11> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A41  (
    .I0(\s4/i8237/curr_addr [12]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [12]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<12> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A51  (
    .I0(\s4/i8237/curr_addr [13]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [13]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<13> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_A61  (
    .I0(\s4/i8237/curr_addr [14]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [14]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_A<14> )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_MODE[3]_OUT_Mux_9_o1_SW0  (
    .I0(\s8/i8253/vcs/C1/CNTREG/LOAD_1175 ),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/OUT_118 ),
    .I2(\s8/i8253/vcs/C1/OUTCTRL/RELOAD_1200 ),
    .O(N10)
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_MODE[3]_OUT_Mux_9_o1_SW0  (
    .I0(\s8/i8253/vcs/C0/CNTREG/LOAD_1444 ),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/OUT_99 ),
    .I2(\s8/i8253/vcs/C0/OUTCTRL/RELOAD_1469 ),
    .O(N12)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s0/vgamod/wr_adr2  (
    .I0(\s0/vgamod/wr_adr1_1852 ),
    .I1(a[0]),
    .I2(a[3]),
    .I3(a[2]),
    .I4(a[1]),
    .I5(iow_n),
    .O(\s0/vgamod/wr_adr )
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr12  (
    .I0(\s0/vgamod/attr_addr [0]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[1]),
    .O(\s0/vgamod/new_attr_addr [0])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr21  (
    .I0(\s0/vgamod/attr_addr [10]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[11]),
    .O(\s0/vgamod/new_attr_addr [10])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr31  (
    .I0(\s0/vgamod/attr_addr [1]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[2]),
    .O(\s0/vgamod/new_attr_addr [1])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr41  (
    .I0(\s0/vgamod/attr_addr [2]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[3]),
    .O(\s0/vgamod/new_attr_addr [2])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr51  (
    .I0(\s0/vgamod/attr_addr [3]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[4]),
    .O(\s0/vgamod/new_attr_addr [3])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr61  (
    .I0(\s0/vgamod/attr_addr [4]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[5]),
    .O(\s0/vgamod/new_attr_addr [4])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr71  (
    .I0(\s0/vgamod/attr_addr [5]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[6]),
    .O(\s0/vgamod/new_attr_addr [5])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr81  (
    .I0(\s0/vgamod/attr_addr [6]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[7]),
    .O(\s0/vgamod/new_attr_addr [6])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr91  (
    .I0(\s0/vgamod/attr_addr [7]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[8]),
    .O(\s0/vgamod/new_attr_addr [7])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr101  (
    .I0(\s0/vgamod/attr_addr [8]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[9]),
    .O(\s0/vgamod/new_attr_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hAEEEAAAAA222AAAA ))
  \s0/vgamod/Mmux_new_attr_addr111  (
    .I0(\s0/vgamod/attr_addr [9]),
    .I1(a[0]),
    .I2(memr_n),
    .I3(memw_n),
    .I4(\s0/vgamod/mem_range ),
    .I5(a[10]),
    .O(\s0/vgamod/new_attr_addr [9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr12  (
    .I0(\s0/vgamod/buff_addr [0]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[1]),
    .O(\s0/vgamod/new_buff_addr [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr21  (
    .I0(\s0/vgamod/buff_addr [10]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[11]),
    .O(\s0/vgamod/new_buff_addr [10])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr31  (
    .I0(\s0/vgamod/buff_addr [1]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[2]),
    .O(\s0/vgamod/new_buff_addr [1])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr41  (
    .I0(\s0/vgamod/buff_addr [2]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[3]),
    .O(\s0/vgamod/new_buff_addr [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr51  (
    .I0(\s0/vgamod/buff_addr [3]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[4]),
    .O(\s0/vgamod/new_buff_addr [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr61  (
    .I0(\s0/vgamod/buff_addr [4]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[5]),
    .O(\s0/vgamod/new_buff_addr [4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr71  (
    .I0(\s0/vgamod/buff_addr [5]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[6]),
    .O(\s0/vgamod/new_buff_addr [5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr81  (
    .I0(\s0/vgamod/buff_addr [6]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[7]),
    .O(\s0/vgamod/new_buff_addr [6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr91  (
    .I0(\s0/vgamod/buff_addr [7]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[8]),
    .O(\s0/vgamod/new_buff_addr [7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr101  (
    .I0(\s0/vgamod/buff_addr [8]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[9]),
    .O(\s0/vgamod/new_buff_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAEAEAAA2A2A2 ))
  \s0/vgamod/Mmux_new_buff_addr111  (
    .I0(\s0/vgamod/buff_addr [9]),
    .I1(\s0/vgamod/mem_range ),
    .I2(a[0]),
    .I3(memr_n),
    .I4(memw_n),
    .I5(a[10]),
    .O(\s0/vgamod/new_buff_addr [9])
  );
  LUT6 #(
    .INIT ( 64'h8808880888089919 ))
  \s1/i8088/ctrl_fsm/ale<2>1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/fetch/state [1]),
    .O(s0_n)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_3180 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_3178 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_4696 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_3246 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_3176 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_4697 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_3244 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_4729 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_3311 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_3174 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_4698 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_3242 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_4730 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_3309 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_4761 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_3406 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_3172 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_4699 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_3240 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_4731 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_3307 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_4762 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_3404 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_4792 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_3469 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv1  (
    .I0(\s0/vgamod/blink_count [4]),
    .I1(\s0/vgamod/h_count [5]),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/h_count [7]),
    .I4(\s0/vgamod/h_count [8]),
    .I5(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>1 ),
    .O(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_3170 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_4700 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_3238 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_4732 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_3305 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_4763 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_3402 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_4793 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_3467 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_4822 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_3654 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_3168 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_4701 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_3236 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_4733 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_3303 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_4764 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_3400 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_4794 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_3465 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_4851 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_3529 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_4823 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_3652 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_3166 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_4702 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_3234 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_4734 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_3301 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_4765 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_3398 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_4795 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_3463 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_4852 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_3527 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_4879 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_3589 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_4824 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_3650 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_3164 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_4703 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_3232 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_4735 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_3299 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_4766 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_3396 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_4796 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_3461 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_4853 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_3525 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_4880 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_3587 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_4825 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_3648 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_4906 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_3711 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_3162 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_4704 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_3230 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_4736 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_3297 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_4767 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_3394 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_4797 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_3459 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_4854 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_3523 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_4881 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_3585 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_4826 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_3646 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_4907 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_3709 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_4932 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_3769 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_3160 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_4705 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_3228 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_4737 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_3295 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_4768 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_3392 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_4798 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_3457 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_4855 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_3521 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_4882 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_3583 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_4827 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_3644 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_4908 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_3707 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_4933 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_3767 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_4957 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_3939 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_3158 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_4706 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_3226 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_4738 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_3293 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_4769 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_3390 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_4799 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_3455 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_4856 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_3519 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_4883 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_3581 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_4828 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_3642 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_4909 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_3705 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_4934 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_3765 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_4981 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_3824 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_4958 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_3937 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_3156 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_4707 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_3224 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_4739 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_3291 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_4770 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_3388 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_4800 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_3453 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_4857 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_3517 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_4884 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_3579 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_4829 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_3640 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_4910 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_3703 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_4935 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_3763 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_4982 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_3822 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_5004 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_3879 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_4959 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_3935 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_3154 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_4708 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_3222 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_4740 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_3289 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_4771 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_3386 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_4801 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_3451 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_4858 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_3515 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_4885 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_3577 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_4830 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_3638 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_4911 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_3701 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_4936 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_3761 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_4983 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_3820 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_5005 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_3877 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_4960 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_3933 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_5026 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_3991 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_3152 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_4709 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_3220 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_4741 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_3287 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_4772 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_3384 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_4802 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_3449 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_4859 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_3513 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_4886 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_3575 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_4831 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_3636 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_4912 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_3699 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_4937 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_3759 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_4984 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_3818 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_5006 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_3875 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_4961 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_3931 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_5027 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_3989 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_5047 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_4044 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_5086 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_3150 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_4710 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_5102 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_3218 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_4742 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_5118 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_3285 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_4773 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_5134 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_3382 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_4803 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_5150 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_3447 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_4860 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_5182 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_3511 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_4887 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_5198 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_3573 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_4832 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_5166 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_3634 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_4913 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_5214 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_3697 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_4938 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_5230 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_3757 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_4985 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_5262 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_3816 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_5007 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_5278 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_3873 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_4962 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_5246 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_3929 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_5028 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_5294 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_3987 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_5048 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_5310 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_4042 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_5067 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_5326 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_4154 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_5087 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_3148 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_4711 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_5103 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_3216 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_4743 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_5119 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_3283 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_4774 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_5135 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_3380 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_4804 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_5151 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_3445 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_4861 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_5183 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_3509 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_4888 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_5199 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_3571 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_4833 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_5167 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_3632 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_4914 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_5215 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_3695 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_4939 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_5231 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_3755 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_4986 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_5263 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_3814 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_5008 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_5279 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_3871 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_4963 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_5247 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_3927 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_5029 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_5295 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_3985 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_5049 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_5311 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_4040 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_5068 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_5327 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_4152 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_5088 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_3146 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_4712 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_5104 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_3214 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_4744 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_5120 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_3281 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_4775 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_5136 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_3378 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_4805 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_5152 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_3443 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_4862 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_5184 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_3507 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_4889 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_5200 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_3569 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_4834 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_5168 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_3630 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_4915 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_5216 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_3693 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_4940 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_5232 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_3753 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_4987 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_5264 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_3812 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_5009 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_5280 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_3869 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_4964 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_5248 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_3925 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_5030 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_5296 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_3983 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_5050 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_5312 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_4038 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_5069 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_5328 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_4150 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_5089 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_3144 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_4713 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_5105 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_3212 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_4745 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_5121 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_3279 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_4776 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_5137 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_3376 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_4806 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_5153 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_3441 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_4863 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_5185 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_3505 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_4890 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_5201 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_3567 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_4835 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_5169 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_3628 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_4916 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_5217 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_3691 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_4941 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_5233 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_3751 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_4988 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_5265 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_3810 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_5010 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_5281 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_3867 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_4965 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_5249 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_3923 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_5031 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_5297 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_3981 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_5051 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_5313 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_4036 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_5070 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_5329 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_4148 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_5090 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_3142 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_4714 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_5106 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_3210 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_4746 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_5122 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_3277 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_4777 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_5138 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_3374 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_4807 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_5154 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_3439 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_4864 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_5186 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_3503 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_4891 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_5202 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_3565 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_4836 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_5170 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_3626 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_4917 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_5218 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_3689 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_4942 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_5234 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_3749 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_4989 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_5266 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_3808 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_5011 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_5282 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_3865 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_4966 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_5250 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_3921 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_5032 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_5298 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_3979 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_5052 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_5314 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_4034 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_5071 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_5330 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_4146 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_5091 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_3140 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_4715 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_5107 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_3208 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_4747 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_5123 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_3275 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_4778 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_5139 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_3372 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_4808 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_5155 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_3437 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_4865 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_5187 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_3501 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_4892 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_5203 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_3563 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_4837 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_5171 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_3624 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_4918 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_5219 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_3687 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_4943 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_5235 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_3747 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_4990 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_5267 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_3806 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_5012 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_5283 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_3863 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_4967 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_5251 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_3919 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_5033 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_5299 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_3977 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_5053 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_5315 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_4032 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_5072 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_5331 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_4144 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_5092 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_3138 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_4716 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_5108 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_3206 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_4748 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_5124 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_3273 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_4779 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_5140 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_3370 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_4809 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_5156 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_3435 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_4866 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_5188 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_3499 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_4893 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_5204 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_3561 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_4838 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_5172 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_3622 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_4919 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_5220 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_3685 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_4944 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_5236 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_3745 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_4991 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_5268 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_3804 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_5013 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_5284 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_3861 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_4968 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_5252 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_3917 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_5034 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_5300 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_3975 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_5054 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_5316 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_4030 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_5073 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_5332 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_4142 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_5093 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_3136 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_4717 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_5109 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_3204 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_4749 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_5125 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_3271 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_4780 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_5141 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_3368 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_4810 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_5157 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_3433 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_4867 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_5189 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_3497 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_4894 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_5205 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_3559 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_4839 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_5173 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_3620 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_4920 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_5221 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_3683 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_4945 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_5237 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_3743 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_4992 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_5269 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_3802 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_5014 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_5285 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_3859 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_4969 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_5253 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_3915 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_5035 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_5301 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_3973 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_5055 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_5317 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_4028 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_5074 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_5333 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_4140 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_5094 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_3134 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_4718 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_5110 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_3202 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_4750 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_5126 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_3269 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_4781 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_5142 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_3366 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_4811 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_5158 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_3431 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_4868 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_5190 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_3495 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_4895 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_5206 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_3557 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_4840 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_5174 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_3618 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_4921 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_5222 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_3681 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_4946 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_5238 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_3741 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_4993 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_5270 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_3800 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_5015 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_5286 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_3857 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_4970 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_5254 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_3913 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_5036 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_5302 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_3971 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_5056 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_5318 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_4026 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_5075 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_5334 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_4138 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_5095 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_3132 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_4719 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_5111 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_3200 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_4751 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_5127 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_3267 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_4782 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_5143 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_3364 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_4812 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_5159 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_3429 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_4869 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_5191 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_3493 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_4896 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_5207 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_3555 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_4841 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_5175 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_3616 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_4922 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_5223 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_3679 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_4947 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_5239 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_3739 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_4994 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_5271 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_3798 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_5016 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_5287 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_3855 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_4971 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_5255 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_3911 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_5037 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_5303 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_3969 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_5057 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_5319 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_4024 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_5076 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_5335 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_4136 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_5096 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_3130 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_4720 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_5112 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_3198 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_4752 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_5128 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_3265 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_4783 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_5144 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_3362 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_4813 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_5160 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_3427 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_4870 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_5192 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_3491 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_4897 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_5208 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_3553 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_4842 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_5176 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_3614 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_4923 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_5224 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_3677 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_4948 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_5240 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_3737 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_4995 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_5272 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_3796 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_5017 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_5288 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_3853 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_4972 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_5256 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_3909 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_5038 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_5304 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_3967 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_5058 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_5320 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_4022 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_5077 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_5336 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_4134 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_5097 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_3128 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_4721 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_5113 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_3196 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_4753 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_5129 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_3263 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_4784 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_5145 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_3360 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_4814 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_5161 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_3425 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_4871 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_5193 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_3489 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_4898 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_5209 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_3551 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_4843 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_5177 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_3612 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_4924 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_5225 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_3675 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_4949 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_5241 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_3735 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_4996 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_5273 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_3794 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_5018 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_5289 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_3851 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_4973 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_5257 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_3907 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_5039 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_5305 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_3965 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_5059 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_5321 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_4020 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_5078 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_5337 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_4132 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_5098 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_3126 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_4722 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_5114 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_3194 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_4754 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_5130 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_3261 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_4785 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_5146 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_3358 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_4815 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_5162 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_3423 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_4872 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_5194 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_3487 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_4899 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_5210 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_3549 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_4844 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_5178 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_3610 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_4925 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_5226 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_3673 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_4950 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_5242 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_3733 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_4997 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_5274 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_3792 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_5019 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_5290 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_3849 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_4974 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_5258 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_3905 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_5040 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_5306 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_3963 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_5060 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_5322 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_4018 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_5079 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_5338 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_4130 )
  );
  LUT5 #(
    .INIT ( 32'h00020200 ))
  \s4/i8237/state_FSM_FFd3-In221  (
    .I0(\s4/i8237/state_FSM_FFd1_1760 ),
    .I1(\s4/i8237/state_FSM_FFd3_1758 ),
    .I2(\s4/i8237/state_FSM_FFd2_1759 ),
    .I3(\s4/i8237/command [6]),
    .I4(\s8/drq0_98 ),
    .O(\s4/i8237/state_FSM_FFd3-In22 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/fetch/wr_ip01  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/lock_l_2167 ),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .I5(\s1/i8088/tcore/fetch/sop_l [2]),
    .O(\s1/i8088/tcore/wr_ip0 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_SW1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [2]),
    .O(N364)
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_SW1  (
    .I0(\s1/i8088/lsb_i/q [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [1]),
    .O(N366)
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>2_SW0  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [0]),
    .O(N452)
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [7]),
    .O(N524)
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [6]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [6]),
    .O(N527)
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [5]),
    .O(N530)
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [4]),
    .O(N533)
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [3]),
    .O(N536)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_5099 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_3124 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_4723 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_5115 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_3192 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_4755 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_5131 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_3259 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_4786 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_5147 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_3356 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_4816 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_5163 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_3421 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_4873 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_5195 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_3485 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_4900 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_5211 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_3547 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_4845 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_5179 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_3608 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_4926 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_5227 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_3671 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_4951 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_5243 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_3731 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_4998 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_5275 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_3790 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_5020 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_5291 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_3847 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_4975 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_5259 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_3903 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_5041 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_5307 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_3961 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_5061 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_5323 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_4016 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_5080 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_5339 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_4128 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_5100 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_3122 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_4724 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_5116 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_3190 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_4756 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_5132 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_3257 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_4787 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_5148 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_3354 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_4817 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_5164 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_3419 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_4874 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_5196 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_3483 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_4901 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_5212 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_3545 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_4846 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_5180 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_3606 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_4927 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_5228 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_3669 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_4952 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_5244 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_3729 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_4999 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_5276 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_3788 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_5021 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_5292 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_3845 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_4976 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_5260 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_3901 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_5042 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_5308 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_3959 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_5062 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_5324 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_4014 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_5081 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_5340 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_4126 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_5101 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_3120 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_4725 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_5117 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_3188 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_4757 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_5133 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_3255 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_4788 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_5149 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_3352 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_4818 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_5165 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_3417 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_4875 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_5197 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_3481 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_4902 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_5213 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_3543 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_4847 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_5181 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_3604 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_4928 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_5229 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_3667 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_4953 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_5245 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_3727 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_5000 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_5277 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_3786 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_5022 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_5293 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_3843 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_4977 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_5261 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_3899 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_5043 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_5309 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_3957 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_5063 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_5325 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_4012 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_5082 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_5341 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_4124 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0001 ))
  \s0/vgamod/Reset_OR_DriverANDClockEnable2  (
    .I0(\s0/vgamod/video_on_h_580 ),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s2/rdy_wait_38 ),
    .O(\s0/vgamod/Reset_OR_DriverANDClockEnable )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \s8/i8253/vcs/C2/CNTREG/_n0078_inv1  (
    .I0(\s8/i8253/vcs/C2/CNTREG/SEL_RD__AND_828_o ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C2/CNTREG/lsbflag_1073 ),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C2/CNTREG/_n0078_inv )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \s8/i8253/vcs/C1/CNTREG/_n0078_inv1  (
    .I0(\s8/i8253/vcs/C1/CNTREG/SEL_RD__AND_828_o ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C1/CNTREG/lsbflag_1230 ),
    .I3(\s8/i8253/vcs/C1/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C1/CNTREG/_n0078_inv )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \s8/i8253/vcs/C0/CNTREG/_n0078_inv1  (
    .I0(\s8/i8253/vcs/C0/CNTREG/SEL_RD__AND_828_o ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [4]),
    .I2(\s8/i8253/vcs/C0/CNTREG/lsbflag_1399 ),
    .I3(\s8/i8253/vcs/C0/MODEREG/MODE [5]),
    .O(\s8/i8253/vcs/C0/CNTREG/_n0078_inv )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s0/vgamod/_n0368_inv1  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s8/pclka_8583 ),
    .I3(\s2/rdy_wait_38 ),
    .O(\s0/vgamod/_n0368_inv )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv1  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s8/pclka_8583 ),
    .O(\s0/vgamod/h_count[2]_GND_301_o_equal_131_o_inv )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_4727 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_3184 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_4759 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_3251 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_4790 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_3348 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_4820 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_3413 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_4877 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_3477 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_4904 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_3539 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_4849 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_3600 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_4930 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_3663 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_4955 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_3723 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_5002 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_3782 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_5024 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_3839 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_4979 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_3895 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_5045 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_3953 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_5065 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_4008 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_5084 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_4120 )
  );
  LUT6 #(
    .INIT ( 64'hEEECAA20AAECAA20 ))
  \s9/keyboard/state_FSM_FFd2-In11  (
    .I0(\s9/keyboard/keyinmod/newdata_6862 ),
    .I1(\s9/keyboard/state_FSM_FFd3_6829 ),
    .I2(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I3(\s9/keyboard/state_FSM_FFd2_6828 ),
    .I4(\s9/i8255/pb_7_112 ),
    .I5(\s9/keyboard/state_FSM_FFd1_6827 ),
    .O(\s9/keyboard/state_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'hF7A72202 ))
  \s9/keyboard/state_FSM_FFd3-In21  (
    .I0(\s9/keyboard/state_FSM_FFd3_6829 ),
    .I1(\s9/i8255/pb_7_112 ),
    .I2(\s9/keyboard/state_FSM_FFd2_6828 ),
    .I3(\s9/keyboard/state_FSM_FFd1_6827 ),
    .I4(\s9/keyboard/keyinmod/newdata_6862 ),
    .O(\s9/keyboard/state_FSM_FFd3-In2 )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT61  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [0]),
    .I3(\s0/vgamod/buff0_addr [4]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT61  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [0]),
    .I3(\s0/vgamod/attr0_addr [4]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFF00660 ))
  \s4/i8237/state_FSM_FFd1-In11  (
    .I0(\s4/i8237/command [6]),
    .I1(\s8/drq0_98 ),
    .I2(\s4/i8237/state_FSM_FFd2_1759 ),
    .I3(\s4/i8237/state_FSM_FFd1_1760 ),
    .I4(\s4/i8237/state_FSM_FFd3_1758 ),
    .O(\s4/i8237/state_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'hAA2A000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 )
  );
  LUT6 #(
    .INIT ( 64'hAA2A000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 )
  );
  LUT6 #(
    .INIT ( 64'hAA2A000000000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .I4(\s1/i8088/tcore/exec/wr_reg ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<10>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_2_306 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_2_294 ),
    .O(a[10])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<9>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_1_305 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_1_293 ),
    .O(a[9])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<8>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_0_304 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_0_292 ),
    .O(a[8])
  );
  LUT5 #(
    .INIT ( 32'hFF7FAA2A ))
  \a<7>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s2/b5_6799 ),
    .I2(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I3(\s4/i8237/a7_4 [3]),
    .I4(\s1/u7/rq_7_283 ),
    .O(a[7])
  );
  LUT5 #(
    .INIT ( 32'hFF7FAA2A ))
  \a<6>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s2/b5_6799 ),
    .I2(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I3(\s4/i8237/a7_4 [2]),
    .I4(\s1/u7/rq_6_290 ),
    .O(a[6])
  );
  LUT5 #(
    .INIT ( 32'hFF7FAA2A ))
  \a<5>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s2/b5_6799 ),
    .I2(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I3(\s4/i8237/a7_4 [1]),
    .I4(\s1/u7/rq_5_289 ),
    .O(a[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEEFFF44F44 ))
  \a<16>LogicTrst1  (
    .I0(\s4/i8237/dack [1]),
    .I1(\s4/ls6700/q0_0_1791 ),
    .I2(\s2/aen_brd_40 ),
    .I3(\s1/u10/rq_4_300 ),
    .I4(\s2/b5_6799 ),
    .I5(\s4/ls6700/q3_0_1787 ),
    .O(a[16])
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEEFFF44F44 ))
  \a<17>LogicTrst1  (
    .I0(\s4/i8237/dack [1]),
    .I1(\s4/ls6700/q0_1_1792 ),
    .I2(\s2/aen_brd_40 ),
    .I3(\s1/u10/rq_5_301 ),
    .I4(\s2/b5_6799 ),
    .I5(\s4/ls6700/q3_1_1788 ),
    .O(a[17])
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEEFFF44F44 ))
  \a<18>LogicTrst1  (
    .I0(\s4/i8237/dack [1]),
    .I1(\s4/ls6700/q0_2_1793 ),
    .I2(\s2/aen_brd_40 ),
    .I3(\s1/u10/rq_6_302 ),
    .I4(\s2/b5_6799 ),
    .I5(\s4/ls6700/q3_2_1789 ),
    .O(a[18])
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEEFFF44F44 ))
  \a<19>LogicTrst1  (
    .I0(\s4/i8237/dack [1]),
    .I1(\s4/ls6700/q0_3_1786 ),
    .I2(\s2/aen_brd_40 ),
    .I3(\s1/u10/rq_7_299 ),
    .I4(\s2/b5_6799 ),
    .I5(\s4/ls6700/q3_3_1790 ),
    .O(a[19])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<13>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_5_309 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_5_297 ),
    .O(a[13])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<14>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_6_310 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_6_298 ),
    .O(a[14])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<15>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_7_303 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_7_291 ),
    .O(a[15])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<12>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_4_308 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_4_296 ),
    .O(a[12])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \a<11>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s4/ls3730/rq_3_307 ),
    .I2(\s2/b5_6799 ),
    .I3(\s1/u9/rq_3_295 ),
    .O(a[11])
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags95  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags94_7270 )
  );
  LUT6 #(
    .INIT ( 64'hFB04EA1551AE40BF ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o1511  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 )
  );
  LUT5 #(
    .INIT ( 32'h1011BABB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo11111  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_7623 ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I4(\s1/i8088/tcore/exec/alu/rot[15] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o1211  (
    .I0(\s1/i8088/tcore/ir[17] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 )
  );
  LUT6 #(
    .INIT ( 64'h82A2DFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o111  (
    .I0(\s1/i8088/tcore/ir[29] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 )
  );
  LUT6 #(
    .INIT ( 64'h022057D502805555 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out612  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out611_7329 )
  );
  LUT6 #(
    .INIT ( 64'h022008205D755555 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out512  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [14]),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out511_7341 )
  );
  LUT6 #(
    .INIT ( 64'h022057D502805555 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out41  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .I5(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out4 )
  );
  LUT6 #(
    .INIT ( 64'h022057D502805555 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out31  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out3 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [11]),
    .I5(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out2 )
  );
  LUT6 #(
    .INIT ( 64'h022008205D755555 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out81  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [9]),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out8 )
  );
  LUT6 #(
    .INIT ( 64'h022008205D755555 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out71  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/bus_b [8]),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out7 )
  );
  LUT4 #(
    .INIT ( 16'h08FF ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>211  (
    .I0(\s1/i8088/tcore/ir[29] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 )
  );
  LUT4 #(
    .INIT ( 16'h8AFF ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>111  (
    .I0(\s1/i8088/tcore/ir[29] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/Mmux_ir221  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[29] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_7588 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh1372 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_7589 )
  );
  LUT6 #(
    .INIT ( 64'hFBFFFBFFFBFF0000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out210  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_7393 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out29_7394 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/wr_high1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[22] ),
    .I4(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I5(\s1/i8088/tcore/div_exc ),
    .O(\s1/i8088/tcore/exec/wr_high )
  );
  LUT6 #(
    .INIT ( 64'h1000100010000010 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15211  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out710_7310 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 )
  );
  LUT6 #(
    .INIT ( 64'h00880A8222AA28A0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(N942),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I5(N941),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_7591 )
  );
  LUT6 #(
    .INIT ( 64'h88888A8888888088 ))
  \s1/i8088/tcore/Mmux_ir36_SW0  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/lsb_i/q [1]),
    .O(N116)
  );
  LUT5 #(
    .INIT ( 32'hEA08AAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT151  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<7> ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFEBAAAAA028AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT141  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFEBAAAAA028AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT131  (
    .I0(\s1/i8088/tcore/exec/bus_b [5]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFEBAAAAA028AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT121  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFEBAAAAA028AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT111  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFEBAAAAA028AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT101  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFEBAAAAA028AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT91  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFEBAAAAA028AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT18  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir241  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/ir[30] )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_out_regs11  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .I4(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/ld_out_regs )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDFF ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_val_SW0  (
    .I0(\s1/i8088/tcore/rom_ir[23] ),
    .I1(\s2/rdy_wait_38 ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(N133)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/Mmux_ir261  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[32] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[32] )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/Mmux_ir101  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[18] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[18] )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s6/ls2450/ba_inv1  (
    .I0(a[18]),
    .I1(\s4/i8237/dack [0]),
    .I2(a[19]),
    .I3(xmemr_n),
    .O(\s6/ls2450/ba_inv )
  );
  LUT5 #(
    .INIT ( 32'h01001111 ))
  \s1/i8088/tcore/fetch/nstate/Mmux__n0043311_SW0  (
    .I0(\s1/i8088/tcore/need_modrm ),
    .I1(\s1/i8088/tcore/fetch/sovr_pr ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .O(N466)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF15FFF5 ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3421_o1_SW0  (
    .I0(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .I1(\s9/i8255/pb_0_76 ),
    .I2(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I4(\s8/i8253/vcs/C2/OUTCTRL/TRIG_1156 ),
    .I5(\s8/i8253/vcs/C2/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .O(N78)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s4/i8237/_n0719_inv31  (
    .I0(\s2/holda_42 ),
    .I1(\s8/drq0_98 ),
    .I2(\s4/i8237/command [6]),
    .I3(dma_cs_n),
    .I4(\s4/i8237/_n0719_inv2 ),
    .O(\s4/i8237/_n0719_inv3 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \s4/i8237/_n0622_inv1  (
    .I0(\s4/i8237/mast_clr_1684 ),
    .I1(\s4/i8237/state_FSM_FFd1_1760 ),
    .I2(\s4/i8237/state_FSM_FFd2_1759 ),
    .I3(\s4/i8237/state_FSM_FFd3_1758 ),
    .I4(\s4/i8237/_n0571_1548 ),
    .O(\s4/i8237/_n0622_inv )
  );
  LUT5 #(
    .INIT ( 32'h15555510 ))
  \s4/i8237/state_FSM_FFd3-In2_SW0  (
    .I0(\s2/holda_42 ),
    .I1(dma_cs_n),
    .I2(\s4/i8237/state_FSM_FFd3_1758 ),
    .I3(\s4/i8237/command [6]),
    .I4(\s8/drq0_98 ),
    .O(N14)
  );
  LUT3 #(
    .INIT ( 8'h60 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT91  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT81  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s4/i8237/_n0571_SW0  (
    .I0(\xa[3] ),
    .I1(\xa[2] ),
    .I2(\s2/holda_42 ),
    .I3(\s8/drq0_98 ),
    .I4(\s4/i8237/command [6]),
    .O(N80)
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hA880 ))
  \s0/vgamod/Madd_vga_addr_cy<7>11  (
    .I0(\s0/vgamod/ver_addr [3]),
    .I1(\s0/vgamod/hor_addr [6]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Madd_vga_addr_cy[5] ),
    .O(\s0/vgamod/Madd_vga_addr_cy[7] )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT19  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT11  (
    .I0(\s0/vgamod/char_data_out [0]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT31  (
    .I0(\s0/vgamod/vga_shift [1]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/char_data_out [2]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT51  (
    .I0(\s0/vgamod/vga_shift [3]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/char_data_out [4]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT71  (
    .I0(\s0/vgamod/vga_shift [5]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/char_data_out [6]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT21  (
    .I0(\s0/vgamod/vga_shift [0]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/char_data_out [1]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT41  (
    .I0(\s0/vgamod/vga_shift [2]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/char_data_out [3]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT61  (
    .I0(\s0/vgamod/vga_shift [4]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/char_data_out [5]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT81  (
    .I0(\s0/vgamod/vga_shift [6]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s8/pclka_8583 ),
    .I4(\s0/vgamod/char_data_out [7]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBBEBEEE11141444 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT91  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [3]),
    .I2(\s0/vgamod/Madd_vga_addr_cy[5] ),
    .I3(\s0/vgamod/hor_addr [6]),
    .I4(\s0/vgamod/ver_addr [2]),
    .I5(\s0/vgamod/buff0_addr [7]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBBEBEEE11141444 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91  (
    .I0(\s0/vgamod/vga2_rw_703 ),
    .I1(\s0/vgamod/ver_addr [3]),
    .I2(\s0/vgamod/Madd_vga_addr_cy[5] ),
    .I3(\s0/vgamod/hor_addr [6]),
    .I4(\s0/vgamod/ver_addr [2]),
    .I5(\s0/vgamod/attr0_addr [7]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFF960096 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT81  (
    .I0(\s0/vgamod/ver_addr [2]),
    .I1(\s0/vgamod/Madd_vga_addr_cy[5] ),
    .I2(\s0/vgamod/hor_addr [6]),
    .I3(\s0/vgamod/vga2_rw_703 ),
    .I4(\s0/vgamod/buff0_addr [6]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFF960096 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT81  (
    .I0(\s0/vgamod/ver_addr [2]),
    .I1(\s0/vgamod/Madd_vga_addr_cy[5] ),
    .I2(\s0/vgamod/hor_addr [6]),
    .I3(\s0/vgamod/vga2_rw_703 ),
    .I4(\s0/vgamod/attr0_addr [6]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \s1/i8088/tcore/nmi_nmi_old_AND_598_o1  (
    .I0(\s2/allow_nmi_6796 ),
    .I1(\s1/i8088/tcore/nmi_old_1928 ),
    .I2(\s6/pck_n_103 ),
    .I3(\s2/io_ch_ck ),
    .O(\s1/i8088/tcore/nmi_nmi_old_AND_598_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0808AA08 ))
  \s1/i8088/tcore/hlt_out1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8259/irr_0_152 ),
    .I2(\s1/i8259/imr_0_172 ),
    .I3(\s1/i8259/irr_1_151 ),
    .I4(\s1/i8259/imr_1_173 ),
    .I5(\s1/i8088/tcore/nmir_1924 ),
    .O(\s1/i8088/tcore/hlt_out )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \s1/i8259/inta_n_eoir[4]_OR_873_o1  (
    .I0(\s1/i8259/eoir_4_171 ),
    .I1(\s1/i8259/eoir_3_170 ),
    .I2(\s1/i8259/eoir_1_169 ),
    .O(\s1/i8259/inta_n_eoir[4]_OR_873_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAA666AAAAA5559 ))
  \s1/i8088/tcore/decode/n0099<2>16_SW0_SW0_G  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I2(\s1/i8088/tcore/decode/dive_2251 ),
    .I3(\s1/i8088/tcore/fetch/pref_l [1]),
    .I4(\s1/i8088/tcore/decode/tfle_2250 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .O(N1208)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8259/cs_n_wr_n_AND_616_o1  (
    .I0(\xa[5] ),
    .I1(a[6]),
    .I2(\s2/aen_brd_40 ),
    .I3(\s3/ls0/g1_g2_AND_678_o ),
    .I4(\xa[7] ),
    .I5(xiow_n),
    .O(\s1/i8259/cs_n_wr_n_AND_616_o )
  );
  LUT5 #(
    .INIT ( 32'h04040400 ))
  \s8/i8253/vcs/C0/OUTCTRL/_n00721  (
    .I0(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I1(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .I2(xiow_n),
    .I3(xd[5]),
    .I4(xd[4]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/_n0072 )
  );
  LUT6 #(
    .INIT ( 64'h4040404040404000 ))
  \s8/i8253/vcs/C0/OUTCTRL/SETOUT__inv1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .I2(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .I3(xd[2]),
    .I4(xd[1]),
    .I5(xd[3]),
    .O(\s8/i8253/vcs/C0/OUTCTRL/SETOUT__inv )
  );
  LUT5 #(
    .INIT ( 32'h04040400 ))
  \s8/i8253/vcs/C1/OUTCTRL/_n00721  (
    .I0(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I1(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .I2(xiow_n),
    .I3(xd[5]),
    .I4(xd[4]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/_n0072 )
  );
  LUT6 #(
    .INIT ( 64'h4040404040404000 ))
  \s8/i8253/vcs/C1/OUTCTRL/SETOUT__inv1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .I2(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .I3(xd[2]),
    .I4(xd[1]),
    .I5(xd[3]),
    .O(\s8/i8253/vcs/C1/OUTCTRL/SETOUT__inv )
  );
  LUT5 #(
    .INIT ( 32'h04040400 ))
  \s8/i8253/vcs/C2/OUTCTRL/_n00721  (
    .I0(\s8/i8253/vcs/C0/MODEREG/D[3]_reduce_or_5_o ),
    .I1(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .I2(xiow_n),
    .I3(xd[5]),
    .I4(xd[4]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/_n0072 )
  );
  LUT6 #(
    .INIT ( 64'h4040404040404000 ))
  \s8/i8253/vcs/C2/OUTCTRL/SETOUT__inv1  (
    .I0(xiow_n),
    .I1(\s8/i8253/vcs/C0/MODEREG/D[5]_reduce_or_4_o ),
    .I2(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .I3(xd[2]),
    .I4(xd[1]),
    .I5(xd[3]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/SETOUT__inv )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o21  (
    .I0(\s1/i8088/tcore/pc [10]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [10]),
    .O(\s1/i8088/cpu_adr_o [10])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o31  (
    .I0(\s1/i8088/tcore/pc [11]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [11]),
    .O(\s1/i8088/cpu_adr_o [11])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o41  (
    .I0(\s1/i8088/tcore/pc [12]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [12]),
    .O(\s1/i8088/cpu_adr_o [12])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o51  (
    .I0(\s1/i8088/tcore/pc [13]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [13]),
    .O(\s1/i8088/cpu_adr_o [13])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o61  (
    .I0(\s1/i8088/tcore/pc [14]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [14]),
    .O(\s1/i8088/cpu_adr_o [14])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o71  (
    .I0(\s1/i8088/tcore/pc [15]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [15]),
    .O(\s1/i8088/cpu_adr_o [15])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o81  (
    .I0(\s1/i8088/tcore/pc [16]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [16]),
    .O(\s1/i8088/cpu_adr_o [16])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o91  (
    .I0(\s1/i8088/tcore/pc [17]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [17]),
    .O(\s1/i8088/cpu_adr_o [17])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o101  (
    .I0(\s1/i8088/tcore/pc [18]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [18]),
    .O(\s1/i8088/cpu_adr_o [18])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o111  (
    .I0(\s1/i8088/tcore/pc [19]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [19]),
    .O(\s1/i8088/cpu_adr_o [19])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o191  (
    .I0(\s1/i8088/tcore/pc [8]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [8]),
    .O(\s1/i8088/cpu_adr_o [8])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o201  (
    .I0(\s1/i8088/tcore/pc [9]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [9]),
    .O(\s1/i8088/cpu_adr_o [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEFFF10000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_45_G  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/exec/alu/mul [5]),
    .I5(\s1/i8088/tcore/exec/alu/add [5]),
    .O(N1236)
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAAE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm5_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [4]),
    .I4(\s1/i8088/tcore/modrm [5]),
    .O(N1287)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEFEEEEEEE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm5  (
    .I0(N1287),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 ),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm6_7199 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<15>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [15]),
    .I4(\s4/i8237/base_addr [15]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<15>_1471 )
  );
  LUT6 #(
    .INIT ( 64'h0008000810180008 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I3(N1289),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_7596 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<16>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [0]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<17>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [1]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<18>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<19>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<20>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [4]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<21>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [5]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<22>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [6]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<23>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [7]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<24>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [8]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<25>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [9]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<26>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [10]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<27>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [11]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<28>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [12]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<29>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [13]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<30>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [14]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<8>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<9>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<10>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<11>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<12>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<13>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<14>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<15>1  (
    .I0(N514),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_6114 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<31>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [15]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [31])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<7>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_7_283 ),
    .O(\xa[7] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<6>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_6_290 ),
    .O(\xa[6] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<5>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_5_289 ),
    .O(\xa[5] )
  );
  LUT6 #(
    .INIT ( 64'h4444044440400040 ))
  \s0/vgamod/ior_io_range_AND_896_o1  (
    .I0(a[10]),
    .I1(a[8]),
    .I2(\s2/aen_brd_40 ),
    .I3(\s2/b5_6799 ),
    .I4(\s4/ls3730/rq_1_305 ),
    .I5(\s1/u9/rq_1_293 ),
    .O(\s0/vgamod/ior_io_range_AND_896_o2_6952 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>2  (
    .I0(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6916 ),
    .I2(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [0]),
    .I3(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15]),
    .I4(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .I5(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6917 ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>2  (
    .I0(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>11_6918 ),
    .I2(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [0]),
    .I3(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15]),
    .I4(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .I5(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>12_6919 ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/decode/exec_st_inv1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/exec_st_inv )
  );
  LUT5 #(
    .INIT ( 32'hFF7FAA2A ))
  \a<4>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s2/b5_6799 ),
    .I2(\s4/i8237/reset_clk_DFF_1947_1768 ),
    .I3(\s4/i8237/a7_4 [0]),
    .I4(\s1/u7/rq_4_288 ),
    .O(a[4])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1291  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh129 )
  );
  LUT6 #(
    .INIT ( 64'h5551555DFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/memory_regs/Mram_index111  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/lsb_i/q [1]),
    .I5(\s1/i8088/tcore/modrm [2]),
    .O(\s1/i8088/tcore/index [1])
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFF7FFFFFFF7 ))
  \s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o )
  );
  LUT5 #(
    .INIT ( 32'hFEFEFEAA ))
  \s5/ls2450/ab_inv1  (
    .I0(\s2/aen_brd_40 ),
    .I1(rom_addr_sel_n),
    .I2(xmemr_n),
    .I3(\s1/u9/rq_1_293 ),
    .I4(xior_n),
    .O(\s5/ls2450/ab_inv )
  );
  LUT5 #(
    .INIT ( 32'hF1F1F1FF ))
  \s5/ls2450/ba_inv1  (
    .I0(\s1/u9/rq_1_293 ),
    .I1(xior_n),
    .I2(\s2/aen_brd_40 ),
    .I3(rom_addr_sel_n),
    .I4(xmemr_n),
    .O(\s5/ls2450/ba_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s5/xa<4>LogicTrst1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u7/rq_4_288 ),
    .O(\s5/xa [4])
  );
  LUT5 #(
    .INIT ( 32'hD0888088 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<15> ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \s1/i8088/Mmux_n004411  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[19] ),
    .O(\s1/i8088/n0044 [0])
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<14> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<13> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<12> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<10> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<9> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<8> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFFEFFFEFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out422_SW1_G  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(\s1/i8088/tcore/rom_ir[25] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out47_7349 ),
    .O(N1222)
  );
  LUT6 #(
    .INIT ( 64'hFFEFFFEFFFEFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out320_SW1_G  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(\s1/i8088/tcore/rom_ir[25] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out37_7371 ),
    .O(N1224)
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_GND_268_o_GND_268_o_MUX_3422_o12_SW0  (
    .I0(\s8/i8253/vcs/C2/CNTREG/OUTEN_1019 ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I2(\s9/i8255/pb_0_76 ),
    .I3(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .O(N1283)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF1F1FFF1 ))
  \s1/i8088/tcore/fetch/nstate/Mmux__n0043311_SW1  (
    .I0(\s1/i8088/tcore/need_off ),
    .I1(\s1/i8088/tcore/need_imm ),
    .I2(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I3(\s1/i8088/tcore/fetch/prefix ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(N587)
  );
  LUT5 #(
    .INIT ( 32'hFFFFABFF ))
  \s1/i8088/tcore/fetch/nstate/Mmux__n0043311_SW2  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/need_off ),
    .I2(\s1/i8088/tcore/need_imm ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(N588)
  );
  LUT5 #(
    .INIT ( 32'hA5A5A6A5 ))
  \s1/i8088/tcore/decode/n0099<0>11_SW1_G  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/decode/dive_2251 ),
    .I2(\s1/i8088/tcore/decode/tfle_2250 ),
    .I3(\s1/i8088/tcore/decode/ext_int_1990 ),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N1202)
  );
  LUT6 #(
    .INIT ( 64'hA222800080008000 ))
  \s1/i8088/tcore/Mmux_ir13_SW0  (
    .I0(\s1/i8088/tcore/fdec [0]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/modrm [4]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N108)
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<1>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [1]),
    .I4(\s4/i8237/base_addr [1]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<1>_1499 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<2>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [2]),
    .I4(\s4/i8237/base_addr [2]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<2>_1497 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<3>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [3]),
    .I4(\s4/i8237/base_addr [3]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<3>_1495 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<4>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [4]),
    .I4(\s4/i8237/base_addr [4]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<4>_1493 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<5>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [5]),
    .I4(\s4/i8237/base_addr [5]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<5>_1491 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<6>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [6]),
    .I4(\s4/i8237/base_addr [6]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<6>_1489 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<7>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [7]),
    .I4(\s4/i8237/base_addr [7]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<7>_1487 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<8>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [8]),
    .I4(\s4/i8237/base_addr [8]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<8>_1485 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<9>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [9]),
    .I4(\s4/i8237/base_addr [9]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<9>_1483 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<10>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [10]),
    .I4(\s4/i8237/base_addr [10]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<10>_1481 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<11>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [11]),
    .I4(\s4/i8237/base_addr [11]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<11>_1479 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<12>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [12]),
    .I4(\s4/i8237/base_addr [12]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<12>_1477 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<13>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [13]),
    .I4(\s4/i8237/base_addr [13]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<13>_1475 )
  );
  LUT5 #(
    .INIT ( 32'h7728D788 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<14>  (
    .I0(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I1(\s4/i8237/mode [3]),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/curr_addr [14]),
    .I4(\s4/i8237/base_addr [14]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<14>_1473 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555550414 ))
  \s8/i8253/vcs/C1/OUTCTRL/Mmux_TRIG_GND_268_o_MUX_3429_o11  (
    .I0(\s8/i8253/vcs/C1/OUTCTRL/CLRTRIG_1312 ),
    .I1(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .I3(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I4(\s8/i8253/vcs/C1/MODETRIG ),
    .I5(\s8/i8253/vcs/C1/OUTCTRL/TRIG_1311 ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/TRIG_GND_268_o_MUX_3429_o )
  );
  LUT6 #(
    .INIT ( 64'h5555555555550414 ))
  \s8/i8253/vcs/C0/OUTCTRL/Mmux_TRIG_GND_268_o_MUX_3429_o11  (
    .I0(\s8/i8253/vcs/C0/OUTCTRL/CLRTRIG_1315 ),
    .I1(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .I3(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I4(\s8/i8253/vcs/C0/MODETRIG ),
    .I5(\s8/i8253/vcs/C0/OUTCTRL/TRIG_1316 ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/TRIG_GND_268_o_MUX_3429_o )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \s8/i8253/vcs/C0/MODEREG/Mmux_MODEWRITE11  (
    .I0(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .I1(xiow_n),
    .I2(xd[5]),
    .I3(xd[4]),
    .O(\s8/i8253/vcs/C0/MODEWRITE )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \s8/i8253/vcs/C1/MODEREG/Mmux_MODEWRITE11  (
    .I0(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .I1(xiow_n),
    .I2(xd[5]),
    .I3(xd[4]),
    .O(\s8/i8253/vcs/C1/MODEWRITE )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \s8/i8253/vcs/C2/MODEREG/Mmux_MODEWRITE11  (
    .I0(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .I1(xiow_n),
    .I2(xd[5]),
    .I3(xd[4]),
    .O(\s8/i8253/vcs/C2/MODEWRITE )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<0>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<1>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [1]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<2>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<3>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [3]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<4>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [4]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<5>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [5]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<6>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [6]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<7>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [7]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<8>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/decode/seq [8]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags96  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu_word ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags95_7271 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/flags_unchanged_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N175)
  );
  LUT5 #(
    .INIT ( 32'hAAAA222A ))
  \s8/i8253/vcs/C2/READ/MODEWRITE_GND_243_o_AND_807_o1  (
    .I0(\s8/i8253/vcs/C2/READ/CLRREADLSB_1050 ),
    .I1(\s8/i8253/vcs/C2/MODEREG/SELMODE_RD__AND_845_o ),
    .I2(xd[5]),
    .I3(xd[4]),
    .I4(xiow_n),
    .O(\s8/i8253/vcs/C2/READ/MODEWRITE_GND_243_o_AND_807_o )
  );
  LUT5 #(
    .INIT ( 32'hAAAA222A ))
  \s8/i8253/vcs/C1/READ/MODEWRITE_GND_243_o_AND_807_o1  (
    .I0(\s8/i8253/vcs/C1/READ/CLRREADLSB_1207 ),
    .I1(\s8/i8253/vcs/C1/MODEREG/SELMODE_RD__AND_845_o ),
    .I2(xd[5]),
    .I3(xd[4]),
    .I4(xiow_n),
    .O(\s8/i8253/vcs/C1/READ/MODEWRITE_GND_243_o_AND_807_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11011001 ))
  \s8/i8253/vcs/C1/OUTCTRL/GATE_TRIG_AND_854_o1  (
    .I0(\s8/i8253/vcs/C1/MODETRIG ),
    .I1(\s8/i8253/vcs/C1/OUTCTRL/TRIG_1311 ),
    .I2(\s8/i8253/vcs/C1/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C1/MODEREG/MODE [2]),
    .I4(\s8/i8253/vcs/C1/MODEREG/MODE [3]),
    .I5(\s8/i8253/vcs/C1/OUTCTRL/CLRTRIG_1312 ),
    .O(\s8/i8253/vcs/C1/OUTCTRL/GATE_TRIG_AND_854_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11011001 ))
  \s8/i8253/vcs/C0/OUTCTRL/GATE_TRIG_AND_854_o1  (
    .I0(\s8/i8253/vcs/C0/MODETRIG ),
    .I1(\s8/i8253/vcs/C0/OUTCTRL/TRIG_1316 ),
    .I2(\s8/i8253/vcs/C0/MODEREG/MODE [1]),
    .I3(\s8/i8253/vcs/C0/MODEREG/MODE [2]),
    .I4(\s8/i8253/vcs/C0/MODEREG/MODE [3]),
    .I5(\s8/i8253/vcs/C0/OUTCTRL/CLRTRIG_1315 ),
    .O(\s8/i8253/vcs/C0/OUTCTRL/GATE_TRIG_AND_854_o )
  );
  LUT5 #(
    .INIT ( 32'hAAAA222A ))
  \s8/i8253/vcs/C0/READ/MODEWRITE_GND_243_o_AND_807_o1  (
    .I0(\s8/i8253/vcs/C0/READ/CLRREADLSB_1422 ),
    .I1(\s8/i8253/vcs/C0/MODEREG/SELMODE_RD__AND_845_o ),
    .I2(xd[5]),
    .I3(xd[4]),
    .I4(xiow_n),
    .O(\s8/i8253/vcs/C0/READ/MODEWRITE_GND_243_o_AND_807_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s3/ls0/g1_g2_AND_678_o1  (
    .I0(\s2/aen_brd_40 ),
    .I1(\s1/u9/rq_1_293 ),
    .I2(\s1/u9/rq_0_292 ),
    .O(\s3/ls0/g1_g2_AND_678_o )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out1311  (
    .I0(\s1/i8088/tcore/rom_ir[24] ),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[25] ),
    .I5(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_2452 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(N1289)
  );
  LUT5 #(
    .INIT ( 32'h19D9D515 ))
  \s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<0>  (
    .I0(\s4/i8237/curr_addr [0]),
    .I1(\s4/i8237/curr_word[15]_GND_144_o_equal_126_o ),
    .I2(\s4/i8237/mode [2]),
    .I3(\s4/i8237/base_addr [0]),
    .I4(\s4/i8237/mode [3]),
    .O(\s4/i8237/Mmux_curr_addr[15]_curr_addr[15]_mux_149_OUT_rs_lut<0>_1501 )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010101 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged12  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/unchanged )
  );
  LUT6 #(
    .INIT ( 64'h0400000400000004 ))
  \s1/i8088/tcore/Mmux_ir31_SW2  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/modrm_l [2]),
    .I4(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I5(\s1/i8088/tcore/fetch/modrm_l [0]),
    .O(N1172)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/wrt_dma_pg_reg_n1  (
    .I0(\s3/ls0/g1_g2_AND_678_o ),
    .I1(\s2/aen_brd_40 ),
    .I2(\s1/u7/rq_6_290 ),
    .I3(xiow_n),
    .I4(a[7]),
    .I5(\s1/u7/rq_5_289 ),
    .O(wrt_dma_pg_reg_n)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s3/wrt_nmi_reg_n1  (
    .I0(a[5]),
    .I1(\s1/u7/rq_6_290 ),
    .I2(\s2/aen_brd_40 ),
    .I3(xiow_n),
    .I4(\s1/u7/rq_7_283 ),
    .I5(\s3/ls0/g1_g2_AND_678_o ),
    .O(wrt_nmi_reg_n)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_8537 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_8538 )
  );
  LUT5 #(
    .INIT ( 32'hA280F7D5 ))
  \s1/i8088/tcore/exec/Mmux_bus_b1101  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/imm_f [1]),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b110_8539 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a22  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_6162 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a2_8540 )
  );
  LUT5 #(
    .INIT ( 32'h0B010A00 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I2(\s1/i8088/tcore/fetch/next_state [0]),
    .I3(N464),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state36_7113 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 )
  );
  LUT6 #(
    .INIT ( 64'h5F0A5F0A5F1B4E0A ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/need_modrm ),
    .I2(N126),
    .I3(N588),
    .I4(N587),
    .I5(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_cepot_8542 )
  );
  LUT5 #(
    .INIT ( 32'hFEDC3210 ))
  \s1/i8088/tcore/exec/regfile/addr_b<2>  (
    .I0(\s1/i8088/tcore/ir[9] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_6003 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_0_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_0_dpot1_8543 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_1_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_1_dpot1_8544 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_2_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_2_dpot1_8545 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_3_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_3_dpot1_8546 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_4_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [4]),
    .I1(\s1/i8088/lsb_i/q [4]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_4_dpot1_8547 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_5_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [5]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_5_dpot1_8548 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_6_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [6]),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_6_dpot1_8549 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_7_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_7_dpot1_8550 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_8_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [8]),
    .I1(\s1/i8088/msb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_8_dpot1_8551 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_9_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [9]),
    .I1(\s1/i8088/msb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_9_dpot1_8552 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_10_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [10]),
    .I1(\s1/i8088/msb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_10_dpot1_8553 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_11_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [11]),
    .I1(\s1/i8088/msb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_11_dpot1_8554 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_12_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [12]),
    .I1(\s1/i8088/msb_i/q [4]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_12_dpot1_8555 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_13_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [13]),
    .I1(\s1/i8088/msb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_13_dpot1_8556 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_14_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [14]),
    .I1(\s1/i8088/msb_i/q [6]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_14_dpot1_8557 )
  );
  LUT4 #(
    .INIT ( 16'hCAAA ))
  \s1/i8088/tcore/fetch/imm_l_15_dpot1  (
    .I0(\s1/i8088/tcore/fetch/imm_l [15]),
    .I1(\s1/i8088/msb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/_n0215_inv1_rstpot_8062 ),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221_rstpot_8541 ),
    .O(\s1/i8088/tcore/fetch/imm_l_15_dpot1_8558 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state_0_1_8559 )
  );
  LUT6 #(
    .INIT ( 64'h6A6A6AAAAAAAAAAA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa7  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_6162 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a21_8560 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b115_1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_7247 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_7246 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b115_8561 )
  );
  LUT6 #(
    .INIT ( 64'hAA88A0880A880088 ))
  \s1/i8088/tcore/Mmux_ir201_1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[23] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(N1168),
    .I5(N1169),
    .O(\s1/i8088/tcore/Mmux_ir201_8562 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state_0_2_8563 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state_2_1_8564 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state_1_1_8565 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a11_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_6168 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a111_8566 )
  );
  FDCE   \s1/i8088/lsb_i/q_1_1  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [1]),
    .Q(\s1/i8088/lsb_i/q_1_1_8567 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b95_1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_7240 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b92_8579 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b95_8568 )
  );
  LUT5 #(
    .INIT ( 32'hBB1BB111 ))
  \s1/i8088/tcore/exec/Mmux_bus_b110_1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b1101_8569 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a15_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_6090 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a151_8570 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a17_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_6096 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a17_8571 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a13_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_6084 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a131_8572 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a19_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_6102 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a19_8573 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state_2_2_8574 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state_1_2_8575 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(\s2/rdy_wait_38 ),
    .Q(\s1/i8088/tcore/fetch/state_0_3_8576 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a21_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_6108 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a211 )
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b102_1  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b1021 )
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b92_1  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b9 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b92_8579 )
  );
  BUFG   USER_CLK_IBUF_BUFG (
    .I(USER_CLK_IBUF_8580),
    .O(USER_CLK_IBUF_BUFG_0)
  );
  BUFG   dclk_BUFG (
    .I(dclk),
    .O(dclk_BUFG_44)
  );
  BUFG   xiow_n_BUFG (
    .I(xiow_n),
    .O(xiow_n_BUFG_88)
  );
  BUFG   \s8/pclka_BUFG  (
    .I(\s8/pclka_8583 ),
    .O(\s8/pclka_BUFG_448 )
  );
  BUFGP   KEYBOARD_CLK_BUFGP (
    .I(KEYBOARD_CLK),
    .O(KEYBOARD_CLK_BUFGP_1)
  );
  INV   \s0/vgamod/Mcount_v_count_lut<0>_INV_0  (
    .I(\s0/vgamod/v_count [0]),
    .O(\s0/vgamod/Mcount_v_count_lut [0])
  );
  INV   \s0/vgamod/Mcount_blink_count_lut<0>_INV_0  (
    .I(\s8/pclka_8583 ),
    .O(\s0/vgamod/Mcount_blink_count_lut [0])
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1>_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [14]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<14> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [13]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<13> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [12]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<12> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [11]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<11> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [10]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<10> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [9]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<9> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [8]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<8> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [7]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<7> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [6]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<6> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [5]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<5> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [4]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<4> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [3]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<3> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [2]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<2> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1>_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [1]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<1> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<15>_INV_0  (
    .I(\s4/i8237/curr_word [15]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<15> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<14>_INV_0  (
    .I(\s4/i8237/curr_word [14]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<14> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<13>_INV_0  (
    .I(\s4/i8237/curr_word [13]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<13> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<12>_INV_0  (
    .I(\s4/i8237/curr_word [12]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<12> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<11>_INV_0  (
    .I(\s4/i8237/curr_word [11]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<11> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<10>_INV_0  (
    .I(\s4/i8237/curr_word [10]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<10> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<9>_INV_0  (
    .I(\s4/i8237/curr_word [9]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<9> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<8>_INV_0  (
    .I(\s4/i8237/curr_word [8]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<8> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<7>_INV_0  (
    .I(\s4/i8237/curr_word [7]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<7> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<6>_INV_0  (
    .I(\s4/i8237/curr_word [6]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<6> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<5>_INV_0  (
    .I(\s4/i8237/curr_word [5]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<5> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<4>_INV_0  (
    .I(\s4/i8237/curr_word [4]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<4> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<3>_INV_0  (
    .I(\s4/i8237/curr_word [3]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<3> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<2>_INV_0  (
    .I(\s4/i8237/curr_word [2]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<2> )
  );
  INV   \s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<1>_INV_0  (
    .I(\s4/i8237/curr_word [1]),
    .O(\s4/i8237/Msub_GND_144_o_GND_144_o_sub_140_OUT<15:0>_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut<1>_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/othop/deff [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1])
  );
  INV   \s4/i8237/state[2]_GND_144_o_MUX_3277_o1_INV_0  (
    .I(\s4/i8237/mast_clr_1684 ),
    .O(\s4/i8237/state[2]_GND_144_o_MUX_3277_o )
  );
  INV   \s1/i8088/tcore/fetch/block_inv1_INV_0  (
    .I(\s1/i8088/tcore/block_or_hlt_1922 ),
    .O(\s1/i8088/tcore/decode/block_inv )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<1>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<2>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<3>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<4>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<5>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<6>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<7>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<8>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<9>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<10>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<11>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<12>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<13>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<14>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<15>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [15])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<1>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<2>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<3>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<4>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<5>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<6>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<7>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<8>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<9>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<10>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<11>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<12>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<13>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<14>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<15>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<16>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_4646 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o )
  );
  INV   \s1/i8088/lsb_i/rst_inv1_INV_0  (
    .I(\s2/rdy_wait_38 ),
    .O(\s1/i8088/ctrl_fsm/cnt/rst_inv )
  );
  INV   \s2/aen_n1_INV_0  (
    .I(\s2/aen_brd_40 ),
    .O(aen_n)
  );
  INV   \s2/clk_INV_411_o1_INV_0  (
    .I(USER_CLK_IBUF_8580),
    .O(\s2/clk_INV_411_o )
  );
  INV   \s6/rb0/central_ram_core/we1_INV_0  (
    .I(xmemw_n),
    .O(\s6/rb0/central_ram_core/we )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_4728 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_4760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_4791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_4821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_4878 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_4905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_4850 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_4931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_4956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_5003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_5025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_4980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_5046 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_5066 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_5085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15>1_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15> )
  );
  INV   \s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15>2_INV_0  (
    .I(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C2/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_13_OUT<15:0>_lut<15>1 )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>1_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>1 )
  );
  INV   \s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>2_INV_0  (
    .I(\s8/i8253/vcs/C1/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C1/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_11_OUT<15:0>_lut<15>2 )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15>1_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15> )
  );
  INV   \s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15>2_INV_0  (
    .I(\s8/i8253/vcs/C0/DOWNCNTR/COUNT [15]),
    .O(\s8/i8253/vcs/C0/DOWNCNTR/Msub_GND_267_o_GND_267_o_sub_9_OUT<15:0>_lut<15>1 )
  );
  MUXF7   \s1/i8088/tcore/exec/wr_reg3  (
    .I0(N1291),
    .I1(N1292),
    .S(\s1/i8088/tcore/ir[20] ),
    .O(\s1/i8088/tcore/exec/wr_reg )
  );
  LUT6 #(
    .INIT ( 64'h4040004040000000 ))
  \s1/i8088/tcore/exec/wr_reg3_F  (
    .I0(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[21] ),
    .I3(\s1/i8088/tcore/ir[10] ),
    .I4(\s1/i8088/tcore/exec/wr_reg1_7225 ),
    .I5(\s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o ),
    .O(N1291)
  );
  LUT6 #(
    .INIT ( 64'h5555555515555555 ))
  \s1/i8088/tcore/exec/wr_reg3_G  (
    .I0(\s1/i8088/tcore/block_or_hlt_1922 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/alu/div_exc9_7283 ),
    .I5(\s1/i8088/tcore/ir[25] ),
    .O(N1292)
  );
  MUXF7   \s1/i8088/tcore/decode/opcode_deco/out13  (
    .I0(N1293),
    .I1(N1294),
    .S(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/need_modrm )
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  \s1/i8088/tcore/decode/opcode_deco/out13_F  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/out131 ),
    .I3(\s1/i8088/tcore/opcode [6]),
    .O(N1293)
  );
  LUT6 #(
    .INIT ( 64'hC944414511111111 ))
  \s1/i8088/tcore/decode/opcode_deco/out13_G  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(N1294)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags35  (
    .I0(N1295),
    .I1(N1296),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags34 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4114 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags35_F  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/add [4]),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags31_7258 ),
    .O(N1295)
  );
  LUT6 #(
    .INIT ( 64'h9696009696000096 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags35_G  (
    .I0(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(N1296)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115  (
    .I0(N1297),
    .I1(N1298),
    .S(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_7593 )
  );
  LUT5 #(
    .INIT ( 32'h2020A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh851_5702 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .O(N1297)
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .O(N1298)
  );
  MUXF7   \s1/i8088/tcore/block_or_hlt  (
    .I0(N1299),
    .I1(N1300),
    .S(\s1/i8088/ctrl_fsm/state_FSM_FFd1_212 ),
    .O(\s1/i8088/tcore/block_or_hlt_1922 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEEF ))
  \s1/i8088/tcore/block_or_hlt_F  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I1(\s1/i8088/tcore/hlt_1925 ),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/hlt_in ),
    .O(N1299)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDFF ))
  \s1/i8088/tcore/block_or_hlt_G  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/tcore/hlt_1925 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd2_211 ),
    .I4(\s1/i8088/tcore/hlt_in ),
    .O(N1300)
  );
  MUXF7   \s9/keyboard/state[7]_GND_298_o_select_49_OUT<7>2  (
    .I0(N1301),
    .I1(N1302),
    .S(\s9/keyboard/state_FSM_FFd3_6829 ),
    .O(\s9/keyboard/state[7]_GND_298_o_select_49_OUT<7>2_7706 )
  );
  LUT6 #(
    .INIT ( 64'h0808080800000800 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<7>2_F  (
    .I0(\s9/keyboard/pa [7]),
    .I1(\s9/keyboard/keyinmod/newdata_6862 ),
    .I2(\s2/rdy_wait_38 ),
    .I3(\s9/keyboard/fdata[7]_PWR_182_o_equal_5_o ),
    .I4(\s9/keyboard/state_FSM_FFd2_6828 ),
    .I5(\s9/keyboard/state_FSM_FFd1_6827 ),
    .O(N1301)
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \s9/keyboard/state[7]_GND_298_o_select_49_OUT<7>2_G  (
    .I0(\s9/keyboard/pa [7]),
    .I1(\s2/rdy_wait_38 ),
    .I2(\s9/i8255/pb_7_112 ),
    .I3(\s9/keyboard/state_FSM_FFd2_6828 ),
    .O(N1302)
  );
  MUXF7   \s1/adp<0>LogicTrst4  (
    .I0(N1303),
    .I1(N1304),
    .S(s0_n),
    .O(\s1/adp<0>LogicTrst3 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \s1/adp<0>LogicTrst4_F  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(\s1/i8088/msb_o/q [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [0]),
    .O(N1303)
  );
  LUT6 #(
    .INIT ( 64'h4444454444444044 ))
  \s1/adp<0>LogicTrst4_G  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(N1304)
  );
  MUXF7   \s8/i8253/vcs/C2/OUTCTRL/Mmux_MODE[3]_OUT_Mux_9_o1  (
    .I0(N1305),
    .I1(N1306),
    .S(\s8/i8253/vcs/C2/MODEREG/MODE [1]),
    .O(\s8/i8253/vcs/C2/OUTCTRL/MODE[3]_OUT_Mux_9_o )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFFFF55155555 ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_MODE[3]_OUT_Mux_9_o1_F  (
    .I0(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I2(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [1]),
    .I3(\s8/i8253/vcs/C2/DOWNCNTR/COUNT [2]),
    .I4(\s8/i8253/vcs/C2/OUTCTRL/COUNT[15]_GND_268_o_equal_6_o<15>1 ),
    .I5(\s8/i8253/vcs/C2/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .O(N1305)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAADDDDDD1D ))
  \s8/i8253/vcs/C2/OUTCTRL/Mmux_MODE[3]_OUT_Mux_9_o1_G  (
    .I0(\s8/i8253/vcs/C2/OUTCTRL/OUT_PWR_176_o_MUX_3415_o ),
    .I1(\s8/i8253/vcs/C2/MODEREG/MODE [2]),
    .I2(\s8/i8253/vcs/C2/OUTCTRL/OUT_117 ),
    .I3(\s8/i8253/vcs/C2/CNTREG/LOAD_1018 ),
    .I4(\s8/i8253/vcs/C2/OUTCTRL/RELOAD_1043 ),
    .I5(\s8/i8253/vcs/C2/MODEREG/MODE [3]),
    .O(N1306)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_SW0  (
    .I0(N1307),
    .I1(N1308),
    .S(\s1/i8088/tcore/exec/bus_b [4]),
    .O(N1265)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_SW0_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_7587 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh12 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh331 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .O(N1307)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_SW0_G  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .O(N1308)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129  (
    .I0(N1309),
    .I1(N1310),
    .S(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_7602 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2220 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_F  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_7600 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_7599 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_7601 ),
    .O(N1309)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_7599 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_7601 ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .O(N1310)
  );
  MUXF7   \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13_SW0  (
    .I0(N1311),
    .I1(N1312),
    .S(\s1/i8088/tcore/opcode [1]),
    .O(N690)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13_SW0_F  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(N1311)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13_SW0_G  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N1312)
  );
  MUXF7   \s1/i8088/tcore/decode/n0099<1>10  (
    .I0(N1313),
    .I1(N1314),
    .S(\s1/i8088/tcore/decode/opcode_deco/_n06304 ),
    .O(\s1/i8088/tcore/decode/n0099<1>10_7129 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000400 ))
  \s1/i8088/tcore/decode/n0099<1>10_F  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/decode/ext_int_1990 ),
    .O(N1313)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0020 ))
  \s1/i8088/tcore/decode/n0099<1>10_G  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/ext_int_1990 ),
    .O(N1314)
  );
  MUXF7   \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>51  (
    .I0(N1315),
    .I1(N1316),
    .S(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>51_F  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_2296 ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .O(N1315)
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>51_G  (
    .I0(\s1/i8088/tcore/modrm [7]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(N1316)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o418211  (
    .I0(N1317),
    .I1(N1318),
    .S(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF8A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o418211_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [6]),
    .O(N1317)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o418211_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(N1318)
  );
  LUT6 #(
    .INIT ( 64'h0000000202800000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115_SW0_G  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N122 )
  );
  LUT6 #(
    .INIT ( 64'h2220200028080800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115_SW0_F  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N121 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115_SW0  (
    .I0(\s1/i8088/tcore/micro_data_N121 ),
    .I1(\s1/i8088/tcore/micro_data_N122 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_N69 )
  );
  LUT6 #(
    .INIT ( 64'h4000000500000040 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40114_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N120 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40114_F  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N119 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40114  (
    .I0(\s1/i8088/tcore/micro_data_N119 ),
    .I1(\s1/i8088/tcore/micro_data_N120 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791_G  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_8905 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_8904 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_f71 ),
    .O(\s1/i8088/tcore/micro_data_N118 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791_F  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_N87 ),
    .I3(\s1/i8088/tcore/micro_data_N85 ),
    .I4(\s1/i8088/tcore/micro_data_N86 ),
    .O(\s1/i8088/tcore/micro_data_N117 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791  (
    .I0(\s1/i8088/tcore/micro_data_N117 ),
    .I1(\s1/i8088/tcore/micro_data_N118 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/rom_ir[23] )
  );
  LUT6 #(
    .INIT ( 64'h0040004000400141 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_N27 ),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N25 ),
    .O(\s1/i8088/tcore/micro_data_N116 )
  );
  LUT5 #(
    .INIT ( 32'hA280F7D5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_F  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_8806 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_8805 ),
    .I4(\s1/i8088/tcore/micro_data_N29 ),
    .O(\s1/i8088/tcore/micro_data_N115 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110  (
    .I0(\s1/i8088/tcore/micro_data_N115 ),
    .I1(\s1/i8088/tcore/micro_data_N116 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data/micro_o[39] )
  );
  LUT6 #(
    .INIT ( 64'h0801090868100288 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116_G  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N114 )
  );
  LUT6 #(
    .INIT ( 64'h10010101041C9040 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116_F  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N113 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116  (
    .I0(\s1/i8088/tcore/micro_data_N113 ),
    .I1(\s1/i8088/tcore/micro_data_N114 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/micro_data_N32 ),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_N112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_8715 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_8713 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_8714 ),
    .O(\s1/i8088/tcore/micro_data_N111 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110  (
    .I0(\s1/i8088/tcore/micro_data_N111 ),
    .I1(\s1/i8088/tcore/micro_data_N112 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data/micro_o[38] )
  );
  LUT6 #(
    .INIT ( 64'h8100800201020000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N110 )
  );
  LUT6 #(
    .INIT ( 64'h0000009696000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119_F  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N109 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119  (
    .I0(\s1/i8088/tcore/micro_data_N109 ),
    .I1(\s1/i8088/tcore/micro_data_N110 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 )
  );
  LUT6 #(
    .INIT ( 64'h0402868026AA0221 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111_G  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N108 )
  );
  LUT6 #(
    .INIT ( 64'h2028088828880809 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N107 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111  (
    .I0(\s1/i8088/tcore/micro_data_N107 ),
    .I1(\s1/i8088/tcore/micro_data_N108 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 )
  );
  LUT6 #(
    .INIT ( 64'hF3BF9FFF6DCECFF5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_SW0_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N106 )
  );
  LUT6 #(
    .INIT ( 64'hEFFFEFEEEE2E6477 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_SW0_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N105 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_SW0  (
    .I0(\s1/i8088/tcore/micro_data_N105 ),
    .I1(\s1/i8088/tcore/micro_data_N106 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N29 )
  );
  LUT6 #(
    .INIT ( 64'h4215204100214214 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N104 )
  );
  LUT6 #(
    .INIT ( 64'h8680C22062222028 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N103 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118  (
    .I0(\s1/i8088/tcore/micro_data_N103 ),
    .I1(\s1/i8088/tcore/micro_data_N104 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 )
  );
  LUT6 #(
    .INIT ( 64'h613A613BAB50E4BE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N102 )
  );
  LUT6 #(
    .INIT ( 64'h938B8B89999B8799 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N101 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119  (
    .I0(\s1/i8088/tcore/micro_data_N101 ),
    .I1(\s1/i8088/tcore/micro_data_N102 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 )
  );
  LUT6 #(
    .INIT ( 64'h02624E342A462072 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N100 )
  );
  LUT6 #(
    .INIT ( 64'h49D9089A2989A080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116_F  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N99 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116  (
    .I0(\s1/i8088/tcore/micro_data_N99 ),
    .I1(\s1/i8088/tcore/micro_data_N100 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114_G  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N98 )
  );
  LUT6 #(
    .INIT ( 64'h0080800082000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N97 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114  (
    .I0(\s1/i8088/tcore/micro_data_N97 ),
    .I1(\s1/i8088/tcore/micro_data_N98 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 )
  );
  LUT6 #(
    .INIT ( 64'h0080000080808000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N96 )
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_F  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N95 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117  (
    .I0(\s1/i8088/tcore/micro_data_N95 ),
    .I1(\s1/i8088/tcore/micro_data_N96 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 )
  );
  LUT6 #(
    .INIT ( 64'h1280808011000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N94 )
  );
  LUT6 #(
    .INIT ( 64'hC01DA1D41609041C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N93 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112  (
    .I0(\s1/i8088/tcore/micro_data_N93 ),
    .I1(\s1/i8088/tcore/micro_data_N94 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 )
  );
  LUT6 #(
    .INIT ( 64'h0005100018050804 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119_G  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N92 )
  );
  LUT6 #(
    .INIT ( 64'h00092A3994685866 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119_F  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N91 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119  (
    .I0(\s1/i8088/tcore/micro_data_N91 ),
    .I1(\s1/i8088/tcore/micro_data_N92 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010009 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711110  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [8]),
    .I5(\s1/i8088/tcore/micro_data_N89 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71119 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711110_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N89 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_8902 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_8903 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_8760 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_8761 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_8759 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_8757 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_8758 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_8767 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_8768 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_8766 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_8764 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_8765 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_8774 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_8775 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_8773 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_8771 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_8772 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_8819 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_8781 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_8780 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_8778 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_8779 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_8784 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_8785 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_8787 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_8788 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_8786 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_8802 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_8812 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_8813 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_8811 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_8809 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_8810 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_8820 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_8818 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_8816 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_8817 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_8815 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_8826 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_8827 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_8825 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_8823 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_8824 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_8833 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_8834 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_8832 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_8830 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_8831 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_8837 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_8838 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_8840 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_8841 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_8839 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_8847 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_8848 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_8846 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_8844 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_8845 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_8854 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_8855 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_8853 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_8851 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_8852 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_8861 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_8862 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_8860 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_8858 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_8859 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_8868 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_8869 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_8867 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_8875 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_8876 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_8874 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_8872 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_8873 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_8865 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_8866 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_8880 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_8881 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_8879 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_8889 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_8890 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_8885 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_8886 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_8884 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_8896 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_8674 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_8892 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_8893 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_8891 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_8676 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_8675 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_8899 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_8900 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_8898 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_8677 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_8897 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_8911 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_8912 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_8910 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_8908 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_8909 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_8918 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_8919 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_8917 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_8915 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_8916 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_8986 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_8924 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_8923 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_8984 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_8922 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_8927 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_8928 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_8935 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_8936 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_8934 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_9014 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_9015 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_8929 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_8932 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_8933 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_8942 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_8943 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_8941 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_8939 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_8940 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_8949 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_8950 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_8948 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_8980 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_8981 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_8954 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_8946 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_8947 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_8953 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_8978 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_8960 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_8961 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_8959 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_8957 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_8958 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_8967 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_8966 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_8964 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_8965 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_8963 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_8973 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_8974 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_8972 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_8970 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_8971 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_8681 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_8979 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_8682 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_9005 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_8983 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_8987 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_8985 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_8977 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_8679 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_8976 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_8685 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_8991 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_8990 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_9012 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_8989 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_8996 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_8997 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_8995 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_8994 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_9001 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_9000 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_9011 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_8686 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_8999 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_9007 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_9008 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_9006 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_9004 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_8688 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_8692 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_9013 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_8690 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_8689 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_9010 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_9044 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_9032 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_9019 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_9018 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_9030 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_9025 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_9026 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_9024 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_9022 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_9023 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_9029 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_8693 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_9028 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_9045 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_9043 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_8695 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_9031 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_9041 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_9042 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_9040 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_9051 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_9050 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_9048 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_9049 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_9071 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_9058 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_9057 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_9064 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_9065 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_9063 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_9055 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_9056 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_9061 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_9062 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_9072 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_9070 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_9068 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_9069 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_9067 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_9078 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_9079 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_9077 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_9075 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_9076 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_9086 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_9085 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_9083 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_9084 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_9082 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_9092 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_9093 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_9091 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_9089 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_9090 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_8805 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_8806 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_8804 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFB4B6D0B4F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N87 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFE0FE7FF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N86 )
  );
  LUT5 #(
    .INIT ( 32'hFFD7FFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N85 )
  );
  LUT5 #(
    .INIT ( 32'hFE32DC10 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1251  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_8795 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_8804 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[36] )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_N81 ),
    .I3(\s1/i8088/tcore/micro_data_N83 ),
    .I4(\s1/i8088/tcore/micro_data_N82 ),
    .I5(\s1/i8088/tcore/micro_data_N80 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFCB2E2E38AE2E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW3  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N83 )
  );
  LUT6 #(
    .INIT ( 64'h2CE2E2FEFFFBFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N82 )
  );
  LUT6 #(
    .INIT ( 64'hDFFF7FC5C580FBC7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N81 )
  );
  LUT6 #(
    .INIT ( 64'h3FFF2ABFFFBFCAAA ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N80 )
  );
  LUT6 #(
    .INIT ( 64'h0000400000014001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155116  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/micro_data_N75 ),
    .I5(\s1/i8088/tcore/micro_data_N67 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[42] )
  );
  LUT5 #(
    .INIT ( 32'hF924FFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155116_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N75 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_8759 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_8755 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_8766 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_8762 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_8773 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_8769 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_8780 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_8776 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_8786 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_8782 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_8811 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_8807 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_8815 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_8818 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_8814 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_8825 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_8821 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_8832 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_8828 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_8839 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_8835 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_8846 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_8842 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_8853 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_8849 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_8860 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_8856 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_8867 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_8863 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_8874 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_8870 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_8879 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_8877 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_8884 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_8882 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_8891 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_8887 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_8898 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_8894 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_8910 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_8906 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_8917 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_8913 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_8923 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_8920 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_8929 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_8925 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_8934 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_8930 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_8941 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_8937 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_8948 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_8944 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_8954 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_8951 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_8959 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_8955 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_8963 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_8966 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_8962 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_8972 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_8968 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_8976 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_8979 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_8975 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_8983 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_8985 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_8982 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_8989 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_8991 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_8988 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_8995 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_8992 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_8999 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_9000 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_8998 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_9006 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_9002 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_9010 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_9013 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_9009 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_9019 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_9016 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_9024 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_9020 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_9028 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_9031 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_9027 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_9040 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_9043 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_9039 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_9050 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_9046 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_9057 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_9053 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_9063 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_9059 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_9067 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_9070 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_9066 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_9077 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_9073 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_9082 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_9085 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_9081 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_9091 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_9087 )
  );
  LUT5 #(
    .INIT ( 32'hFEDC3210 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113 ),
    .I3(\s1/i8088/tcore/micro_data_N69 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40119 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[11] )
  );
  LUT5 #(
    .INIT ( 32'hDFFDFFF3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N67 )
  );
  LUT5 #(
    .INIT ( 32'h02468ACE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401110  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_N63 ),
    .I3(\s1/i8088/tcore/micro_data_N64 ),
    .I4(\s1/i8088/tcore/micro_data_N65 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40119 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEFFFF9E7FFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401110_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N65 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFFFFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401110_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N64 )
  );
  LUT6 #(
    .INIT ( 64'hEEEDFFFFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401110_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N63 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBFFFFFBFBFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom131_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/micro_data_N61 ),
    .O(\s1/i8088/tcore/micro_data_N34 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom112_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N61 )
  );
  LUT6 #(
    .INIT ( 64'hF8F0FBF308000B03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom131  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 ),
    .I4(\s1/i8088/tcore/micro_data_N34 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_9073 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[3] )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139119_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N32 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom146118_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N27 )
  );
  LUT4 #(
    .INIT ( 16'h9BE7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1441_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N25 )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_N22 ),
    .I3(\s1/i8088/tcore/micro_data_N23 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 )
  );
  LUT6 #(
    .INIT ( 64'hFEDFFBFF7F6FF7FE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N23 )
  );
  LUT6 #(
    .INIT ( 64'hBFE7FE7FFFFFEFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N22 )
  );
  LUT5 #(
    .INIT ( 32'h00400141 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/micro_data_N20 ),
    .I4(\s1/i8088/tcore/micro_data_N19 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 )
  );
  LUT4 #(
    .INIT ( 16'hEFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N20 )
  );
  LUT4 #(
    .INIT ( 16'h99E7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N19 )
  );
  LUT6 #(
    .INIT ( 64'h0000002020002020 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/micro_data_N12 ),
    .I5(\s1/i8088/tcore/micro_data_N13 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N13 )
  );
  LUT5 #(
    .INIT ( 32'hFBFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N12 )
  );
  LUT6 #(
    .INIT ( 64'h0010081804140C1C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/micro_data_N10 ),
    .I4(\s1/i8088/tcore/micro_data_N9 ),
    .I5(\s1/i8088/tcore/micro_data_N8 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[40] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFBF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N10 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N9 )
  );
  LUT6 #(
    .INIT ( 64'hFFB4FCFF03FC0FFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N8 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_8791 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_8792 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_8797 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_8798 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_9035 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_9036 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_9034 )
  );
  LUT6 #(
    .INIT ( 64'hB000000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 )
  );
  LUT6 #(
    .INIT ( 64'h20088169680004D8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_8674 )
  );
  LUT6 #(
    .INIT ( 64'hE2DCDFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_02  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_8675 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E79954A0641E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_8676 )
  );
  LUT6 #(
    .INIT ( 64'h0F3BC019252AA3FC ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_8677 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 )
  );
  LUT6 #(
    .INIT ( 64'h1A098109D1440241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_8679 )
  );
  LUT6 #(
    .INIT ( 64'hE4D4690FB5DB2244 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_8681 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_8682 )
  );
  LUT6 #(
    .INIT ( 64'h00C8190320643206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 )
  );
  LUT6 #(
    .INIT ( 64'h3112000909240909 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0090900000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_8685 )
  );
  LUT6 #(
    .INIT ( 64'h0000012120000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_8686 )
  );
  LUT6 #(
    .INIT ( 64'h0090900000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 )
  );
  LUT6 #(
    .INIT ( 64'h40C8000000211100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_8688 )
  );
  LUT6 #(
    .INIT ( 64'h0000012120000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_02  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_8689 )
  );
  LUT6 #(
    .INIT ( 64'h020000102120A000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_8690 )
  );
  LUT6 #(
    .INIT ( 64'h3112000909240909 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0090900000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_8692 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_8693 )
  );
  LUT6 #(
    .INIT ( 64'h3112028000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_8695 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 )
  );
  LUT6 #(
    .INIT ( 64'h80484B0000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 )
  );
  LUT6 #(
    .INIT ( 64'h0007804006DB2000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_8701 ),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[43] )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161117  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 )
  );
  LUT6 #(
    .INIT ( 64'hDDFD88FDDDA888A8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161115  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_8703 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_8702 ),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_8704 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_8701 )
  );
  LUT6 #(
    .INIT ( 64'h28282008808D8098 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_8702 )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [7]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_8703 )
  );
  LUT6 #(
    .INIT ( 64'h1212121652014001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_8704 )
  );
  LUT6 #(
    .INIT ( 64'h20B0089000020800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18111110  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[47] )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_8709 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[44] )
  );
  LUT6 #(
    .INIT ( 64'h8000008000800080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164112  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_8709 )
  );
  LUT6 #(
    .INIT ( 64'h0000100410050000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152111  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N6 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[41] )
  );
  LUT4 #(
    .INIT ( 16'hFF6F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152111_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N6 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139117  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 )
  );
  LUT6 #(
    .INIT ( 64'h3A03000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139114  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_8713 )
  );
  LUT6 #(
    .INIT ( 64'h6000000042000003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_8714 )
  );
  LUT6 #(
    .INIT ( 64'h00200EB03000F030 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_8715 )
  );
  LUT6 #(
    .INIT ( 64'h1F807E0606000003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1321110  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[37] )
  );
  LUT6 #(
    .INIT ( 64'h0D0D09010C0C0800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221115  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_8720 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_8721 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 ),
    .O(\s1/i8088/tcore/rom_ir[35] )
  );
  LUT6 #(
    .INIT ( 64'h0600000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221114  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_8720 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [8]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_8722 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_8721 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_8722 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000020802 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF3210 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181112  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 ),
    .O(\s1/i8088/tcore/rom_ir[34] )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_8728 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_8727 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 ),
    .O(\s1/i8088/tcore/rom_ir[29] )
  );
  LUT6 #(
    .INIT ( 64'h0081018203380000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101117  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_8727 )
  );
  LUT6 #(
    .INIT ( 64'h0008868120800000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_8728 )
  );
  LUT6 #(
    .INIT ( 64'h1111511100004000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76115  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 ),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 ),
    .O(\s1/i8088/tcore/rom_ir[22] )
  );
  LUT5 #(
    .INIT ( 32'h00089010 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom10911  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N4 ),
    .O(\s1/i8088/tcore/rom_ir[32] )
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom10911_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N4 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7311  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_N2 ),
    .O(\s1/i8088/tcore/rom_ir[21] )
  );
  LUT4 #(
    .INIT ( 16'hADDD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7311_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N2 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_8738 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[15] )
  );
  LUT6 #(
    .INIT ( 64'h4440444055514440 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56116  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_8740 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_8742 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_8739 ),
    .I5(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_8738 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_8739 )
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_8741 ),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_8740 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_8741 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 ),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_8742 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7775AAAA2220 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711115  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71119 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71113_8750 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711113_8744 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[1] )
  );
  LUT5 #(
    .INIT ( 32'hDC549810 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711114  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711112_8745 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711110_8747 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111_8746 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711113_8744 )
  );
  LUT6 #(
    .INIT ( 64'h0000000025220000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711113  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711112_8745 )
  );
  LUT6 #(
    .INIT ( 64'h0000000054A00006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111_8746 )
  );
  LUT6 #(
    .INIT ( 64'h5EDB000120643206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom711110_8747 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71114  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_8752 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71112_8751 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71113_8750 )
  );
  LUT5 #(
    .INIT ( 32'h46510D45 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71113  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71112_8751 )
  );
  LUT5 #(
    .INIT ( 32'h31120000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_8752 )
  );
  LUT5 #(
    .INIT ( 32'h000050C8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom2411  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [8]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/micro_data_N0 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[7] )
  );
  LUT4 #(
    .INIT ( 16'hFFEB ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom2411_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1871  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_8762 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_8755 ),
    .O(\s1/i8088/tcore/end_seq )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1841  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_8769 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_8776 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[48] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1741  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_8789 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_8782 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[46] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom11211  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_8814 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_8807 ),
    .O(\s1/i8088/tcore/rom_ir[33] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1041  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_8828 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_8821 ),
    .O(\s1/i8088/tcore/rom_ir[30] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom941  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_8842 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_8835 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[28] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9111  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_8856 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_8849 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[27] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom881  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_8870 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_8863 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[26] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom851  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_8882 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_8877 ),
    .O(\s1/i8088/tcore/rom_ir[25] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8211  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_8894 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_8887 ),
    .O(\s1/i8088/tcore/rom_ir[24] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7112  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_8913 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_8906 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[20] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom681  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_8925 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_8920 ),
    .O(\s1/i8088/tcore/rom_ir[19] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom651  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_8937 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_8930 ),
    .O(\s1/i8088/tcore/rom_ir[18] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom621  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_8951 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_8944 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[17] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom591  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_8962 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_8955 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[16] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom491  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_8975 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_8968 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[14] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom461  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_8988 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_8982 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[13] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom431  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_8998 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_8992 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[12] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom331  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_9009 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_9002 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom301  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_9016 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_9020 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[9] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom271  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_9027 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_9020 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[8] )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom221  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_9033 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_9039 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[6] )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom191  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_9046 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_9053 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_9066 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_9059 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_9087 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_9081 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[2] )
  );
  LUT6 #(
    .INIT ( 64'h401141746099046C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_8757 )
  );
  LUT6 #(
    .INIT ( 64'h0520110099141A41 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_8758 )
  );
  LUT6 #(
    .INIT ( 64'h6000200200024000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_8760 )
  );
  LUT6 #(
    .INIT ( 64'h0111013915100110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_8761 )
  );
  LUT6 #(
    .INIT ( 64'h92845892FEDDBAFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_8764 )
  );
  LUT6 #(
    .INIT ( 64'h122745C1499D23E0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_8765 )
  );
  LUT6 #(
    .INIT ( 64'h3A93924893882291 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_8767 )
  );
  LUT6 #(
    .INIT ( 64'h82650A42F2EDE565 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_8768 )
  );
  LUT6 #(
    .INIT ( 64'h50380184021F89C0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_8771 )
  );
  LUT6 #(
    .INIT ( 64'h01013146090E064C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_8772 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_8774 )
  );
  LUT6 #(
    .INIT ( 64'h0000004000000110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_8775 )
  );
  LUT6 #(
    .INIT ( 64'h00000CC080405C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_8778 )
  );
  LUT6 #(
    .INIT ( 64'h000000969607E000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_8779 )
  );
  LUT6 #(
    .INIT ( 64'h4004AC04B0123004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_8781 )
  );
  LUT6 #(
    .INIT ( 64'h5C386182A94A9000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_8784 )
  );
  LUT6 #(
    .INIT ( 64'h1603B56649CE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_8785 )
  );
  LUT6 #(
    .INIT ( 64'hA602602C050140B0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_8787 )
  );
  LUT6 #(
    .INIT ( 64'h000380C000000554 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_8788 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_8793 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_8789 )
  );
  LUT6 #(
    .INIT ( 64'h1080002218910000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_8791 )
  );
  LUT6 #(
    .INIT ( 64'h0000009696000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_8792 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_8794 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_8793 )
  );
  LUT6 #(
    .INIT ( 64'h8089000000123000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_8794 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_8799 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_8795 )
  );
  LUT6 #(
    .INIT ( 64'hA040820800006418 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_8797 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000108892 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_8798 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_8800 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_8799 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000001000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_8800 )
  );
  LUT6 #(
    .INIT ( 64'h003300100008A3FC ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_8802 )
  );
  LUT6 #(
    .INIT ( 64'h45B4B41100440102 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_8805 )
  );
  LUT6 #(
    .INIT ( 64'h0200514B4B6D0B4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_8806 )
  );
  LUT6 #(
    .INIT ( 64'h5EFDF7DEAB5F9BE1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_8809 )
  );
  LUT6 #(
    .INIT ( 64'hBF37B56649CE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_8810 )
  );
  LUT6 #(
    .INIT ( 64'hAF36E6BCD79BCDF9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_8812 )
  );
  LUT6 #(
    .INIT ( 64'h0007CDE4A124C7F4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_8813 )
  );
  LUT6 #(
    .INIT ( 64'hF1C47FE6DAD55C03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_8816 )
  );
  LUT6 #(
    .INIT ( 64'h000000969617E127 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_8817 )
  );
  LUT6 #(
    .INIT ( 64'hB000000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_8819 )
  );
  LUT6 #(
    .INIT ( 64'hCCEDAC04B0123004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_8820 )
  );
  LUT6 #(
    .INIT ( 64'h17BEF9E6AD56FA73 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_8823 )
  );
  LUT6 #(
    .INIT ( 64'h81937F37FFBF94C9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_8824 )
  );
  LUT6 #(
    .INIT ( 64'hB250C7C1163ED983 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_8826 )
  );
  LUT6 #(
    .INIT ( 64'h5551D5530142C7D4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_8827 )
  );
  LUT6 #(
    .INIT ( 64'hEA84FAB2B8251E83 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_8830 )
  );
  LUT6 #(
    .INIT ( 64'hED5FBFFF7EFB8579 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_8831 )
  );
  LUT6 #(
    .INIT ( 64'h9F7B9F8FFF1BFE6D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_8833 )
  );
  LUT6 #(
    .INIT ( 64'hCAC6E9D2FA4EAA66 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_8834 )
  );
  LUT6 #(
    .INIT ( 64'h4D1A69A000000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom934  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_8837 )
  );
  LUT6 #(
    .INIT ( 64'hB23695336CC66625 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom933  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_8838 )
  );
  LUT6 #(
    .INIT ( 64'h023726A4D41B0D91 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom932  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_8840 )
  );
  LUT6 #(
    .INIT ( 64'h00010D80012487F0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom931  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_8841 )
  );
  LUT6 #(
    .INIT ( 64'h01804CC090910000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom924  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_8844 )
  );
  LUT6 #(
    .INIT ( 64'h000000960160E000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom923  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_8845 )
  );
  LUT6 #(
    .INIT ( 64'h00004B0000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom922  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_8847 )
  );
  LUT6 #(
    .INIT ( 64'h0889AEB000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom921  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_8848 )
  );
  LUT6 #(
    .INIT ( 64'h4C18618000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom903  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_8851 )
  );
  LUT6 #(
    .INIT ( 64'h8010952248C66625 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom902  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_8852 )
  );
  LUT6 #(
    .INIT ( 64'h0011020040080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom901  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_8854 )
  );
  LUT6 #(
    .INIT ( 64'h0000040000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_8855 )
  );
  LUT6 #(
    .INIT ( 64'h08088CC000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom893  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_8858 )
  );
  LUT6 #(
    .INIT ( 64'h000000969640F200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom892  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_8859 )
  );
  LUT6 #(
    .INIT ( 64'h000000EEFFBBF000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom891  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_8861 )
  );
  LUT6 #(
    .INIT ( 64'h00000000000004B0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_8862 )
  );
  LUT6 #(
    .INIT ( 64'h5D3A69A6AB5FDBF5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom873  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_8865 )
  );
  LUT6 #(
    .INIT ( 64'h3CA7B5776DCE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom872  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_8866 )
  );
  LUT6 #(
    .INIT ( 64'hACA7D4BA9753E9E5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom871  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_8868 )
  );
  LUT6 #(
    .INIT ( 64'h0006A9F6B5B6C706 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_8869 )
  );
  LUT6 #(
    .INIT ( 64'hF9E6F326DAD55C03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom863  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_8872 )
  );
  LUT6 #(
    .INIT ( 64'hDF80000000280B27 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom862  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_8873 )
  );
  LUT6 #(
    .INIT ( 64'h00004BEEFC000EFD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom861  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_8875 )
  );
  LUT6 #(
    .INIT ( 64'hECED000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_8876 )
  );
  LUT6 #(
    .INIT ( 64'h52DC3B87706E3716 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom841  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_8880 )
  );
  LUT6 #(
    .INIT ( 64'h0001371B5EDB3FF3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_8881 )
  );
  LUT6 #(
    .INIT ( 64'h20088169680004D8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom833  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB41100440102 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom832  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_8885 )
  );
  LUT6 #(
    .INIT ( 64'h3312FFFFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom831  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_8886 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E79954A0641E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom814  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_8889 )
  );
  LUT6 #(
    .INIT ( 64'hE2DCDFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom813  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_8890 )
  );
  LUT6 #(
    .INIT ( 64'h52DD3B87706E3716 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom812  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_8892 )
  );
  LUT6 #(
    .INIT ( 64'h0001371B5EDB17F3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom811  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_8893 )
  );
  LUT6 #(
    .INIT ( 64'h0F3BC019252AA3FC ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom803  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_8896 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF6969E7FCD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom802  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_8897 )
  );
  LUT6 #(
    .INIT ( 64'h45B4B4FFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom801  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_8899 )
  );
  LUT6 #(
    .INIT ( 64'h3312514FFFFFFB4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_8900 )
  );
  LUT6 #(
    .INIT ( 64'hFDFBEFBFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom783  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_8902 )
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom782  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_8903 )
  );
  LUT6 #(
    .INIT ( 64'hFCFEDFBBF77FFFE7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom781  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_8904 )
  );
  LUT6 #(
    .INIT ( 64'h0006BFFFFFFFD7F7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_8905 )
  );
  LUT6 #(
    .INIT ( 64'hFEFDF7DFFFEAFF39 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom703  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_8908 )
  );
  LUT6 #(
    .INIT ( 64'h3F27B56EDBDEEEFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom702  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_8909 )
  );
  LUT6 #(
    .INIT ( 64'hFF26E4FC9F93C9F9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom701  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_8911 )
  );
  LUT6 #(
    .INIT ( 64'h0007C9FFF924C005 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_8912 )
  );
  LUT6 #(
    .INIT ( 64'hF5FF43EFDEDD5FC3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom693  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_8915 )
  );
  LUT6 #(
    .INIT ( 64'h324CC8DEDFFC9F6F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom692  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_8916 )
  );
  LUT6 #(
    .INIT ( 64'hFF6F6F9992664993 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom691  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_8918 )
  );
  LUT6 #(
    .INIT ( 64'hCEED5146F6DBF6F6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_8919 )
  );
  LUT6 #(
    .INIT ( 64'h5E00004260002006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom672  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_8922 )
  );
  LUT6 #(
    .INIT ( 64'h0002222046400222 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_8924 )
  );
  LUT6 #(
    .INIT ( 64'h164C061000560406 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom663  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_8927 )
  );
  LUT6 #(
    .INIT ( 64'h0004400800110004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom662  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_8928 )
  );
  LUT6 #(
    .INIT ( 64'h0102082000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom643  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_8932 )
  );
  LUT6 #(
    .INIT ( 64'h8010001124000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom642  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_8933 )
  );
  LUT6 #(
    .INIT ( 64'h0010020040080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom641  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_8935 )
  );
  LUT6 #(
    .INIT ( 64'h00000400000007F2 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_8936 )
  );
  LUT6 #(
    .INIT ( 64'h0800800000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom633  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_8939 )
  );
  LUT6 #(
    .INIT ( 64'h1244489696689800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom632  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_8940 )
  );
  LUT6 #(
    .INIT ( 64'hBA4B4B0000000891 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom631  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_8942 )
  );
  LUT6 #(
    .INIT ( 64'h0000AEB4B492F004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_8943 )
  );
  LUT6 #(
    .INIT ( 64'h418D1FE7344B5D4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom613  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_8946 )
  );
  LUT6 #(
    .INIT ( 64'h2098F02800184800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom612  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_8947 )
  );
  LUT6 #(
    .INIT ( 64'h3B2963199D8890CA ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom611  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_8949 )
  );
  LUT6 #(
    .INIT ( 64'h4000464002401241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_8950 )
  );
  LUT6 #(
    .INIT ( 64'h0018C44D06400204 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom603  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_8953 )
  );
  LUT6 #(
    .INIT ( 64'h7D2FFD76D9BAFE6F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom583  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_8957 )
  );
  LUT6 #(
    .INIT ( 64'h2F0ED3AC9A67DEA1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom582  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_8958 )
  );
  LUT6 #(
    .INIT ( 64'hCCB84F9BD6E126D1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom581  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_8960 )
  );
  LUT6 #(
    .INIT ( 64'h2E2E362228550069 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_8961 )
  );
  LUT6 #(
    .INIT ( 64'h1BA38A622A284A72 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom573  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_8964 )
  );
  LUT6 #(
    .INIT ( 64'h1A81090DD1024441 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom572  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_8965 )
  );
  LUT6 #(
    .INIT ( 64'hEAB2690F7BBD4622 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_8967 )
  );
  LUT6 #(
    .INIT ( 64'h353D09EF813B0DED ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom483  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_8970 )
  );
  LUT6 #(
    .INIT ( 64'h38BABC7423DE78E8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom482  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_8971 )
  );
  LUT6 #(
    .INIT ( 64'h36B391D021998C8A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom481  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_8973 )
  );
  LUT6 #(
    .INIT ( 64'h049018A810081059 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_8974 )
  );
  LUT6 #(
    .INIT ( 64'h0032821024282B02 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom473  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_8977 )
  );
  LUT6 #(
    .INIT ( 64'h1A098109D1440241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom472  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_8978 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom471  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_8980 )
  );
  LUT6 #(
    .INIT ( 64'hE4D4690FB5DB2244 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_8981 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100010000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom453  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_8984 )
  );
  LUT6 #(
    .INIT ( 64'h2054242429050522 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom451  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_8986 )
  );
  LUT6 #(
    .INIT ( 64'h0030080000200000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_8987 )
  );
  LUT6 #(
    .INIT ( 64'h020000100120A000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom443  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_8990 )
  );
  LUT6 #(
    .INIT ( 64'h4048000000211100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom422  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_8994 )
  );
  LUT6 #(
    .INIT ( 64'h0048090120241202 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom421  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_8996 )
  );
  LUT6 #(
    .INIT ( 64'h0000120006C00000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_8997 )
  );
  LUT6 #(
    .INIT ( 64'h1112000909240909 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_9001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000150086 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom323  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_9004 )
  );
  LUT6 #(
    .INIT ( 64'h40C8000000211100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom322  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_9005 )
  );
  LUT6 #(
    .INIT ( 64'h00C8110320642206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom321  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_9007 )
  );
  LUT6 #(
    .INIT ( 64'h0000220002C90000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_9008 )
  );
  LUT6 #(
    .INIT ( 64'h020000102120A000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom313  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_9011 )
  );
  LUT6 #(
    .INIT ( 64'h0000012120000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom312  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_9012 )
  );
  LUT6 #(
    .INIT ( 64'h0000800880080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom311  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_9014 )
  );
  LUT6 #(
    .INIT ( 64'h400A046240454019 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_9015 )
  );
  LUT6 #(
    .INIT ( 64'h0E00000925220000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom283  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_9018 )
  );
  LUT6 #(
    .INIT ( 64'hA102082154A00006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom263  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_9022 )
  );
  LUT6 #(
    .INIT ( 64'h40C84A99B6319992 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom262  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_9023 )
  );
  LUT6 #(
    .INIT ( 64'h50C8190320643206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom261  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_9025 )
  );
  LUT6 #(
    .INIT ( 64'h0000321B5EDB0003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_9026 )
  );
  LUT6 #(
    .INIT ( 64'h0E00800925220000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom253  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_9029 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom252  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_9030 )
  );
  LUT6 #(
    .INIT ( 64'h3112028000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_9032 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_9034 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_9037 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_9033 )
  );
  LUT6 #(
    .INIT ( 64'h0102082000110000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom213  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_9035 )
  );
  LUT6 #(
    .INIT ( 64'h0000001124000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom212  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_9036 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_9037 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom211  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom203  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_9041 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom202  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_9042 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom201  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_9044 )
  );
  LUT6 #(
    .INIT ( 64'h000002800480C000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_9045 )
  );
  LUT6 #(
    .INIT ( 64'h01020820001519E6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_9048 )
  );
  LUT6 #(
    .INIT ( 64'h0E00000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_9049 )
  );
  LUT6 #(
    .INIT ( 64'h0E00E01C0300C070 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom181  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_9051 )
  );
  LUT6 #(
    .INIT ( 64'h8044000420465C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_9055 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090000524 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_9056 )
  );
  LUT6 #(
    .INIT ( 64'hC554A00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_9058 )
  );
  LUT6 #(
    .INIT ( 64'hEDDBEFBFFFF519E7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom153  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_9061 )
  );
  LUT6 #(
    .INIT ( 64'h5EEADFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_9062 )
  );
  LUT6 #(
    .INIT ( 64'hFEEAFD3FA775FAF7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom151  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_9064 )
  );
  LUT6 #(
    .INIT ( 64'h0007BAFFFFFFE005 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_9065 )
  );
  LUT6 #(
    .INIT ( 64'h96C4002FFFF75C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom143  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_9068 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090070524 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom142  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_9069 )
  );
  LUT6 #(
    .INIT ( 64'h80484B0000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom141  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_9071 )
  );
  LUT6 #(
    .INIT ( 64'hFDDFA00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_9072 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E798001501C0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_9075 )
  );
  LUT6 #(
    .INIT ( 64'h0000DFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_9076 )
  );
  LUT6 #(
    .INIT ( 64'h0000200400000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom121  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_9078 )
  );
  LUT6 #(
    .INIT ( 64'h0000004000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_9079 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 )
  );
  LUT6 #(
    .INIT ( 64'h18B14510001F81E6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_9083 )
  );
  LUT6 #(
    .INIT ( 64'h0E01FFEEDBAD5548 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_9084 )
  );
  LUT6 #(
    .INIT ( 64'h0E00E01803000070 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom91  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_9086 )
  );
  LUT6 #(
    .INIT ( 64'h0007804006DB2000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 )
  );
  LUT6 #(
    .INIT ( 64'h8044000422060000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_9089 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090000724 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom82  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_9090 )
  );
  LUT6 #(
    .INIT ( 64'h8048000000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_9092 )
  );
  LUT6 #(
    .INIT ( 64'h0554A00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_9093 )
  );
  INV   \s9/keyboard_keyboard_clock_inv_INV_0  (
    .I(KEYBOARD_CLK_BUFGP_1),
    .O(\s9/keyboard_keyboard_clock_inv )
  );
  RAMB18 #(
    .INIT_00 ( 256'h5B03111E1F2C71665A02101D702A386559290F3E40424464583C3B3D3F4143FF ),
    .INIT_01 ( 256'h5F0908162432726A5E071522233031695D061314212F39685C040512202D2E67 ),
    .INIT_02 ( 256'h76632B751B1C363A6E620D1A7428736D610C19272635346C600A0B181725336B ),
    .INIT_03 ( 256'h544649374A514E574501484D4C5053526F7F7E474B7D4F7C7B0E7A7978775655 ),
    .INIT_04 ( 256'h9F9E9D9C9B9A999897969594939291908F8E8D8C8B8A89888786855441828180 ),
    .INIT_05 ( 256'hBFBEBDBCBBBAB9B8B7B6B5B4B3B2B1B0AFAEADACABAAA9A8A7A6A5A4A3A2A1A0 ),
    .INIT_06 ( 256'hDFDEDDDCDBDAD9D8D7D6D5D4D3D2D1D0CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0 ),
    .INIT_07 ( 256'hFFFEFDFCFBFAF9F8F7F6F5F4F3F2F1F0EFEEEDECEBEAE9E8E7E6E5E4E3E2E1E0 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .READ_WIDTH_A ( 9 ),
    .WRITE_WIDTH_A ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .READ_WIDTH_B ( 0 ),
    .WRITE_WIDTH_B ( 0 ),
    .INIT_FILE ( "NONE" ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ))
  \s9/keyboard_Mram_tdata  (
    .CLKA(\s9/keyboard_keyboard_clock_inv ),
    .CLKB(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .ENA(pwr_good),
    .ENB(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .REGCEA(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .REGCEB(\NLW_s9/keyboard_Mram_tdata_REGCEB_UNCONNECTED ),
    .SSRA(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .SSRB(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .ADDRA({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> , \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> , 
\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> , \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> , 
\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> , \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> , 
\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> , \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> , 
\NLW_s9/keyboard_Mram_tdata_ADDRA<2>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRA<1>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_s9/keyboard_Mram_tdata_ADDRB<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<12>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<11>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<10>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<8>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<7>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<6>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<5>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<4>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<3>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<2>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<0>_UNCONNECTED }),
    .DIA({\NLW_s9/keyboard_Mram_tdata_DIA<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIA<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIA<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<8>_UNCONNECTED , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
}),
    .DIB({\NLW_s9/keyboard_Mram_tdata_DIB<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<8>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<7>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<6>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<5>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<4>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<3>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<2>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<0>_UNCONNECTED }),
    .DIPA({\NLW_s9/keyboard_Mram_tdata_DIPA<1>_UNCONNECTED , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .DIPB({\NLW_s9/keyboard_Mram_tdata_DIPB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIPB<0>_UNCONNECTED }),
    .DOA({\NLW_s9/keyboard_Mram_tdata_DOA<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOA<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOA<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<8>_UNCONNECTED , 
\s9/keyboard/tdata [7], \s9/keyboard/tdata [6], \s9/keyboard/tdata [5], \s9/keyboard/tdata [4], \s9/keyboard/tdata [3], \s9/keyboard/tdata [2], 
\s9/keyboard/tdata [1], \s9/keyboard/tdata [0]}),
    .DOB({\NLW_s9/keyboard_Mram_tdata_DOB<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<8>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<7>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<6>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<5>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<4>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<3>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<2>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<0>_UNCONNECTED }),
    .DOPA({\NLW_s9/keyboard_Mram_tdata_DOPA<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOPA<0>_UNCONNECTED }),
    .DOPB({\NLW_s9/keyboard_Mram_tdata_DOPB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOPB<0>_UNCONNECTED }),
    .WEA({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .WEB({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 })
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18  (
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/zi [32]),
    .CE(pwr_good),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_9095 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_Q31_UNCONNECTED ),
    .A({pwr_good, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, pwr_good})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_9095 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18])
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf  (
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe [0]),
    .CE(pwr_good),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_9096 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_Q31_UNCONNECTED ),
    .A({pwr_good, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, pwr_good})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/ovf  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_9096 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_2632 )
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18  (
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/bs ),
    .CE(pwr_good),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_9097 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_Q31_UNCONNECTED ),
    .A({pwr_good, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, pwr_good})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe_18  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_9097 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(pwr_good),
    .A2(pwr_good),
    .A3(pwr_good),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_4680 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_9098 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_16  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_9098 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15  (
    .A0(pwr_good),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(pwr_good),
    .A3(pwr_good),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_4681 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_9099 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_15  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_9099 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(pwr_good),
    .A3(pwr_good),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_4682 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_9100 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_14  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_9100 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13  (
    .A0(pwr_good),
    .A1(pwr_good),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(pwr_good),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_4683 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_9101 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_13  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_9101 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(pwr_good),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(pwr_good),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_4684 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_9102 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_12  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_9102 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11  (
    .A0(pwr_good),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(pwr_good),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_4685 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_9103 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_11  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_9103 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(pwr_good),
    .A2(pwr_good),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_4688 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_9104 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_8  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_9104 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(pwr_good),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_4686 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_9105 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_10  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_9105 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9  (
    .A0(pwr_good),
    .A1(pwr_good),
    .A2(pwr_good),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_4687 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_9106 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_9  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_9106 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7  (
    .A0(pwr_good),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(pwr_good),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_4689 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_9107 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_7  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_9107 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(pwr_good),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_4690 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_9108 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_6  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_9108 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5  (
    .A0(pwr_good),
    .A1(pwr_good),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_4691 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_9109 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_5  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_9109 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(pwr_good),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_4692 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_9110 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_4  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_9110 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3  (
    .A0(pwr_good),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_4693 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_9111 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_3  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_9111 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2  (
    .A0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .A3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 ),
    .CE(pwr_good),
    .CLK(USER_CLK_IBUF_BUFG_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_4694 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_9112 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_2  (
    .C(USER_CLK_IBUF_BUFG_0),
    .CE(pwr_good),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_9112 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2])
  );
  romcore   \s5/rommod/crc  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .wea({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .addra({\s5/rommod/upaddr [2], \s5/rommod/upaddr [1], \s5/rommod/upaddr [0], a[12], a[11], a[10], a[9], a[8], \xa[7] , \xa[6] , \xa[5] , 
\s5/xa [4], \xa[3] , \xa[2] , \xa[1] , \xa[0] }),
    .dina({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .douta({\s5/rommod/outputval [7], \s5/rommod/outputval [6], \s5/rommod/outputval [5], \s5/rommod/outputval [4], \s5/rommod/outputval [3], 
\s5/rommod/outputval [2], \s5/rommod/outputval [1], \s5/rommod/outputval [0]})
  );
  charcore   \s0/vgamod/char_rom  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .wea({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .addra({\s0/vgamod/vga_data_out [7], \s0/vgamod/vga_data_out [6], \s0/vgamod/vga_data_out [5], \s0/vgamod/vga_data_out [4], 
\s0/vgamod/vga_data_out [3], \s0/vgamod/vga_data_out [2], \s0/vgamod/vga_data_out [1], \s0/vgamod/vga_data_out [0], \s0/vgamod/v_count [3], 
\s0/vgamod/v_count [2], \s0/vgamod/v_count [1], \s0/vgamod/v_count [0]}),
    .dina({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .douta({\s0/vgamod/char_data_out [7], \s0/vgamod/char_data_out [6], \s0/vgamod/char_data_out [5], \s0/vgamod/char_data_out [4], 
\s0/vgamod/char_data_out [3], \s0/vgamod/char_data_out [2], \s0/vgamod/char_data_out [1], \s0/vgamod/char_data_out [0]})
  );
  charram   \s0/vgamod/ram_2k_char  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .rsta(\s2/rdy_wait_38 ),
    .wea({\s0/vgamod/new_buff_we }),
    .addra({\s0/vgamod/new_buff_addr [10], \s0/vgamod/new_buff_addr [9], \s0/vgamod/new_buff_addr [8], \s0/vgamod/new_buff_addr [7], 
\s0/vgamod/new_buff_addr [6], \s0/vgamod/new_buff_addr [5], \s0/vgamod/new_buff_addr [4], \s0/vgamod/new_buff_addr [3], \s0/vgamod/new_buff_addr [2], 
\s0/vgamod/new_buff_addr [1], \s0/vgamod/new_buff_addr [0]}),
    .dina({d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0]}),
    .douta({\s0/vgamod/vga_data_out [7], \s0/vgamod/vga_data_out [6], \s0/vgamod/vga_data_out [5], \s0/vgamod/vga_data_out [4], 
\s0/vgamod/vga_data_out [3], \s0/vgamod/vga_data_out [2], \s0/vgamod/vga_data_out [1], \s0/vgamod/vga_data_out [0]})
  );
  attrram   \s0/vgamod/ram_2k_attr  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .rsta(\s2/rdy_wait_38 ),
    .wea({\s0/vgamod/new_attr_we }),
    .addra({\s0/vgamod/new_attr_addr [10], \s0/vgamod/new_attr_addr [9], \s0/vgamod/new_attr_addr [8], \s0/vgamod/new_attr_addr [7], 
\s0/vgamod/new_attr_addr [6], \s0/vgamod/new_attr_addr [5], \s0/vgamod/new_attr_addr [4], \s0/vgamod/new_attr_addr [3], \s0/vgamod/new_attr_addr [2], 
\s0/vgamod/new_attr_addr [1], \s0/vgamod/new_attr_addr [0]}),
    .dina({d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0]}),
    .douta({\s0/vgamod/attr_data_out [7], \s0/vgamod/attr_data_out [6], \s0/vgamod/attr_data_out [5], \s0/vgamod/attr_data_out [4], 
\s0/vgamod/attr_data_out [3], \s0/vgamod/attr_data_out [2], \s0/vgamod/attr_data_out [1], \s0/vgamod/attr_data_out [0]})
  );
  ramcore   \s6/rb3/central_ram_core/central_ram_core  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb3/n0013 [8], \s6/rb3/n0013 [7], \s6/rb3/n0013 [6], \s6/rb3/n0013 [5], \s6/rb3/n0013 [4], \s6/rb3/n0013 [3], \s6/rb3/n0013 [2], 
\s6/rb3/n0013 [1], \s6/rb3/n0013 [0]})
  );
  ramcore   \s6/rb2/central_ram_core/central_ram_core  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb2/n0013 [8], \s6/rb2/n0013 [7], \s6/rb2/n0013 [6], \s6/rb2/n0013 [5], \s6/rb2/n0013 [4], \s6/rb2/n0013 [3], \s6/rb2/n0013 [2], 
\s6/rb2/n0013 [1], \s6/rb2/n0013 [0]})
  );
  ramcore   \s6/rb1/central_ram_core/central_ram_core  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb1/n0013 [8], \s6/rb1/n0013 [7], \s6/rb1/n0013 [6], \s6/rb1/n0013 [5], \s6/rb1/n0013 [4], \s6/rb1/n0013 [3], \s6/rb1/n0013 [2], 
\s6/rb1/n0013 [1], \s6/rb1/n0013 [0]})
  );
  ramcore   \s6/rb0/central_ram_core/central_ram_core  (
    .clka(USER_CLK_IBUF_BUFG_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , 
\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 , \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 
, \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi8 }),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb0/n0013 [8], \s6/rb0/n0013 [7], \s6/rb0/n0013 [6], \s6/rb0/n0013 [5], \s6/rb0/n0013 [4], \s6/rb0/n0013 [3], \s6/rb0/n0013 [2], 
\s6/rb0/n0013 [1], \s6/rb0/n0013 [0]})
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
