C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\bin\Debug\9-20_example.exe.config
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\bin\Debug\9-20_example.exe
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\bin\Debug\9-20_example.pdb
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\bin\Debug\9-20_example.xml
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\9-20_example.vbprojAssemblyReference.cache
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\_9_20_example.ExampleForm.resources
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\_9_20_example.Resources.resources
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\9-20_example.vbproj.GenerateResource.cache
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\9-20_example.vbproj.CoreCompileInputs.cache
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\9-20_example.exe
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\9-20_example.xml
C:\Users\demps\Documents\GitHub\DRD-VS-F19\Assignments\Asg2-6_DisplaStateFlags\9-20_example\obj\Debug\9-20_example.pdb
