Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Jan 30 23:37:19 2022
| Host         : LAPTOP-67MV0354 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 476 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     68.452        0.000                      0                 2983        0.028        0.000                      0                 2983        3.000        0.000                       0                   482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         68.452        0.000                      0                 2983        0.204        0.000                      0                 2983       41.167        0.000                       0                   478  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       68.463        0.000                      0                 2983        0.204        0.000                      0                 2983       41.167        0.000                       0                   478  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         68.452        0.000                      0                 2983        0.028        0.000                      0                 2983  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       68.452        0.000                      0                 2983        0.028        0.000                      0                 2983  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       68.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.452ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 1.847ns (12.799%)  route 12.584ns (87.201%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.926    13.524    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 68.452    

Slack (MET) :             68.921ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.012ns  (logic 1.847ns (13.181%)  route 12.165ns (86.819%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.508    13.106    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                 68.921    

Slack (MET) :             69.077ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.855ns  (logic 1.847ns (13.331%)  route 12.008ns (86.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.350    12.948    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.025    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.025    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 69.077    

Slack (MET) :             69.440ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 1.847ns (13.693%)  route 11.642ns (86.307%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.984    12.582    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.022    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.022    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                 69.440    

Slack (MET) :             69.635ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.246ns  (logic 1.847ns (13.944%)  route 11.399ns (86.056%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.741    12.339    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.974    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.974    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                 69.635    

Slack (MET) :             69.820ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 1.847ns (14.145%)  route 11.211ns (85.855%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.553    12.151    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.971    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.971    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                 69.820    

Slack (MET) :             69.984ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.847ns (14.331%)  route 11.041ns (85.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.383    11.981    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.965    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.965    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 69.984    

Slack (MET) :             70.344ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.522ns  (logic 1.847ns (14.750%)  route 10.675ns (85.250%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 82.008 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.017    11.615    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.695    82.008    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.496    
                         clock uncertainty           -0.176    82.319    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.959    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.959    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                 70.344    

Slack (MET) :             70.520ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 1.971ns (16.063%)  route 10.299ns (83.937%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         0.739     4.337    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124     4.461 r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__4/i_/O
                         net (fo=16, routed)          6.903    11.364    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 70.520    

Slack (MET) :             70.643ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.280ns  (logic 1.847ns (15.041%)  route 10.433ns (84.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         7.775    11.373    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.176    82.376    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.016    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.016    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 70.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y95         FDCE                                         r  Filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.160    -0.295    Filtro/R0[6]
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.059    -0.499    Filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Filtro/R1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Filtro/R1_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.380    Filtro/UUT_SUM/Q[7]
    SLICE_X71Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.335 r  Filtro/UUT_SUM/R2[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.335    Filtro/UUT_SUM/R2[7]_i_5_n_0
    SLICE_X71Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.272 r  Filtro/UUT_SUM/R2_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.272    Filtro/s_out[7]
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X71Y96         FDCE (Hold_fdce_C_D)         0.102    -0.481    Filtro/R2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.044%)  route 0.172ns (54.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.596    -0.568    Filtro/CLK
    SLICE_X73Y99         FDCE                                         r  Filtro/X0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  Filtro/X0_reg[5]/Q
                         net (fo=2, routed)           0.172    -0.255    Filtro/X0[5]
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.871    -0.802    Filtro/CLK
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X74Y99         FDCE (Hold_fdce_C_D)         0.059    -0.468    Filtro/X1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.568%)  route 0.160ns (49.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Filtro/CLK
    SLICE_X70Y99         FDCE                                         r  Filtro/X0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Filtro/X0_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.271    Filtro/X0[7]
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.841    -0.832    Filtro/CLK
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.070    -0.487    Filtro/X1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/FSMD/data_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.335%)  route 0.342ns (59.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Audio_interf/FSMD/CLK
    SLICE_X69Y98         FDCE                                         r  Audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  Audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=3, routed)           0.083    -0.372    Audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.327 r  Audio_interf/FSMD/data_1[7]_i_5/O
                         net (fo=3, routed)           0.259    -0.068    Audio_interf/FSMD/data_1[7]_i_5_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.023 r  Audio_interf/FSMD/data_1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    Audio_interf/FSMD/data_1_next[7]
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    Audio_interf/FSMD/CLK
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.091    -0.239    Audio_interf/FSMD/data_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.083%)  route 0.172ns (54.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Filtro/CLK
    SLICE_X71Y92         FDCE                                         r  Filtro/X0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Filtro/X0_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.285    Filtro/X0[2]
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.839    -0.834    Filtro/CLK
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X69Y92         FDCE (Hold_fdce_C_D)         0.070    -0.511    Filtro/X1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y94         FDCE                                         r  Filtro/R0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.287    Filtro/R0[3]
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.066    -0.514    Filtro/R1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  Audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    Audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  Audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    Audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.455    Audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.563    -0.601    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  Audio_interf/enable_generator/r_reg_2_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.304    Audio_interf/enable_generator/r_reg_2[0]
    SLICE_X71Y101        LUT1 (Prop_lut1_I0_O)        0.042    -0.262 r  Audio_interf/enable_generator/r_reg_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Audio_interf/enable_generator/r_next_2[0]
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X71Y101        FDCE (Hold_fdce_C_D)         0.105    -0.496    Audio_interf/enable_generator/r_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Audio_interf/enable_generator/r_reg_4_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.300    Audio_interf/enable_generator/r_reg_4[1]
    SLICE_X61Y98         LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  Audio_interf/enable_generator/r_reg_4[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Audio_interf/enable_generator/r_next_4[1]
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.838    -0.835    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.105    -0.492    Audio_interf/enable_generator/r_reg_4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y12     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y1      Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y5      Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y10     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y35     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y34     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y29     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y26     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y97     Audio_interf/FSMD/data_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y97     Audio_interf/FSMD/data_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y97     Audio_interf/FSMD/data_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     Audio_interf/FSMD/data_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     Audio_interf/FSMD/data_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     Audio_interf/FSMD/data_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     Audio_interf/FSMD/data_2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     Audio_interf/FSMD/data_2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     Audio_interf/FSMD/data_2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y98     Audio_interf/FSMD/data_2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       68.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.463ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 1.847ns (12.799%)  route 12.584ns (87.201%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.926    13.524    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.987    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.987    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 68.463    

Slack (MET) :             68.932ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.012ns  (logic 1.847ns (13.181%)  route 12.165ns (86.819%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.508    13.106    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.166    82.398    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.038    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.038    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                 68.932    

Slack (MET) :             69.088ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.855ns  (logic 1.847ns (13.331%)  route 12.008ns (86.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.350    12.948    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.166    82.396    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.036    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.036    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 69.088    

Slack (MET) :             69.451ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 1.847ns (13.693%)  route 11.642ns (86.307%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.984    12.582    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.166    82.393    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.033    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.033    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                 69.451    

Slack (MET) :             69.646ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.246ns  (logic 1.847ns (13.944%)  route 11.399ns (86.056%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.741    12.339    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.166    82.345    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.985    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.985    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                 69.646    

Slack (MET) :             69.831ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 1.847ns (14.145%)  route 11.211ns (85.855%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.553    12.151    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.166    82.342    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.982    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.982    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                 69.831    

Slack (MET) :             69.995ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.847ns (14.331%)  route 11.041ns (85.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.383    11.981    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.166    82.336    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 69.995    

Slack (MET) :             70.355ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.522ns  (logic 1.847ns (14.750%)  route 10.675ns (85.250%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 82.008 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.017    11.615    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.695    82.008    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.496    
                         clock uncertainty           -0.166    82.330    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.970    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.970    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                 70.355    

Slack (MET) :             70.531ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 1.971ns (16.063%)  route 10.299ns (83.937%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         0.739     4.337    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124     4.461 r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__4/i_/O
                         net (fo=16, routed)          6.903    11.364    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.166    82.338    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.895    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 70.531    

Slack (MET) :             70.654ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.280ns  (logic 1.847ns (15.041%)  route 10.433ns (84.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         7.775    11.373    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.166    82.387    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 70.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y95         FDCE                                         r  Filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.160    -0.295    Filtro/R0[6]
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.059    -0.499    Filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Filtro/R1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Filtro/R1_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.380    Filtro/UUT_SUM/Q[7]
    SLICE_X71Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.335 r  Filtro/UUT_SUM/R2[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.335    Filtro/UUT_SUM/R2[7]_i_5_n_0
    SLICE_X71Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.272 r  Filtro/UUT_SUM/R2_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.272    Filtro/s_out[7]
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X71Y96         FDCE (Hold_fdce_C_D)         0.102    -0.481    Filtro/R2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.044%)  route 0.172ns (54.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.596    -0.568    Filtro/CLK
    SLICE_X73Y99         FDCE                                         r  Filtro/X0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  Filtro/X0_reg[5]/Q
                         net (fo=2, routed)           0.172    -0.255    Filtro/X0[5]
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.871    -0.802    Filtro/CLK
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X74Y99         FDCE (Hold_fdce_C_D)         0.059    -0.468    Filtro/X1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.568%)  route 0.160ns (49.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Filtro/CLK
    SLICE_X70Y99         FDCE                                         r  Filtro/X0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Filtro/X0_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.271    Filtro/X0[7]
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.841    -0.832    Filtro/CLK
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.070    -0.487    Filtro/X1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/FSMD/data_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.335%)  route 0.342ns (59.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Audio_interf/FSMD/CLK
    SLICE_X69Y98         FDCE                                         r  Audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  Audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=3, routed)           0.083    -0.372    Audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.327 r  Audio_interf/FSMD/data_1[7]_i_5/O
                         net (fo=3, routed)           0.259    -0.068    Audio_interf/FSMD/data_1[7]_i_5_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.023 r  Audio_interf/FSMD/data_1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    Audio_interf/FSMD/data_1_next[7]
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    Audio_interf/FSMD/CLK
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.091    -0.239    Audio_interf/FSMD/data_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.083%)  route 0.172ns (54.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Filtro/CLK
    SLICE_X71Y92         FDCE                                         r  Filtro/X0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Filtro/X0_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.285    Filtro/X0[2]
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.839    -0.834    Filtro/CLK
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X69Y92         FDCE (Hold_fdce_C_D)         0.070    -0.511    Filtro/X1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y94         FDCE                                         r  Filtro/R0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.287    Filtro/R0[3]
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.066    -0.514    Filtro/R1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  Audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    Audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  Audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    Audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.455    Audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.563    -0.601    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  Audio_interf/enable_generator/r_reg_2_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.304    Audio_interf/enable_generator/r_reg_2[0]
    SLICE_X71Y101        LUT1 (Prop_lut1_I0_O)        0.042    -0.262 r  Audio_interf/enable_generator/r_reg_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Audio_interf/enable_generator/r_next_2[0]
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X71Y101        FDCE (Hold_fdce_C_D)         0.105    -0.496    Audio_interf/enable_generator/r_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Audio_interf/enable_generator/r_reg_4_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.300    Audio_interf/enable_generator/r_reg_4[1]
    SLICE_X61Y98         LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  Audio_interf/enable_generator/r_reg_4[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Audio_interf/enable_generator/r_next_4[1]
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.838    -0.835    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.105    -0.492    Audio_interf/enable_generator/r_reg_4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y12     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y1      Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y5      Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y10     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y35     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y34     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y29     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y26     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y17     Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y97     Audio_interf/FSMD/data_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y97     Audio_interf/FSMD/data_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y97     Audio_interf/FSMD/data_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     Audio_interf/FSMD/data_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     Audio_interf/FSMD/data_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y98     Audio_interf/FSMD/data_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     Audio_interf/FSMD/data_2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y99     Audio_interf/FSMD/data_2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y98     Audio_interf/FSMD/data_2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y98     Audio_interf/FSMD/data_2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     Audio_interf/FSMD/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     Audio_interf/FSMD/count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       68.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.452ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 1.847ns (12.799%)  route 12.584ns (87.201%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.926    13.524    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 68.452    

Slack (MET) :             68.921ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.012ns  (logic 1.847ns (13.181%)  route 12.165ns (86.819%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.508    13.106    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                 68.921    

Slack (MET) :             69.077ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.855ns  (logic 1.847ns (13.331%)  route 12.008ns (86.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.350    12.948    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.025    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.025    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 69.077    

Slack (MET) :             69.440ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 1.847ns (13.693%)  route 11.642ns (86.307%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.984    12.582    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.022    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.022    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                 69.440    

Slack (MET) :             69.635ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.246ns  (logic 1.847ns (13.944%)  route 11.399ns (86.056%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.741    12.339    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.974    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.974    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                 69.635    

Slack (MET) :             69.820ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 1.847ns (14.145%)  route 11.211ns (85.855%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.553    12.151    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.971    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.971    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                 69.820    

Slack (MET) :             69.984ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.847ns (14.331%)  route 11.041ns (85.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.383    11.981    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.965    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.965    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 69.984    

Slack (MET) :             70.344ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.522ns  (logic 1.847ns (14.750%)  route 10.675ns (85.250%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 82.008 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.017    11.615    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.695    82.008    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.496    
                         clock uncertainty           -0.176    82.319    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.959    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.959    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                 70.344    

Slack (MET) :             70.520ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 1.971ns (16.063%)  route 10.299ns (83.937%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         0.739     4.337    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124     4.461 r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__4/i_/O
                         net (fo=16, routed)          6.903    11.364    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 70.520    

Slack (MET) :             70.643ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.280ns  (logic 1.847ns (15.041%)  route 10.433ns (84.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         7.775    11.373    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.176    82.376    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.016    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.016    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 70.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y95         FDCE                                         r  Filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.160    -0.295    Filtro/R0[6]
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.059    -0.323    Filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Filtro/R1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Filtro/R1_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.380    Filtro/UUT_SUM/Q[7]
    SLICE_X71Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.335 r  Filtro/UUT_SUM/R2[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.335    Filtro/UUT_SUM/R2[7]_i_5_n_0
    SLICE_X71Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.272 r  Filtro/UUT_SUM/R2_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.272    Filtro/s_out[7]
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X71Y96         FDCE (Hold_fdce_C_D)         0.102    -0.305    Filtro/R2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.044%)  route 0.172ns (54.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.596    -0.568    Filtro/CLK
    SLICE_X73Y99         FDCE                                         r  Filtro/X0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  Filtro/X0_reg[5]/Q
                         net (fo=2, routed)           0.172    -0.255    Filtro/X0[5]
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.871    -0.802    Filtro/CLK
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.176    -0.351    
    SLICE_X74Y99         FDCE (Hold_fdce_C_D)         0.059    -0.292    Filtro/X1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.568%)  route 0.160ns (49.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Filtro/CLK
    SLICE_X70Y99         FDCE                                         r  Filtro/X0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Filtro/X0_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.271    Filtro/X0[7]
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.841    -0.832    Filtro/CLK
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.070    -0.311    Filtro/X1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/FSMD/data_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.335%)  route 0.342ns (59.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Audio_interf/FSMD/CLK
    SLICE_X69Y98         FDCE                                         r  Audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  Audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=3, routed)           0.083    -0.372    Audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.327 r  Audio_interf/FSMD/data_1[7]_i_5/O
                         net (fo=3, routed)           0.259    -0.068    Audio_interf/FSMD/data_1[7]_i_5_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.023 r  Audio_interf/FSMD/data_1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    Audio_interf/FSMD/data_1_next[7]
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    Audio_interf/FSMD/CLK
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.176    -0.154    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.091    -0.063    Audio_interf/FSMD/data_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.083%)  route 0.172ns (54.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Filtro/CLK
    SLICE_X71Y92         FDCE                                         r  Filtro/X0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Filtro/X0_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.285    Filtro/X0[2]
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.839    -0.834    Filtro/CLK
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X69Y92         FDCE (Hold_fdce_C_D)         0.070    -0.335    Filtro/X1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y94         FDCE                                         r  Filtro/R0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.287    Filtro/R0[3]
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.066    -0.338    Filtro/R1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  Audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    Audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  Audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    Audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.279    Audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.563    -0.601    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  Audio_interf/enable_generator/r_reg_2_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.304    Audio_interf/enable_generator/r_reg_2[0]
    SLICE_X71Y101        LUT1 (Prop_lut1_I0_O)        0.042    -0.262 r  Audio_interf/enable_generator/r_reg_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Audio_interf/enable_generator/r_next_2[0]
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X71Y101        FDCE (Hold_fdce_C_D)         0.105    -0.320    Audio_interf/enable_generator/r_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Audio_interf/enable_generator/r_reg_4_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.300    Audio_interf/enable_generator/r_reg_4[1]
    SLICE_X61Y98         LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  Audio_interf/enable_generator/r_reg_4[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Audio_interf/enable_generator/r_next_4[1]
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.838    -0.835    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.105    -0.316    Audio_interf/enable_generator/r_reg_4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       68.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.452ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 1.847ns (12.799%)  route 12.584ns (87.201%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.926    13.524    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.712    82.025    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 68.452    

Slack (MET) :             68.921ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.012ns  (logic 1.847ns (13.181%)  route 12.165ns (86.819%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.508    13.106    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.763    82.076    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                 68.921    

Slack (MET) :             69.077ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.855ns  (logic 1.847ns (13.331%)  route 12.008ns (86.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         9.350    12.948    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.761    82.074    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.025    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.025    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 69.077    

Slack (MET) :             69.440ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 1.847ns (13.693%)  route 11.642ns (86.307%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.984    12.582    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.758    82.071    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.022    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.022    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                 69.440    

Slack (MET) :             69.635ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.246ns  (logic 1.847ns (13.944%)  route 11.399ns (86.056%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.741    12.339    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.974    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.974    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                 69.635    

Slack (MET) :             69.820ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 1.847ns (14.145%)  route 11.211ns (85.855%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.553    12.151    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.707    82.020    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.971    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.971    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                 69.820    

Slack (MET) :             69.984ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.888ns  (logic 1.847ns (14.331%)  route 11.041ns (85.669%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.383    11.981    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.701    82.014    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.965    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.965    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 69.984    

Slack (MET) :             70.344ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.522ns  (logic 1.847ns (14.750%)  route 10.675ns (85.250%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 82.008 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         8.017    11.615    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.695    82.008    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.496    
                         clock uncertainty           -0.176    82.319    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.959    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.959    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                 70.344    

Slack (MET) :             70.520ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 1.971ns (16.063%)  route 10.299ns (83.937%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         0.739     4.337    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124     4.461 r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__4/i_/O
                         net (fo=16, routed)          6.903    11.364    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.710    82.023    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.504    
                         clock uncertainty           -0.176    82.327    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.884    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 70.520    

Slack (MET) :             70.643ns  (required time - arrival time)
  Source:                 Audio_interf/FSMD/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0_1 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.280ns  (logic 1.847ns (15.041%)  route 10.433ns (84.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 82.065 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.633    -0.907    Audio_interf/FSMD/CLK
    SLICE_X62Y97         FDCE                                         r  Audio_interf/FSMD/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 f  Audio_interf/FSMD/count_reg[4]/Q
                         net (fo=17, routed)          1.910     1.521    Audio_interf/FSMD/count_reg[4]
    SLICE_X64Y101        LUT3 (Prop_lut3_I0_O)        0.124     1.645 r  Audio_interf/FSMD/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     1.645    Audio_interf/FSMD/i__carry_i_3__0_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.195    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.309 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.309    Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__0_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.537 r  Audio_interf/FSMD/sample_out_ready3_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.748     3.285    Audio_interf/FSMD/sample_out_ready32_in
    SLICE_X65Y97         LUT6 (Prop_lut6_I1_O)        0.313     3.598 r  Audio_interf/FSMD/Memoria_i_1/O
                         net (fo=142, routed)         7.775    11.373    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         1.752    82.065    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.553    
                         clock uncertainty           -0.176    82.376    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.016    Memoria/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.016    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 70.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y95         FDCE                                         r  Filtro/R0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[6]/Q
                         net (fo=1, routed)           0.160    -0.295    Filtro/R0[6]
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[6]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.059    -0.323    Filtro/R1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Filtro/R1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X70Y96         FDCE                                         r  Filtro/R1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  Filtro/R1_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.380    Filtro/UUT_SUM/Q[7]
    SLICE_X71Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.335 r  Filtro/UUT_SUM/R2[7]_i_5/O
                         net (fo=1, routed)           0.000    -0.335    Filtro/UUT_SUM/R2[7]_i_5_n_0
    SLICE_X71Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.272 r  Filtro/UUT_SUM/R2_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.272    Filtro/s_out[7]
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X71Y96         FDCE                                         r  Filtro/R2_reg[7]/C
                         clock pessimism              0.250    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X71Y96         FDCE (Hold_fdce_C_D)         0.102    -0.305    Filtro/R2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.044%)  route 0.172ns (54.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.596    -0.568    Filtro/CLK
    SLICE_X73Y99         FDCE                                         r  Filtro/X0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  Filtro/X0_reg[5]/Q
                         net (fo=2, routed)           0.172    -0.255    Filtro/X0[5]
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.871    -0.802    Filtro/CLK
    SLICE_X74Y99         FDCE                                         r  Filtro/X1_reg[5]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.176    -0.351    
    SLICE_X74Y99         FDCE (Hold_fdce_C_D)         0.059    -0.292    Filtro/X1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.568%)  route 0.160ns (49.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Filtro/CLK
    SLICE_X70Y99         FDCE                                         r  Filtro/X0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  Filtro/X0_reg[7]/Q
                         net (fo=2, routed)           0.160    -0.271    Filtro/X0[7]
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.841    -0.832    Filtro/CLK
    SLICE_X67Y99         FDCE                                         r  Filtro/X1_reg[7]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.176    -0.381    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.070    -0.311    Filtro/X1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Audio_interf/FSMD/data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/FSMD/data_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.335%)  route 0.342ns (59.665%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.569    -0.595    Audio_interf/FSMD/CLK
    SLICE_X69Y98         FDCE                                         r  Audio_interf/FSMD/data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  Audio_interf/FSMD/data_1_reg[5]/Q
                         net (fo=3, routed)           0.083    -0.372    Audio_interf/FSMD/data_1_reg__0[5]
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.327 r  Audio_interf/FSMD/data_1[7]_i_5/O
                         net (fo=3, routed)           0.259    -0.068    Audio_interf/FSMD/data_1[7]_i_5_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.023 r  Audio_interf/FSMD/data_1[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    Audio_interf/FSMD/data_1_next[7]
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.834    -0.839    Audio_interf/FSMD/CLK
    SLICE_X68Y104        FDCE                                         r  Audio_interf/FSMD/data_1_reg[7]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.176    -0.154    
    SLICE_X68Y104        FDCE (Hold_fdce_C_D)         0.091    -0.063    Audio_interf/FSMD/data_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Filtro/X0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/X1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.083%)  route 0.172ns (54.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Filtro/CLK
    SLICE_X71Y92         FDCE                                         r  Filtro/X0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Filtro/X0_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.285    Filtro/X0[2]
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.839    -0.834    Filtro/CLK
    SLICE_X69Y92         FDCE                                         r  Filtro/X1_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X69Y92         FDCE (Hold_fdce_C_D)         0.070    -0.335    Filtro/X1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Filtro/R0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Filtro/R1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.568    -0.596    Filtro/CLK
    SLICE_X67Y94         FDCE                                         r  Filtro/R0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  Filtro/R0_reg[3]/Q
                         net (fo=1, routed)           0.168    -0.287    Filtro/R0[3]
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.840    -0.833    Filtro/CLK
    SLICE_X67Y93         FDCE                                         r  Filtro/R1_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X67Y93         FDCE (Hold_fdce_C_D)         0.066    -0.338    Filtro/R1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.602    -0.562    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  Audio_interf/enable_generator/r_reg_3_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.265    Audio_interf/enable_generator/r_reg_3[0]
    SLICE_X89Y100        LUT2 (Prop_lut2_I1_O)        0.042    -0.223 r  Audio_interf/enable_generator/r_next_3/O
                         net (fo=1, routed)           0.000    -0.223    Audio_interf/enable_generator/r_next_3[1]
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.873    -0.799    Audio_interf/enable_generator/CLK
    SLICE_X89Y100        FDCE                                         r  Audio_interf/enable_generator/r_reg_3_reg[1]/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X89Y100        FDCE (Hold_fdce_C_D)         0.107    -0.279    Audio_interf/enable_generator/r_reg_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.563    -0.601    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  Audio_interf/enable_generator/r_reg_2_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.304    Audio_interf/enable_generator/r_reg_2[0]
    SLICE_X71Y101        LUT1 (Prop_lut1_I0_O)        0.042    -0.262 r  Audio_interf/enable_generator/r_reg_2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Audio_interf/enable_generator/r_next_2[0]
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.835    -0.838    Audio_interf/enable_generator/CLK
    SLICE_X71Y101        FDCE                                         r  Audio_interf/enable_generator/r_reg_2_reg[0]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X71Y101        FDCE (Hold_fdce_C_D)         0.105    -0.320    Audio_interf/enable_generator/r_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Audio_interf/enable_generator/r_reg_4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Audio_interf/enable_generator/r_reg_4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.567    -0.597    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Audio_interf/enable_generator/r_reg_4_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.300    Audio_interf/enable_generator/r_reg_4[1]
    SLICE_X61Y98         LUT2 (Prop_lut2_I0_O)        0.042    -0.258 r  Audio_interf/enable_generator/r_reg_4[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Audio_interf/enable_generator/r_next_4[1]
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Clk/inst/clkout1_buf/O
                         net (fo=476, routed)         0.838    -0.835    Audio_interf/enable_generator/CLK
    SLICE_X61Y98         FDCE                                         r  Audio_interf/enable_generator/r_reg_4_reg[1]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X61Y98         FDCE (Hold_fdce_C_D)         0.105    -0.316    Audio_interf/enable_generator/r_reg_4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.058    





