.. _intel_ept_infra:

==================================================
Intel EPT(extended page tables,扩展页表)技术架构
==================================================

参考
==========

- `MMU Virtualization Via Intel EPT: Technical Details <https://revers.engineering/mmu-ept-technical-details/>`_
- `5-Level Paging and 5-Level EPT White Paper <https://www.intel.com/content/www/us/en/content-details/671442/5-level-paging-and-5-level-ept-white-paper.html>`_
- `Wikipedia: Second Level Address Translation <https://en.wikipedia.org/wiki/Second_Level_Address_Translation>`_
- `Do Intel® Processors Support Second Level Address Translation (SLAT)? <https://www.intel.com/content/www/us/en/support/articles/000034303/processors.html>`_
- `VMware: Performance Evaluation of Intel EPT Hardware Assist <https://www.vmware.com/pdf/Perf_ESX_Intel-EPT-eval.pdf>`_
