<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Fri Mar 28 18:50:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   84.617MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.515ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.838ns  (33.1% logic, 66.9% route), 8 logic levels.

 Constraint Details:

     11.838ns physical path delay SLICE_24 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 1.515ns

 Physical Path Details:

      Data path SLICE_24 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15B.CLK to     R10C15B.Q1 SLICE_24 (from clk_c)
ROUTE         2     1.008     R10C15B.Q1 to     R10C14A.B1 refresh_counter[2]
CTOF_DEL    ---     0.495     R10C14A.B1 to     R10C14A.F1 SLICE_51
ROUTE         1     0.626     R10C14A.F1 to     R10C14D.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R10C14D.D1 to     R10C14D.F1 SLICE_67
ROUTE         1     0.436     R10C14D.F1 to     R10C14D.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R10C14D.C0 to     R10C14D.F0 SLICE_67
ROUTE         1     0.958     R10C14D.F0 to     R10C17B.D0 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R10C17B.D0 to     R10C17B.F0 SLICE_55
ROUTE         4     1.998     R10C17B.F0 to     R17C10B.D1 N_684
CTOF_DEL    ---     0.495     R17C10B.D1 to     R17C10B.F1 SLICE_27
ROUTE         2     0.967     R17C10B.F1 to      R18C9C.D1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495      R18C9C.D1 to      R18C9C.F1 SLICE_53
ROUTE         2     0.632      R18C9C.F1 to      R18C8D.D0 N_179
CTOF_DEL    ---     0.495      R18C8D.D0 to      R18C8D.F0 SLICE_52
ROUTE         1     1.296      R18C8D.F0 to   IOL_B7B.OPOS N_171_i (to clk_c)
                  --------
                   11.838   (33.1% logic, 66.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R10C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.606       B9.PADDI to    IOL_B7B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.823ns  (33.1% logic, 66.9% route), 8 logic levels.

 Constraint Details:

     11.823ns physical path delay SLICE_23 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 1.530ns

 Physical Path Details:

      Data path SLICE_23 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15C.CLK to     R10C15C.Q0 SLICE_23 (from clk_c)
ROUTE         2     0.993     R10C15C.Q0 to     R10C14A.A1 refresh_counter[3]
CTOF_DEL    ---     0.495     R10C14A.A1 to     R10C14A.F1 SLICE_51
ROUTE         1     0.626     R10C14A.F1 to     R10C14D.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R10C14D.D1 to     R10C14D.F1 SLICE_67
ROUTE         1     0.436     R10C14D.F1 to     R10C14D.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R10C14D.C0 to     R10C14D.F0 SLICE_67
ROUTE         1     0.958     R10C14D.F0 to     R10C17B.D0 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R10C17B.D0 to     R10C17B.F0 SLICE_55
ROUTE         4     1.998     R10C17B.F0 to     R17C10B.D1 N_684
CTOF_DEL    ---     0.495     R17C10B.D1 to     R17C10B.F1 SLICE_27
ROUTE         2     0.967     R17C10B.F1 to      R18C9C.D1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495      R18C9C.D1 to      R18C9C.F1 SLICE_53
ROUTE         2     0.632      R18C9C.F1 to      R18C8D.D0 N_179
CTOF_DEL    ---     0.495      R18C8D.D0 to      R18C8D.F0 SLICE_52
ROUTE         1     1.296      R18C8D.F0 to   IOL_B7B.OPOS N_171_i (to clk_c)
                  --------
                   11.823   (33.1% logic, 66.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R10C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.606       B9.PADDI to    IOL_B7B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[14]  (to clk_c +)

   Delay:              11.610ns  (43.7% logic, 56.3% route), 13 logic levels.

 Constraint Details:

     11.610ns physical path delay SLICE_49 to SLICE_9 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 1.557ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q1 SLICE_49 (from clk_c)
ROUTE         9     2.119     R12C15B.Q1 to     R19C10A.D1 present_state[23]
CTOF_DEL    ---     0.495     R19C10A.D1 to     R19C10A.F1 SLICE_79
ROUTE         1     1.004     R19C10A.F1 to     R19C10D.B1 sdram_side_wr_mask_reg_iv_i_a2_2_3[3]
CTOF_DEL    ---     0.495     R19C10D.B1 to     R19C10D.F1 SLICE_64
ROUTE         6     1.118     R19C10D.F1 to     R18C11B.C1 N_105
CTOF_DEL    ---     0.495     R18C11B.C1 to     R18C11B.F1 SLICE_62
ROUTE         4     1.000     R18C11B.F1 to     R18C12D.A1 N_121
CTOF_DEL    ---     0.495     R18C12D.A1 to     R18C12D.F1 SLICE_76
ROUTE         1     1.299     R18C12D.F1 to     R18C14A.A0 enable_delay_counter
C0TOFCO_DE  ---     1.023     R18C14A.A0 to    R18C14A.FCO SLICE_16
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI un1_delay_counter2_14_cry_0
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SLICE_15
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI un1_delay_counter2_14_cry_2
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SLICE_14
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI un1_delay_counter2_14_cry_4
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SLICE_13
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI un1_delay_counter2_14_cry_6
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SLICE_12
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI un1_delay_counter2_14_cry_8
FCITOFCO_D  ---     0.162    R18C15B.FCI to    R18C15B.FCO SLICE_11
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI un1_delay_counter2_14_cry_10
FCITOFCO_D  ---     0.162    R18C15C.FCI to    R18C15C.FCO SLICE_10
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI un1_delay_counter2_14_cry_12
FCITOF1_DE  ---     0.643    R18C15D.FCI to     R18C15D.F1 SLICE_9
ROUTE         1     0.000     R18C15D.F1 to    R18C15D.DI1 un1_delay_counter2_14[14] (to clk_c)
                  --------
                   11.610   (43.7% logic, 56.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R12C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R18C15D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[13]  (to clk_c +)

   Delay:              11.552ns  (43.4% logic, 56.6% route), 13 logic levels.

 Constraint Details:

     11.552ns physical path delay SLICE_49 to SLICE_9 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 1.615ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q1 SLICE_49 (from clk_c)
ROUTE         9     2.119     R12C15B.Q1 to     R19C10A.D1 present_state[23]
CTOF_DEL    ---     0.495     R19C10A.D1 to     R19C10A.F1 SLICE_79
ROUTE         1     1.004     R19C10A.F1 to     R19C10D.B1 sdram_side_wr_mask_reg_iv_i_a2_2_3[3]
CTOF_DEL    ---     0.495     R19C10D.B1 to     R19C10D.F1 SLICE_64
ROUTE         6     1.118     R19C10D.F1 to     R18C11B.C1 N_105
CTOF_DEL    ---     0.495     R18C11B.C1 to     R18C11B.F1 SLICE_62
ROUTE         4     1.000     R18C11B.F1 to     R18C12D.A1 N_121
CTOF_DEL    ---     0.495     R18C12D.A1 to     R18C12D.F1 SLICE_76
ROUTE         1     1.299     R18C12D.F1 to     R18C14A.A0 enable_delay_counter
C0TOFCO_DE  ---     1.023     R18C14A.A0 to    R18C14A.FCO SLICE_16
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI un1_delay_counter2_14_cry_0
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SLICE_15
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI un1_delay_counter2_14_cry_2
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SLICE_14
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI un1_delay_counter2_14_cry_4
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SLICE_13
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI un1_delay_counter2_14_cry_6
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SLICE_12
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI un1_delay_counter2_14_cry_8
FCITOFCO_D  ---     0.162    R18C15B.FCI to    R18C15B.FCO SLICE_11
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI un1_delay_counter2_14_cry_10
FCITOFCO_D  ---     0.162    R18C15C.FCI to    R18C15C.FCO SLICE_10
ROUTE         1     0.000    R18C15C.FCO to    R18C15D.FCI un1_delay_counter2_14_cry_12
FCITOF0_DE  ---     0.585    R18C15D.FCI to     R18C15D.F0 SLICE_9
ROUTE         1     0.000     R18C15D.F0 to    R18C15D.DI0 un1_delay_counter2_14[13] (to clk_c)
                  --------
                   11.552   (43.4% logic, 56.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R12C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R18C15D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.651ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     11.651ns physical path delay SLICE_24 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 1.702ns

 Physical Path Details:

      Data path SLICE_24 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15B.CLK to     R10C15B.Q1 SLICE_24 (from clk_c)
ROUTE         2     1.008     R10C15B.Q1 to     R10C14A.B1 refresh_counter[2]
CTOF_DEL    ---     0.495     R10C14A.B1 to     R10C14A.F1 SLICE_51
ROUTE         1     0.626     R10C14A.F1 to     R10C14D.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R10C14D.D1 to     R10C14D.F1 SLICE_67
ROUTE         1     0.436     R10C14D.F1 to     R10C14D.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R10C14D.C0 to     R10C14D.F0 SLICE_67
ROUTE         1     0.958     R10C14D.F0 to     R10C17B.D0 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R10C17B.D0 to     R10C17B.F0 SLICE_55
ROUTE         4     1.998     R10C17B.F0 to     R17C10B.D1 N_684
CTOF_DEL    ---     0.495     R17C10B.D1 to     R17C10B.F1 SLICE_27
ROUTE         2     0.967     R17C10B.F1 to      R18C9C.D1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495      R18C9C.D1 to      R18C9C.F1 SLICE_53
ROUTE         2     0.445      R18C9C.F1 to      R18C9C.C0 N_179
CTOF_DEL    ---     0.495      R18C9C.C0 to      R18C9C.F0 SLICE_53
ROUTE         1     1.296      R18C9C.F0 to   IOL_B7A.OPOS N_175_i (to clk_c)
                  --------
                   11.651   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R10C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.606       B9.PADDI to    IOL_B7A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.717ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.636ns  (33.7% logic, 66.3% route), 8 logic levels.

 Constraint Details:

     11.636ns physical path delay SLICE_23 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 1.717ns

 Physical Path Details:

      Data path SLICE_23 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15C.CLK to     R10C15C.Q0 SLICE_23 (from clk_c)
ROUTE         2     0.993     R10C15C.Q0 to     R10C14A.A1 refresh_counter[3]
CTOF_DEL    ---     0.495     R10C14A.A1 to     R10C14A.F1 SLICE_51
ROUTE         1     0.626     R10C14A.F1 to     R10C14D.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R10C14D.D1 to     R10C14D.F1 SLICE_67
ROUTE         1     0.436     R10C14D.F1 to     R10C14D.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R10C14D.C0 to     R10C14D.F0 SLICE_67
ROUTE         1     0.958     R10C14D.F0 to     R10C17B.D0 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R10C17B.D0 to     R10C17B.F0 SLICE_55
ROUTE         4     1.998     R10C17B.F0 to     R17C10B.D1 N_684
CTOF_DEL    ---     0.495     R17C10B.D1 to     R17C10B.F1 SLICE_27
ROUTE         2     0.967     R17C10B.F1 to      R18C9C.D1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495      R18C9C.D1 to      R18C9C.F1 SLICE_53
ROUTE         2     0.445      R18C9C.F1 to      R18C9C.C0 N_179
CTOF_DEL    ---     0.495      R18C9C.C0 to      R18C9C.F0 SLICE_53
ROUTE         1     1.296      R18C9C.F0 to   IOL_B7A.OPOS N_175_i (to clk_c)
                  --------
                   11.636   (33.7% logic, 66.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R10C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.606       B9.PADDI to    IOL_B7A.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.719ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[12]  (to clk_c +)

   Delay:              11.448ns  (42.9% logic, 57.1% route), 12 logic levels.

 Constraint Details:

     11.448ns physical path delay SLICE_49 to SLICE_10 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 1.719ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q1 SLICE_49 (from clk_c)
ROUTE         9     2.119     R12C15B.Q1 to     R19C10A.D1 present_state[23]
CTOF_DEL    ---     0.495     R19C10A.D1 to     R19C10A.F1 SLICE_79
ROUTE         1     1.004     R19C10A.F1 to     R19C10D.B1 sdram_side_wr_mask_reg_iv_i_a2_2_3[3]
CTOF_DEL    ---     0.495     R19C10D.B1 to     R19C10D.F1 SLICE_64
ROUTE         6     1.118     R19C10D.F1 to     R18C11B.C1 N_105
CTOF_DEL    ---     0.495     R18C11B.C1 to     R18C11B.F1 SLICE_62
ROUTE         4     1.000     R18C11B.F1 to     R18C12D.A1 N_121
CTOF_DEL    ---     0.495     R18C12D.A1 to     R18C12D.F1 SLICE_76
ROUTE         1     1.299     R18C12D.F1 to     R18C14A.A0 enable_delay_counter
C0TOFCO_DE  ---     1.023     R18C14A.A0 to    R18C14A.FCO SLICE_16
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI un1_delay_counter2_14_cry_0
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SLICE_15
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI un1_delay_counter2_14_cry_2
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SLICE_14
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI un1_delay_counter2_14_cry_4
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SLICE_13
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI un1_delay_counter2_14_cry_6
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SLICE_12
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI un1_delay_counter2_14_cry_8
FCITOFCO_D  ---     0.162    R18C15B.FCI to    R18C15B.FCO SLICE_11
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI un1_delay_counter2_14_cry_10
FCITOF1_DE  ---     0.643    R18C15C.FCI to     R18C15C.F1 SLICE_10
ROUTE         1     0.000     R18C15C.F1 to    R18C15C.DI1 un1_delay_counter2_14[12] (to clk_c)
                  --------
                   11.448   (42.9% logic, 57.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R12C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R18C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.581ns  (33.8% logic, 66.2% route), 8 logic levels.

 Constraint Details:

     11.581ns physical path delay SLICE_24 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 1.772ns

 Physical Path Details:

      Data path SLICE_24 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C15B.CLK to     R10C15B.Q0 SLICE_24 (from clk_c)
ROUTE         2     0.751     R10C15B.Q0 to     R10C14A.C1 refresh_counter[1]
CTOF_DEL    ---     0.495     R10C14A.C1 to     R10C14A.F1 SLICE_51
ROUTE         1     0.626     R10C14A.F1 to     R10C14D.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R10C14D.D1 to     R10C14D.F1 SLICE_67
ROUTE         1     0.436     R10C14D.F1 to     R10C14D.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R10C14D.C0 to     R10C14D.F0 SLICE_67
ROUTE         1     0.958     R10C14D.F0 to     R10C17B.D0 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R10C17B.D0 to     R10C17B.F0 SLICE_55
ROUTE         4     1.998     R10C17B.F0 to     R17C10B.D1 N_684
CTOF_DEL    ---     0.495     R17C10B.D1 to     R17C10B.F1 SLICE_27
ROUTE         2     0.967     R17C10B.F1 to      R18C9C.D1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495      R18C9C.D1 to      R18C9C.F1 SLICE_53
ROUTE         2     0.632      R18C9C.F1 to      R18C8D.D0 N_179
CTOF_DEL    ---     0.495      R18C8D.D0 to      R18C8D.F0 SLICE_52
ROUTE         1     1.296      R18C8D.F0 to   IOL_B7B.OPOS N_171_i (to clk_c)
                  --------
                   11.581   (33.8% logic, 66.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R10C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.606       B9.PADDI to    IOL_B7B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[11]  (to clk_c +)

   Delay:              11.390ns  (42.6% logic, 57.4% route), 12 logic levels.

 Constraint Details:

     11.390ns physical path delay SLICE_49 to SLICE_10 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 1.777ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q1 SLICE_49 (from clk_c)
ROUTE         9     2.119     R12C15B.Q1 to     R19C10A.D1 present_state[23]
CTOF_DEL    ---     0.495     R19C10A.D1 to     R19C10A.F1 SLICE_79
ROUTE         1     1.004     R19C10A.F1 to     R19C10D.B1 sdram_side_wr_mask_reg_iv_i_a2_2_3[3]
CTOF_DEL    ---     0.495     R19C10D.B1 to     R19C10D.F1 SLICE_64
ROUTE         6     1.118     R19C10D.F1 to     R18C11B.C1 N_105
CTOF_DEL    ---     0.495     R18C11B.C1 to     R18C11B.F1 SLICE_62
ROUTE         4     1.000     R18C11B.F1 to     R18C12D.A1 N_121
CTOF_DEL    ---     0.495     R18C12D.A1 to     R18C12D.F1 SLICE_76
ROUTE         1     1.299     R18C12D.F1 to     R18C14A.A0 enable_delay_counter
C0TOFCO_DE  ---     1.023     R18C14A.A0 to    R18C14A.FCO SLICE_16
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI un1_delay_counter2_14_cry_0
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SLICE_15
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI un1_delay_counter2_14_cry_2
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SLICE_14
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI un1_delay_counter2_14_cry_4
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SLICE_13
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI un1_delay_counter2_14_cry_6
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SLICE_12
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI un1_delay_counter2_14_cry_8
FCITOFCO_D  ---     0.162    R18C15B.FCI to    R18C15B.FCO SLICE_11
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI un1_delay_counter2_14_cry_10
FCITOF0_DE  ---     0.585    R18C15C.FCI to     R18C15C.F0 SLICE_10
ROUTE         1     0.000     R18C15C.F0 to    R18C15C.DI0 un1_delay_counter2_14[11] (to clk_c)
                  --------
                   11.390   (42.6% logic, 57.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R12C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R18C15C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[23]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[10]  (to clk_c +)

   Delay:              11.286ns  (42.1% logic, 57.9% route), 11 logic levels.

 Constraint Details:

     11.286ns physical path delay SLICE_49 to SLICE_11 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 1.881ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C15B.CLK to     R12C15B.Q1 SLICE_49 (from clk_c)
ROUTE         9     2.119     R12C15B.Q1 to     R19C10A.D1 present_state[23]
CTOF_DEL    ---     0.495     R19C10A.D1 to     R19C10A.F1 SLICE_79
ROUTE         1     1.004     R19C10A.F1 to     R19C10D.B1 sdram_side_wr_mask_reg_iv_i_a2_2_3[3]
CTOF_DEL    ---     0.495     R19C10D.B1 to     R19C10D.F1 SLICE_64
ROUTE         6     1.118     R19C10D.F1 to     R18C11B.C1 N_105
CTOF_DEL    ---     0.495     R18C11B.C1 to     R18C11B.F1 SLICE_62
ROUTE         4     1.000     R18C11B.F1 to     R18C12D.A1 N_121
CTOF_DEL    ---     0.495     R18C12D.A1 to     R18C12D.F1 SLICE_76
ROUTE         1     1.299     R18C12D.F1 to     R18C14A.A0 enable_delay_counter
C0TOFCO_DE  ---     1.023     R18C14A.A0 to    R18C14A.FCO SLICE_16
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI un1_delay_counter2_14_cry_0
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SLICE_15
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI un1_delay_counter2_14_cry_2
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SLICE_14
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI un1_delay_counter2_14_cry_4
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SLICE_13
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI un1_delay_counter2_14_cry_6
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SLICE_12
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI un1_delay_counter2_14_cry_8
FCITOF1_DE  ---     0.643    R18C15B.FCI to     R18C15B.F1 SLICE_11
ROUTE         1     0.000     R18C15B.F1 to    R18C15B.DI1 un1_delay_counter2_14[10] (to clk_c)
                  --------
                   11.286   (42.1% logic, 57.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R12C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     2.433       B9.PADDI to    R18C15B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   84.617MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 75.000000 MHz ;    |   75.000 MHz|   84.617 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 110
   Covered under: FREQUENCY PORT "clk" 75.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5047 paths, 1 nets, and 647 connections (60.07% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Fri Mar 28 18:50:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[12]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15C.CLK to     R18C15C.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R18C15C.Q1 to     R18C15C.A1 delay_counter2[12]
CTOF_DEL    ---     0.101     R18C15C.A1 to     R18C15C.F1 SLICE_10
ROUTE         1     0.000     R18C15C.F1 to    R18C15C.DI1 un1_delay_counter2_14[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[11]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15C.CLK to     R18C15C.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R18C15C.Q0 to     R18C15C.A0 delay_counter2[11]
CTOF_DEL    ---     0.101     R18C15C.A0 to     R18C15C.F0 SLICE_10
ROUTE         1     0.000     R18C15C.F0 to    R18C15C.DI0 un1_delay_counter2_14[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15B.CLK to     R18C15B.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R18C15B.Q1 to     R18C15B.A1 delay_counter2[10]
CTOF_DEL    ---     0.101     R18C15B.A1 to     R18C15B.F1 SLICE_11
ROUTE         1     0.000     R18C15B.F1 to    R18C15B.DI1 un1_delay_counter2_14[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15B.CLK to     R18C15B.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R18C15B.Q0 to     R18C15B.A0 delay_counter2[9]
CTOF_DEL    ---     0.101     R18C15B.A0 to     R18C15B.F0 SLICE_11
ROUTE         1     0.000     R18C15B.F0 to    R18C15B.DI0 un1_delay_counter2_14[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15A.CLK to     R18C15A.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R18C15A.Q0 to     R18C15A.A0 delay_counter2[7]
CTOF_DEL    ---     0.101     R18C15A.A0 to     R18C15A.F0 SLICE_12
ROUTE         1     0.000     R18C15A.F0 to    R18C15A.DI0 un1_delay_counter2_14[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15A.CLK to     R18C15A.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R18C15A.Q1 to     R18C15A.A1 delay_counter2[8]
CTOF_DEL    ---     0.101     R18C15A.A1 to     R18C15A.F1 SLICE_12
ROUTE         1     0.000     R18C15A.F1 to    R18C15A.DI1 un1_delay_counter2_14[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C15A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14D.CLK to     R18C14D.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R18C14D.Q1 to     R18C14D.A1 delay_counter2[6]
CTOF_DEL    ---     0.101     R18C14D.A1 to     R18C14D.F1 SLICE_13
ROUTE         1     0.000     R18C14D.F1 to    R18C14D.DI1 un1_delay_counter2_14[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[5]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14D.CLK to     R18C14D.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R18C14D.Q0 to     R18C14D.A0 delay_counter2[5]
CTOF_DEL    ---     0.101     R18C14D.A0 to     R18C14D.F0 SLICE_13
ROUTE         1     0.000     R18C14D.F0 to    R18C14D.DI0 un1_delay_counter2_14[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[4]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[4]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14C.CLK to     R18C14C.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R18C14C.Q1 to     R18C14C.A1 delay_counter2[4]
CTOF_DEL    ---     0.101     R18C14C.A1 to     R18C14C.F1 SLICE_14
ROUTE         1     0.000     R18C14C.F1 to    R18C14C.DI1 un1_delay_counter2_14[4] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter2[3]  (from clk_c +)
   Destination:    FF         Data in        delay_counter2[3]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14C.CLK to     R18C14C.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R18C14C.Q0 to     R18C14C.A0 delay_counter2[3]
CTOF_DEL    ---     0.101     R18C14C.A0 to     R18C14C.F0 SLICE_14
ROUTE         1     0.000     R18C14C.F0 to    R18C14C.DI0 un1_delay_counter2_14[3] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       110     0.881       B9.PADDI to    R18C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 75.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 110
   Covered under: FREQUENCY PORT "clk" 75.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5047 paths, 1 nets, and 647 connections (60.07% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
