ASIC_INTERNAL_ENGINE_SS,VAR_0
CLKS,FUNC_0
CLKS_MASK,VAR_1
CLKV,FUNC_1
CLKV_MASK,VAR_2
COMPUTE_ENGINE_PLL_PARAM,VAR_3
SCLK_MUX_SEL,FUNC_2
SCLK_MUX_SEL_MASK,VAR_4
SPLL_DITHEN,VAR_5
SPLL_DIVEN,VAR_6
SPLL_FB_DIV,FUNC_3
SPLL_FB_DIV_MASK,VAR_7
SPLL_HILEN,FUNC_4
SPLL_HILEN_MASK,VAR_8
SPLL_LOLEN,FUNC_5
SPLL_LOLEN_MASK,VAR_9
SPLL_REF_DIV,FUNC_6
SPLL_REF_DIV_MASK,VAR_10
SSEN,VAR_11
cpu_to_be32,FUNC_7
do_div,FUNC_8
radeon_atom_get_clock_dividers,FUNC_9
radeon_atombios_get_asic_ss_info,FUNC_10
rv770_get_pi,FUNC_11
rv770_populate_sclk_value,FUNC_12
rdev,VAR_12
engine_clock,VAR_13
sclk,VAR_14
pi,VAR_15
dividers,VAR_16
spll_func_cntl,VAR_17
spll_func_cntl_2,VAR_18
spll_func_cntl_3,VAR_19
cg_spll_spread_spectrum,VAR_20
cg_spll_spread_spectrum_2,VAR_21
tmp,VAR_22
reference_clock,VAR_23
reference_divider,VAR_24
post_divider,VAR_25
fbdiv,VAR_26
ret,VAR_27
ss,VAR_28
vco_freq,VAR_29
clk_s,VAR_30
clk_v,VAR_31
