// Seed: 499566498
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input uwire id_2
);
  logic id_4;
  logic id_5;
  ;
  assign module_2.id_0 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    input  wand id_3
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input tri id_2,
    output wire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    input wire id_9
    , id_11
);
  parameter id_12 = 1;
  or primCall (id_4, id_2, id_5, id_6, id_11, id_0, id_12, id_7, id_1);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8
  );
endmodule
