Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 16 18:24:05 2023
| Host         : boyer-Inspiron-16-Plus running 64-bit Ubuntu 20.04.5 LTS
| Command      : check_timing -verbose -file reports_cva6_fpga_synth/cva6_fpga.check_timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------


check_timing report

Table of Contents
-----------------
1. checking no_clock (524)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (524)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/cfi/commit_ack_check_changed_reg[0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/cfi/commit_ack_check_changed_reg[1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/dcsr_q_reg[step]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/debug_mode_q_reg_inv/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[10]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[11]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[12]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[13]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[14]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[15]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[16]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[17]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[18]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[19]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[20]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[21]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[22]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[23]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[24]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[25]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[26]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[27]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[28]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[29]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[30]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[31]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[8]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mcounteren_q_reg[9]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/mstatus_q_reg[tvm]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/priv_lvl_q_reg[0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/priv_lvl_q_reg[1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[10]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[11]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[12]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[13]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[14]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[15]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[16]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[17]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[18]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[19]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[20]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[21]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[22]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[23]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[24]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[25]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[26]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[27]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[28]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[29]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[30]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[31]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[8]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/scounteren_q_reg[9]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/csr_regfile_i/wfi_q_reg/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][10]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][8]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_status_cnt_q_reg[2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_adapter/dcache_rtrn_type_q_reg[1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_adapter/dcache_rtrn_vld_q_reg/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/FSM_sequential_state_q_reg[2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/amo_req_q_reg/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[0][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[1][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[3][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[4][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[7][valid][7]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_rep__1/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__1/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[1][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][ex][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][fu][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][op][0]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][op][1]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][op][2]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][op][3]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][op][4]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][op][5]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][op][6]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][valid]/Q (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/C
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

i_ariane/cfi/FSM_sequential_state_actual_reg[0]/CLR
i_ariane/cfi/FSM_sequential_state_actual_reg[0]/D
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/CLR
i_ariane/cfi/FSM_sequential_state_actual_reg[1]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

cpu_reset
rx

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

JALR[0]
JALR[1]
NOP[0]
tx

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)

tdi
tms
trst_n


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input


