# VxE master port downstream traffic control testbench

+define+TRACE_FILE="tb_vxe_mem_hub_mas_ds.vcd"
+incdir+${VXENGINE_HOME}/hw/vxe/include
+timescale+1us/100ns
${VXENGINE_HOME}/hw/fifo/src/vxe_fifo.v
${VXENGINE_HOME}/hw/vxe/txn_codec/src/vxe_txnress_decoder.v
${VXENGINE_HOME}/hw/vxe/txnid_codec/src/vxe_txnid_decoder.v
src/vxe_mem_hub_mas_ds.v
tb/tb_vxe_mem_hub_mas_ds.v
