# This script segment is generated automatically by AutoPilot

set id 3
set name myproject_axi_lshr_256ns_9ns_256_6_1
set corename simcore_lshr
set op lshr
set stage_num 6
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 256
set in0_signed 0
set in1_width 256
set in1_signed 0
set ce_width 1
set ce_signed 0
set out_width 256
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_lshr] == "ap_gen_simcore_lshr"} {
eval "ap_gen_simcore_lshr { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_lshr, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op lshr
set corename ShiftnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipeshift] == "::AESL_LIB_VIRTEX::xil_gen_pipeshift"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipeshift { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipeshift, check your platform lib"
}
}


set id 5
set name myproject_axi_mul_mul_16s_16s_26_3_1
set corename simcore_mul
set op mul
set stage_num 3
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 16
set in0_signed 1
set in1_width 16
set in1_signed 1
set ce_width 1
set ce_signed 0
set out_width 26
set exp i0*i1
set arg_lists {i0 {16 1 +} i1 {16 1 +} p {26 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


set id 132
set name myproject_axi_mul_mul_16s_9s_25_3_1
set corename simcore_mul
set op mul
set stage_num 3
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 16
set in0_signed 1
set in1_width 9
set in1_signed 1
set ce_width 1
set ce_signed 0
set out_width 25
set exp i0*i1
set arg_lists {i0 {16 1 +} i1 {9 1 +} p {25 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 136
set hasByteEnable 0
set MemName dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 2041
set AddrRange 8
set AddrWd 3
set TrueReset 0
set IsROM 1
set ROMData { "1110010101111111111111111000000000010011100000000000000001111111101110111000000011010101111111111101100010000000001010011000000000001110011111111001000001111111110111000111111101110011000000000110110011111111110001100000000000000001111111111101011010000000001011110000000000000000000000000000010010000000001001111111111110111110011111111011111101111111110100001111111111111111000000000000000101111111101000100000000000011011100000000000000000000000000000000111111111111111100000000000000000000000000000001111111111111111111111111111111111111111111111111111111011101101000000000000000001111111111111111000000000011101000000000101100000000000001110000111111111111111111111111011110110000000000000000000000010000000100000000010001110000000000000001111111111101010111111111001100000000000000100110111111111111111000000000110100111111111111010001000000000001001100000000000000000000000000010101111111111111011111111111110011010000000000011110111111101111011011111111111111111111111101100000111111111001000011111111100110011111111111010111111111111011110000000000011001111111111010100110000000001010110000000000011011000000000000000110111111100100100111111111111111111111111011110001111111111111110000000000000000000000000000000000111111111011110111111111010101011111111111111111111111110001101000000000010010000000000001110000111111111000011000000001000000101111111011011000111111111111111111111111001100001111111101100111111111100101001111111111111111110000000110110110111111111000010000000000011110000000000000000000000000000001000000000000000000000000000010011100000000000000000000000000000011100000000010011011111111111111111000000000000101001111111111111110000000000000000000000000000110001111111110100110000000001010101011111111111111111111111101100011111111111111000011111111111111110000000000100110000000010101001000000001001000000000000010101000111111111101010000000001001101000000000000110010000000000010110011111111100001100000000000001101111111110001010011111111111111100000000000000001111111110001010100000001000010100000000001000000" "0000000000000000001001100111111101001010100000000000000000000000010100011000000010000100011111110110000011111111111111111000000000000000000000000010010111111111110001010111111111111111100000001101100011111111111010111111111110010010011111111111100100000000000000000000000100000000011111111110111010000000001011000111111111100001011111111100111111111111011000101000000001000010111111111011010111111111110000111000000001100000100000000000000000000000000000000000000000000010100000000001001101111111111111111000000010001001000000000000000000000000011101010111111100111110111111111010010000000000000000000000000000100111000000000101000110000000001001101000000001110101000000000111111011111111111111111111111111111111111111111111111110000000000101001000000000010110011111111111001100000001111101101111111111111111111111110011000000000000000000000000000000011100000000000011001000000000001100110111111110100000111111111010011011111111111111111111111111000010111111111111111111111111111111111111111101110001100000000000011111111111111011010000000000000001111111111111111001111111111111111111111110001011000000000001111110000000011101100111111101111100011111110111110110000000000000000111111111111111100000000001001011111111110011100111111110001011100000000000010111111111111100100000000001101010111111111100011011111111101101111111111111111111100000001011000001111111101010110111111111111110111111111101010010000000011101010000000001010011011111111111111110000000111001001000000001010110100000001000010010000000000000000000000000000000100000000000000000000000000011011111111110110000100000000000000111111111110110010111111101111101100000000111001101111111111111111111111111001000111111111010111011111111111111111111111100111000000000000000000000000000011010011111111111001101000000000010001010000000010110000000000000100110011111111011101110000000000000000000000001100000100000000101110010000000000000000111111110111110111111111111010100000000000000000000000000000101000000000010010100000000011011011000000000000000111111111110101101111111110011110" "0101011000000000010111001111111110111001000000010001101000000000001010110111111110111100000000000000001010000000001110011000000000111001000000001000011111111111110001000000000000000000011111111111111110000000000011011111111111100100000000000000000000000000000011001000000001001010111111111111111111111110101110001000000000111100000000000110001010000000000100101111111111111111111111111111101110000000010101100000000000101010111111111111111111111111110001111000000010111011100000000000000001111111111111111000000000001101011111111111111111111111100010110111111100100001100000000000000001111111111111111111111111000110100000000000000001111111101011010000000000000000111111111111111100000000011010111111111110110100111111111111111111111111100111100000000011110111100000000000000000000000001010111000000001111001000000000010001111111111101111100000000010111001100000000010101110000000001101100111111111110101111111110110101100000000010010000111111110100001100000000001001111111111011010101000000001100010100000000011111111111111111111111000000001010101100000000000011011111111111111111000000010100101111111111010000101111111100111010111111001010011011111110110110000000000000111011111111110111111011111111111111111111111111111111111111111101000011111111100011110000000000000000000000000001000000000000000000011111111010111101000000000000000111111110101111000000000000001000000000010010110100000000000000000000000001010001111111101000101111111111111001101111111101011101111111111111011111111110110111000000000000000000111111110011001011111110111110000000000000000000000000000000011100000001101101100000000000000010000000000000000000000000110111010000000000000000111111110100000111111111111111111111111111111111111111111011010111111111111111110000000000000010111111111000010100000000011000101111111111111111000000000000000000000001101001100000000000000000000000000101100111111111111100111111111100000011000000001001111011111111011001000000001011000000000000000101011011111111111111111111111101110011111111111111111111111111001111011111111111111101" "0111111100000000000000000000000000010001000000000111101000000000000000011111111111010101111111111111111000000000101111010000000000000000000000000010101011111111110100011111111100101011111111111101001010000001011100110111111111111111100000000000000000000000000011000000000000001100011111111110010111111111110000010111111111110110111111111011000001111111100010000000000000000000000000000000000000000000000000000000000000000000000000001100001110000000000100111000000010111110011111111110010001111111101100110000000000000000011111111111111110000000001100110111111111100011000000000000000000000000101010011111111111000100111111110100001011111110110100110111111111111111100000000000000000000000000000000111111111111111100000000111101100000000010010100000000001110001011111111100111000000000000000000000000000001101000000000000100101111111101010101000000010111100111111111110001100000000010100100000000001111011111111100010111011111111101011011000000000000011111111110010001101111110100011111111111101111101000000001010111101111111111111111000000000000000000000000000000001111110100111101111111110001000100000001111010110000000001010101111111100111001111111110100100000000000110010000111111101100101000000000000000000000000011000010111111111111111111111111110110000000000011010110000000000000110111111110011010001111111010010111000000000010001111111111111111110000000000000000111111111100100011111110100101101111111111111111111111111111111100000000001001001111111000111111111111110011000011111100111010100000000010100110111111110101101000000000000000000000000000000000000000000000000011111111000110010000000000011001111111111111111100000000111011111111111100100011000000000000001111111110101011010000000001110001000000000000000011111110110100111111111111111111111111111011110000000000000000001111111111111111000000000000000011111110111101111111111001111001111111111111111111111111110101100000000010010010000000011110100100000000000100000000000010010010000000000000000011111111111111111111111111111101111111101100100000000000000000001111111111011011" "1000110000000000111001011000000000000000000000001011011101111111111111111000000000000000000000000000000000000000111010101000000000010010000000001001100110000000001011101111111110111011011111110011110001111111111111111111111111101111000000000000000000000000011100111000000010101110000000000100101001111111000110101111111110101101000000000100010000000000000000000000000000000000011111110101101000000000000000000000000000000000000000000000000001111111111111111000000000010110100000000000000000000000000000000000000000001100011111111110011001111111111100000111111101000000100000000000000000000000000011010000000001111011100000000010111001111111111111111000000000000000111111111111111100000000110111001000000000000000000000000000000001111111100101000000000000010111100000000000000000000000011011101111111111111111100000000001111100000000010011111000000000110110000000000000110000000000001100110000000001001000011111110100011010000000010101101111111111111101111111111101111101111111011010101111111111000011000000000100111101111111111111111000000000000000000000000000000001111111110000101000000001001111111111110110001111111111101100011111111011101110111111111111111111111111110101111111111111011100111111110111110010000000000000000111111111101001011111111101110001111111111111111111111101110011100000001100100101111111010111001111111111111111111111111111101100000000001111110111111111111110000000000000000000000000000000000111111111111111100000000101101111111111011110101111111111000000011111110101000110000000000100011111111111000100100000000000000001111111111101101000000000000000000000001001101000000000000000001000000000110001100000000111001101111111101111000111111111000010100000000000000001111111111111110111111111101000111111111111000100000000000000000111111110100000100000000000000000000000011100101000000000000000011111111101001101111111101011010000000000011000111111111111101100000000000010111000000001010011011111111101001010000001001010010000000000010001011111111111111111111111111100110111111111111011100000000111100110000000010110000" "0000000001111111001001100000000000000000000000000000000001111111111111111111111110101000011111111111110101111111111011001000000000101011100000000000000000000000011000000111111110011110000000000110000011111111110111010000000000000000000000000000001110000000000000000111111110110100111111111011111011111111111011011000000000010100011111111000101001111111111111101111111111111111100000000100110000000000011001100000000000000000000000000001101010000000000000000000000000000000011111111111111111111111011110010000000000000000011111111111111111111111110100001000000001000001111111111110111011111111111111111111111111111111111111111111111110000000000100000000000000000000100000000000000100000000010010000111111111111110011111111010011010000000000000000000000000000000000000000000000000000000000000000000000001000100100000000000010110000000000000000000000010101001111111111110011010000000000000000111111110110011000000000000000001111111111010011111111101110110011111111100000101111111111111111000000000110101011111111110111100000000000110100111111111111111100000000000000001111111110110101111111111001000100000000000110010000000001101110000000000011111111111111111111111111111111111111111111111011010100000000000011001111111111110100111111101010001100000000011100100000000001111000000000000000100000000000001100100000000000001110000000000000000000000000110110010000000000000000111111110100011111111111101000010000000001010101000000000000100011111111111101010000000000010011000000000000011000000000000000000000000000000001000000000011010100000000000000000000000000000000111111111111001100000000000000000000000000000001000000000000000000000000000000001111111110101101000000000010101111111111010110011111111111111101111111111001111000000000000000000000000000000000111111111110011000000000000000001111111101101011000000000000000011111111111111101111111110111000111111111111111111111111111111111111111111101100111111111111111100000000000011010000000100001010000000000000000011111111111111110000000000000000111111101010011100000000000000001111111110101010" "1111111110000000001001011000000000000000000000000000000000000000000011011111111111111111111111101010010100000000000011011111111011011000000000000000110101111111111111111111111111111111100000011111101101111111111010111000000000000010000000000000000111111110101110011111111110000001100000000011010001111111111101110111110100000001000000000110111010000000000000000111111111110110100000000000101100000000000000010000000000000000000000000000000000000001000110011000000000000000000000010010011100000000000000000111111111111111111111111111111110000000100000011000000001001000011111111111111110000000000000000111111001100100011111111011111011111111111111111000000000010101100000000011001101111111110110100000000000000000000000000000000001111110100000101000000000011111111111110110101111111111111111111111111101111000111111111111111100000001011110101111111111111111111111101101101000000000000001101000000000000000011111111110001010000000100110111000000000000011000000000000000001111111110011011111110111111100111111111111111111111111001010100000000001010101011111111111111110000000000000000000000001110000100000000000000001111111110011110111111110010110111111111111111111111111111111111000000000101001011111111001001111111111100100110000000001000011000000101000100010000000000101001000000101101110000000000011001011111111000001111111111111111111111111110100011111111111101010110111111011101100011111111110000110000000110010101000000001111111100000010011110100000000010100111000000101101100000000000000010010000001101011100000000001011011000000000000000001111111101111100000000000000000000000000001000000000000000100101000000000000000000000000100110111111111111111111000000011010110000000000000000001111111111111111111111111111111100000000100010111111111110101110111111010000100100000000000000001111111001010001000000000000000011111100100100111111111010111010111110110010100100000000001101001111111000101001000000001001110011111101000010010000000000000000000000010110000111111111010111010000001101111101000000000000000100000001111010100000000100001101" "1111111111111111100111110000000000000000011111111111011001111111010011001111111111110111111111111111101011111111101110011000000010111011011111111111111111111111111111111111111111111111111111111011010101111111010011000000000000000000000000000000001000000000000110111000000001010001100000001010100001111111111111001111111111001011100000000000001000000000000010100111111101101010000000000110011111111111111101001111111101111000100000000101111011111111001110001111111110001101111111111101101001111111011010111111111111101000111111111111111110000000101001001111111111101101000000000101111101111111111000010000000000001010011111111101000111111111111100100000000000111000011111111111111110000000000000000111111111110110100000000000000000000000111010010000000000010100111111111111001011111111111111111000000100011001111111111110110100000000010110010111111111000001000000000111001000000000000000000111111110100111000000000011110001111111001111010111111111011101111111111111111001111111111110101000000000000111100000000011111110000000000000000000000000000000011111110000111110000000010011100000000000111001000000000100011000000000000010001000000000000000000000001001111010000000000000000000000001100001011111111111111111111111111111111111111110011001000000000101100100000000001101010111111111111111111111111110001110000000001000001000000010011110111111111101010000000000000000010111111111000000011111111111111100000000001111100111111111111111100000000000111011111111110101100000000001011001100000000010100111111111111111110000000000000000011111101010000100000000010111110000000000000000011111111001010110000000000010100000000000001100100000000000000001111111111110100111111111011011011111111001111000000000001010101111111111111111111111111011000011111111111111111111111101111011111111111111111111111111111111111000000000000000000000000110101000000000011010010111111111000110011111111001011110000000000001110000000000000000011111111110000001111111111000001000000000000001011111111111111110000000001000001000000000111010011111111100111011111111111111110" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name data_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V \
    op interface \
    ports { data_V_dout { I 256 vector } data_V_empty_n { I 1 bit } data_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


