==============================================================
File generated on Mon May 27 12:35:24 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Jacobi/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.727 ; gain = 17.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.727 ; gain = 17.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 151.078 ; gain = 65.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 180.805 ; gain = 95.680
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Jacobi/main.c:16) in function 'jacobi_HLS' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (Jacobi/main.c:20) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (Jacobi/main.c:23) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Jacobi/main.c:25:5) to (Jacobi/main.c:23:21) in function 'jacobi_HLS'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 239.230 ; gain = 154.105
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (Jacobi/main.c:16:13) in function 'jacobi_HLS' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 254.039 ; gain = 168.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'jacobi_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.001 seconds; current allocated memory: 193.238 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 194.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/J' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jacobi_HLS' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'jacobi_HLS_dadddsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dmul_64ns_64ns_64_6_max_dsp_1' to 'jacobi_HLS_dmul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_ddiv_64ns_64ns_64_31_1' to 'jacobi_HLS_ddiv_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_sitodp_32ns_64_6_1' to 'jacobi_HLS_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dsqrt_64ns_64ns_64_31_1' to 'jacobi_HLS_dsqrt_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dadddsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_ddiv_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dmul_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dsqrt_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jacobi_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 195.732 MB.
INFO: [RTMG 210-278] Implementing memory 'jacobi_HLS_x_prev_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 254.039 ; gain = 168.914
INFO: [SYSC 207-301] Generating SystemC RTL for jacobi_HLS.
INFO: [VHDL 208-304] Generating VHDL RTL for jacobi_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for jacobi_HLS.
INFO: [HLS 200-112] Total elapsed time: 11.5 seconds; peak allocated memory: 195.732 MB.
==============================================================
File generated on Mon May 27 12:36:22 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Jacobi/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.809 ; gain = 18.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.906 ; gain = 18.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 150.410 ; gain = 65.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 180.477 ; gain = 95.797
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Jacobi/main.c:16) in function 'jacobi_HLS' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (Jacobi/main.c:20) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (Jacobi/main.c:23) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Jacobi/main.c:25:5) to (Jacobi/main.c:23:21) in function 'jacobi_HLS'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 238.574 ; gain = 153.895
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (Jacobi/main.c:16:13) in function 'jacobi_HLS' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 253.379 ; gain = 168.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'jacobi_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.853 seconds; current allocated memory: 193.254 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 194.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/J' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jacobi_HLS' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'jacobi_HLS_dadddsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dmul_64ns_64ns_64_6_max_dsp_1' to 'jacobi_HLS_dmul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_ddiv_64ns_64ns_64_31_1' to 'jacobi_HLS_ddiv_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_sitodp_32ns_64_6_1' to 'jacobi_HLS_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dsqrt_64ns_64ns_64_31_1' to 'jacobi_HLS_dsqrt_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dadddsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_ddiv_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dmul_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dsqrt_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jacobi_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 195.748 MB.
INFO: [RTMG 210-278] Implementing memory 'jacobi_HLS_x_prev_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 254.227 ; gain = 169.547
INFO: [SYSC 207-301] Generating SystemC RTL for jacobi_HLS.
INFO: [VHDL 208-304] Generating VHDL RTL for jacobi_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for jacobi_HLS.
INFO: [HLS 200-112] Total elapsed time: 11.489 seconds; peak allocated memory: 195.748 MB.
==============================================================
File generated on Mon May 27 12:36:45 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Jacobi/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.707 ; gain = 17.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.707 ; gain = 17.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 151.930 ; gain = 66.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:30) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.391 ; gain = 94.117
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Jacobi/main.c:16) in function 'jacobi_HLS' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (Jacobi/main.c:20) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (Jacobi/main.c:23) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:30) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Jacobi/main.c:25:5) to (Jacobi/main.c:23:21) in function 'jacobi_HLS'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 237.859 ; gain = 152.586
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (Jacobi/main.c:16:13) in function 'jacobi_HLS' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 252.930 ; gain = 167.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'jacobi_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Jacobi/main.c:39) and 'dadd' operation ('sum', Jacobi/main.c:39).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.864 seconds; current allocated memory: 193.254 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 194.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/J' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jacobi_HLS' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'jacobi_HLS_dadddsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dmul_64ns_64ns_64_6_max_dsp_1' to 'jacobi_HLS_dmul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_ddiv_64ns_64ns_64_31_1' to 'jacobi_HLS_ddiv_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_sitodp_32ns_64_6_1' to 'jacobi_HLS_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dsqrt_64ns_64ns_64_31_1' to 'jacobi_HLS_dsqrt_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dadddsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_ddiv_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dmul_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dsqrt_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jacobi_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 195.748 MB.
INFO: [RTMG 210-278] Implementing memory 'jacobi_HLS_x_prev_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 253.000 ; gain = 167.727
INFO: [SYSC 207-301] Generating SystemC RTL for jacobi_HLS.
INFO: [VHDL 208-304] Generating VHDL RTL for jacobi_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for jacobi_HLS.
INFO: [HLS 200-112] Total elapsed time: 11.428 seconds; peak allocated memory: 195.748 MB.
==============================================================
File generated on Mon May 27 12:37:40 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Jacobi/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.590 ; gain = 17.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.590 ; gain = 17.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 150.738 ; gain = 65.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 180.316 ; gain = 95.270
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Jacobi/main.c:16) in function 'jacobi_HLS' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (Jacobi/main.c:20) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (Jacobi/main.c:24) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:32) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Jacobi/main.c:25:5) to (Jacobi/main.c:24:21) in function 'jacobi_HLS'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 238.816 ; gain = 153.770
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (Jacobi/main.c:20:14) in function 'jacobi_HLS' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (Jacobi/main.c:16:13) in function 'jacobi_HLS' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 254.125 ; gain = 169.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'jacobi_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:27) and 'dadd' operation ('sigma', Jacobi/main.c:29).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Jacobi/main.c:41) and 'dadd' operation ('sum', Jacobi/main.c:41).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Jacobi/main.c:41) and 'dadd' operation ('sum', Jacobi/main.c:41).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Jacobi/main.c:41) and 'dadd' operation ('sum', Jacobi/main.c:41).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Jacobi/main.c:41) and 'dadd' operation ('sum', Jacobi/main.c:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.049 seconds; current allocated memory: 193.315 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 194.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/J' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jacobi_HLS' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'jacobi_HLS_dadddsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dmul_64ns_64ns_64_6_max_dsp_1' to 'jacobi_HLS_dmul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_ddiv_64ns_64ns_64_31_1' to 'jacobi_HLS_ddiv_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_sitodp_32ns_64_6_1' to 'jacobi_HLS_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dsqrt_64ns_64ns_64_31_1' to 'jacobi_HLS_dsqrt_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dadddsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_ddiv_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dmul_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dsqrt_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jacobi_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 195.813 MB.
INFO: [RTMG 210-278] Implementing memory 'jacobi_HLS_x_prev_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 254.352 ; gain = 169.305
INFO: [SYSC 207-301] Generating SystemC RTL for jacobi_HLS.
INFO: [VHDL 208-304] Generating VHDL RTL for jacobi_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for jacobi_HLS.
INFO: [HLS 200-112] Total elapsed time: 11.755 seconds; peak allocated memory: 195.813 MB.
==============================================================
File generated on Mon May 27 12:39:54 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Jacobi/main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.926 ; gain = 18.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.926 ; gain = 18.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 151.715 ; gain = 67.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:36) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 180.082 ; gain = 95.531
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (Jacobi/main.c:22) in function 'jacobi_HLS' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2' (Jacobi/main.c:16) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (Jacobi/main.c:26) in function 'jacobi_HLS': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'jacobi_HLS' (Jacobi/main.c:36) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Jacobi/main.c:27:5) to (Jacobi/main.c:26:21) in function 'jacobi_HLS'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 238.672 ; gain = 154.121
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (Jacobi/main.c:22:14) in function 'jacobi_HLS' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (Jacobi/main.c:16:13) in function 'jacobi_HLS' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 253.191 ; gain = 168.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'jacobi_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
WARNING: [SCHED 204-68] The II Violation in module 'jacobi_HLS': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'select' operation ('sigma', Jacobi/main.c:31) and 'dadd' operation ('sigma', Jacobi/main.c:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dadd' operation ('sum', Jacobi/main.c:45) and 'dadd' operation ('sum', Jacobi/main.c:45).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dadd' operation ('sum', Jacobi/main.c:45) and 'dadd' operation ('sum', Jacobi/main.c:45).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dadd' operation ('sum', Jacobi/main.c:45) and 'dadd' operation ('sum', Jacobi/main.c:45).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dadd' operation ('sum', Jacobi/main.c:45) and 'dadd' operation ('sum', Jacobi/main.c:45).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.307 seconds; current allocated memory: 193.320 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 194.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jacobi_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/J' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/iter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jacobi_HLS/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jacobi_HLS' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'jacobi_HLS_dadddsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dmul_64ns_64ns_64_6_max_dsp_1' to 'jacobi_HLS_dmul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_ddiv_64ns_64ns_64_31_1' to 'jacobi_HLS_ddiv_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_sitodp_32ns_64_6_1' to 'jacobi_HLS_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'jacobi_HLS_dsqrt_64ns_64ns_64_31_1' to 'jacobi_HLS_dsqrt_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dadddsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_ddiv_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dmul_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_dsqrt_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jacobi_HLS_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jacobi_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 195.818 MB.
INFO: [RTMG 210-278] Implementing memory 'jacobi_HLS_x_prev_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 253.355 ; gain = 168.805
INFO: [SYSC 207-301] Generating SystemC RTL for jacobi_HLS.
INFO: [VHDL 208-304] Generating VHDL RTL for jacobi_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for jacobi_HLS.
INFO: [HLS 200-112] Total elapsed time: 12.131 seconds; peak allocated memory: 195.818 MB.
