blk_sin.v,verilog,xil_defaultlib,../../../../ES_design.srcs/sources_1/ip/blk_sin/sim/blk_sin.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
