Time resolution is 1 ps
$stop called at time : 2050 ns : File "F:/FPGA/Verilog_design/seq_check_1101/tb/tb.v" Line 30
