---
content_type: page
description: The lecture notes section contains table listing information about the
  topics for the course's lectures and tutorials.
learning_resource_types:
- Lecture Notes
ocw_type: CourseSection
title: Lecture Notes
uid: bf521edb-e22c-64b6-19de-04a7df079397
---

The table below contains information on the course's lectures (L) and tutorials (T). Tutorials 1 and 2 are courtesy of Christopher Batten. Tutorial 3 is courtesy of Michael Pellauer.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
Lec #
{{< thclose >}}
{{< thopen >}}
Topics
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
Introduction ({{% resource_link 904891a5-ee4b-2511-c112-7ed1ede8930d "PDF - 1.7 MB" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Digital Design Using Verilog ({{% resource_link c5c8a25b-3754-dc4f-302f-b9abcfdc8a21 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
CMOS Technology and Logic Gates ({{% resource_link 5db68ba6-abd1-00ec-c232-604ccfeb9f46 "PDF - 2.4 MB" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T1
{{< tdclose >}}
{{< tdopen >}}
Verilog Simulation I ({{% resource_link c836d849-fa4e-f5ee-c978-7f7bbee799d9 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Wires ({{% resource_link fd75994e-0ea8-4378-705d-d12ee8c16326 "PDF - 1.4 MB" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Synthesis ({{% resource_link cd0e615c-3efb-d1ef-22ee-9330075035f2 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T2
{{< tdclose >}}
{{< tdopen >}}
Verilog Simulation II ({{% resource_link 42da3ce9-6010-a59f-449d-a886e13685c0 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Clocking ({{% resource_link 6532a355-51bb-8707-fa01-7de5e53c66c7 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Bluespec I: Motivation ({{% resource_link fd77fcb0-11c7-8146-f5f8-3c32e1a858d0 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8
{{< tdclose >}}
{{< tdopen >}}
Bluespec II: Designing with Rules ({{% resource_link 47f1dbef-721a-415b-de32-c65e6cd976fe "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L9
{{< tdclose >}}
{{< tdopen >}}
Bluespec III: Modules and Interfaces ({{% resource_link bfc00da8-1b59-c827-5b48-ab0268731a20 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Bluespec IV: Rule Scheduling and Synthesis ({{% resource_link 57d53837-504f-a9d0-c9b9-0de4be0dfdc2 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T3
{{< tdclose >}}
{{< tdopen >}}
Bluespec ({{% resource_link 01e06522-cd4a-b035-dbbb-d38279045351 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
Power ({{% resource_link a5b7f726-87b2-d269-fed6-47330d539f48 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Bluespec V: Processors ({{% resource_link 36195ee1-5701-b432-a980-ed583ed4341c "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Bluespec VI: Modularity and Performance ({{% resource_link c7c3145a-553f-21f2-12ec-88cf3cef8920 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Transaction Level Design and Verification ({{% resource_link 51647b25-1929-16a0-5487-94c5b19d02f3 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
Testing ({{% resource_link 3e7ffaaf-2b67-57c9-6d43-7b85dbbd78c9 "PDF" %}})
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}