# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../klt_ddc.srcs/sources_1/ip/adder_10p10e10/sim/adder_10p10e10.vhd" \

# Do not sort compile order
nosort
