{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584530388730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584530388730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 16:49:48 2020 " "Processing started: Wed Mar 18 16:49:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584530388730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584530388730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NiosSystem -c NiosSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off NiosSystem -c NiosSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584530388730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1584530389298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_timer " "Found entity 1: NiosPheriSys_timer" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_sdram_cntr.v 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_sdram_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_sdram_cntr_input_efifo_module " "Found entity 1: NiosPheriSys_sdram_cntr_input_efifo_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389387 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_sdram_cntr " "Found entity 2: NiosPheriSys_sdram_cntr" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_mux_001 " "Found entity 1: NiosPheriSys_rsp_xbar_mux_001" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_mux " "Found entity 1: NiosPheriSys_rsp_xbar_mux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_demux_003 " "Found entity 1: NiosPheriSys_rsp_xbar_demux_003" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_demux " "Found entity 1: NiosPheriSys_rsp_xbar_demux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_onchip_memory " "Found entity 1: NiosPheriSys_onchip_memory" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niospherisys/synthesis/submodules/niospherisys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_jtag_uart_sim_scfifo_w " "Found entity 1: NiosPheriSys_jtag_uart_sim_scfifo_w" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389409 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_jtag_uart_scfifo_w " "Found entity 2: NiosPheriSys_jtag_uart_scfifo_w" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389409 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosPheriSys_jtag_uart_sim_scfifo_r " "Found entity 3: NiosPheriSys_jtag_uart_sim_scfifo_r" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389409 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosPheriSys_jtag_uart_scfifo_r " "Found entity 4: NiosPheriSys_jtag_uart_scfifo_r" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389409 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosPheriSys_jtag_uart " "Found entity 5: NiosPheriSys_jtag_uart" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_irq_mapper " "Found entity 1: NiosPheriSys_irq_mapper" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_irq_mapper.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_id_router_003.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_id_router_003.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_id_router_003_default_decode " "Found entity 1: NiosPheriSys_id_router_003_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389416 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_id_router_003 " "Found entity 2: NiosPheriSys_id_router_003" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_id_router_002.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_id_router_002.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_id_router_002_default_decode " "Found entity 1: NiosPheriSys_id_router_002_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389420 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_id_router_002 " "Found entity 2: NiosPheriSys_id_router_002" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_id_router.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_id_router.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_id_router_default_decode " "Found entity 1: NiosPheriSys_id_router_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389423 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_id_router " "Found entity 2: NiosPheriSys_id_router" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_test_bench " "Found entity 1: NiosPheriSys_cpu_test_bench" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_test_bench.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_oci_test_bench " "Found entity 1: NiosPheriSys_cpu_oci_test_bench" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_oci_test_bench.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_mult_cell " "Found entity 1: NiosPheriSys_cpu_mult_cell" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_jtag_debug_module_wrapper " "Found entity 1: NiosPheriSys_cpu_jtag_debug_module_wrapper" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_jtag_debug_module_tck " "Found entity 1: NiosPheriSys_cpu_jtag_debug_module_tck" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_tck.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_jtag_debug_module_sysclk " "Found entity 1: NiosPheriSys_cpu_jtag_debug_module_sysclk" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_ic_data_module " "Found entity 1: NiosPheriSys_cpu_ic_data_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_cpu_ic_tag_module " "Found entity 2: NiosPheriSys_cpu_ic_tag_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosPheriSys_cpu_register_bank_a_module " "Found entity 3: NiosPheriSys_cpu_register_bank_a_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosPheriSys_cpu_register_bank_b_module " "Found entity 4: NiosPheriSys_cpu_register_bank_b_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosPheriSys_cpu_nios2_oci_debug " "Found entity 5: NiosPheriSys_cpu_nios2_oci_debug" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosPheriSys_cpu_ociram_sp_ram_module " "Found entity 6: NiosPheriSys_cpu_ociram_sp_ram_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosPheriSys_cpu_nios2_ocimem " "Found entity 7: NiosPheriSys_cpu_nios2_ocimem" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosPheriSys_cpu_nios2_avalon_reg " "Found entity 8: NiosPheriSys_cpu_nios2_avalon_reg" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosPheriSys_cpu_nios2_oci_break " "Found entity 9: NiosPheriSys_cpu_nios2_oci_break" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosPheriSys_cpu_nios2_oci_xbrk " "Found entity 10: NiosPheriSys_cpu_nios2_oci_xbrk" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosPheriSys_cpu_nios2_oci_dbrk " "Found entity 11: NiosPheriSys_cpu_nios2_oci_dbrk" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosPheriSys_cpu_nios2_oci_itrace " "Found entity 12: NiosPheriSys_cpu_nios2_oci_itrace" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosPheriSys_cpu_nios2_oci_td_mode " "Found entity 13: NiosPheriSys_cpu_nios2_oci_td_mode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosPheriSys_cpu_nios2_oci_dtrace " "Found entity 14: NiosPheriSys_cpu_nios2_oci_dtrace" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosPheriSys_cpu_nios2_oci_compute_tm_count " "Found entity 15: NiosPheriSys_cpu_nios2_oci_compute_tm_count" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosPheriSys_cpu_nios2_oci_fifowp_inc " "Found entity 16: NiosPheriSys_cpu_nios2_oci_fifowp_inc" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosPheriSys_cpu_nios2_oci_fifocount_inc " "Found entity 17: NiosPheriSys_cpu_nios2_oci_fifocount_inc" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosPheriSys_cpu_nios2_oci_fifo " "Found entity 18: NiosPheriSys_cpu_nios2_oci_fifo" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosPheriSys_cpu_nios2_oci_pib " "Found entity 19: NiosPheriSys_cpu_nios2_oci_pib" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosPheriSys_cpu_nios2_oci_im " "Found entity 20: NiosPheriSys_cpu_nios2_oci_im" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosPheriSys_cpu_nios2_performance_monitors " "Found entity 21: NiosPheriSys_cpu_nios2_performance_monitors" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "22 NiosPheriSys_cpu_nios2_oci " "Found entity 22: NiosPheriSys_cpu_nios2_oci" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""} { "Info" "ISGN_ENTITY_NAME" "23 NiosPheriSys_cpu " "Found entity 23: NiosPheriSys_cpu" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cmd_xbar_mux " "Found entity 1: NiosPheriSys_cmd_xbar_mux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_mux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cmd_xbar_demux_001 " "Found entity 1: NiosPheriSys_cmd_xbar_demux_001" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cmd_xbar_demux " "Found entity 1: NiosPheriSys_cmd_xbar_demux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_addr_router_001.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_addr_router_001.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_addr_router_001_default_decode " "Found entity 1: NiosPheriSys_addr_router_001_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389841 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_addr_router_001 " "Found entity 2: NiosPheriSys_addr_router_001" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_addr_router.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_addr_router.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530389843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_addr_router_default_decode " "Found entity 1: NiosPheriSys_addr_router_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389844 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_addr_router " "Found entity 2: NiosPheriSys_addr_router" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_7seg0.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_7seg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_7seg0 " "Found entity 1: NiosPheriSys_7seg0" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_7seg0.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_7seg0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NiosPheriSys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NiosPheriSys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file niospherisys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389891 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NiosPheriSys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530389901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530389901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_width_adapter_001-rtl " "Found design unit 1: niospherisys_width_adapter_001-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390221 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_width_adapter_001 " "Found entity 1: niospherisys_width_adapter_001" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_width_adapter-rtl " "Found design unit 1: niospherisys_width_adapter-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390225 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_width_adapter " "Found entity 1: niospherisys_width_adapter" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_timer_s1_translator-rtl " "Found design unit 1: niospherisys_timer_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390228 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_timer_s1_translator " "Found entity 1: niospherisys_timer_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390231 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390234 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390238 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390241 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator " "Found entity 1: niospherisys_sdram_cntr_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_onchip_memory_s1_translator-rtl " "Found design unit 1: niospherisys_onchip_memory_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390244 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_onchip_memory_s1_translator " "Found entity 1: niospherisys_onchip_memory_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: niospherisys_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390248 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: niospherisys_jtag_uart_avalon_jtag_slave_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390251 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390254 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: niospherisys_cpu_jtag_debug_module_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390258 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_jtag_debug_module_translator " "Found entity 1: niospherisys_cpu_jtag_debug_module_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_instruction_master_translator-rtl " "Found design unit 1: niospherisys_cpu_instruction_master_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390261 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_instruction_master_translator " "Found entity 1: niospherisys_cpu_instruction_master_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_data_master_translator-rtl " "Found design unit 1: niospherisys_cpu_data_master_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390264 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_data_master_translator " "Found entity 1: niospherisys_cpu_data_master_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_7seg3_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_7seg3_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_7seg3_s1_translator-rtl " "Found design unit 1: niospherisys_7seg3_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_7seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_7seg3_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390267 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_7seg3_s1_translator " "Found entity 1: niospherisys_7seg3_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_7seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_7seg3_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosPheriSys-rtl " "Found design unit 1: NiosPheriSys-rtl" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390282 ""} { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys " "Found entity 1: NiosPheriSys" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosPheriSys-rtl " "Found design unit 1: NiosPheriSys-rtl" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390296 ""} { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys " "Found entity 1: NiosPheriSys" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390300 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390303 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390307 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390311 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390314 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_width_adapter-rtl " "Found design unit 1: niospherisys_width_adapter-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390317 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_width_adapter " "Found entity 1: niospherisys_width_adapter" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_width_adapter_001-rtl " "Found design unit 1: niospherisys_width_adapter_001-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390320 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_width_adapter_001 " "Found entity 1: niospherisys_width_adapter_001" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_instruction_master_translator-rtl " "Found design unit 1: niospherisys_cpu_instruction_master_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390323 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_instruction_master_translator " "Found entity 1: niospherisys_cpu_instruction_master_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_data_master_translator-rtl " "Found design unit 1: niospherisys_cpu_data_master_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390326 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_data_master_translator " "Found entity 1: niospherisys_cpu_data_master_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: niospherisys_cpu_jtag_debug_module_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390329 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_cpu_jtag_debug_module_translator " "Found entity 1: niospherisys_cpu_jtag_debug_module_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: niospherisys_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390333 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: niospherisys_jtag_uart_avalon_jtag_slave_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sdram_cntr_s1_translator-rtl " "Found design unit 1: niospherisys_sdram_cntr_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390336 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sdram_cntr_s1_translator " "Found entity 1: niospherisys_sdram_cntr_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_onchip_memory_s1_translator-rtl " "Found design unit 1: niospherisys_onchip_memory_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390340 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_onchip_memory_s1_translator " "Found entity 1: niospherisys_onchip_memory_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_timer_s1_translator-rtl " "Found design unit 1: niospherisys_timer_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390343 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_timer_s1_translator " "Found entity 1: niospherisys_timer_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_seven_seg3_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_seven_seg3_s1_translator-rtl " "Found design unit 1: niospherisys_seven_seg3_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390346 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_seven_seg3_s1_translator " "Found entity 1: niospherisys_seven_seg3_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/niospherisys_sw_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisys/synthesis/niospherisys_sw_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niospherisys_sw_s1_translator-rtl " "Found design unit 1: niospherisys_sw_s1_translator-rtl" {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390349 ""} { "Info" "ISGN_ENTITY_NAME" "1 niospherisys_sw_s1_translator " "Found entity 1: niospherisys_sw_s1_translator" {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_irq_mapper " "Found entity 1: NiosPheriSys_irq_mapper" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_irq_mapper.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390365 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_mux_001 " "Found entity 1: NiosPheriSys_rsp_xbar_mux_001" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_mux " "Found entity 1: NiosPheriSys_rsp_xbar_mux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_demux_003 " "Found entity 1: NiosPheriSys_rsp_xbar_demux_003" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_rsp_xbar_demux " "Found entity 1: NiosPheriSys_rsp_xbar_demux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cmd_xbar_mux " "Found entity 1: NiosPheriSys_cmd_xbar_mux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_mux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cmd_xbar_demux_001 " "Found entity 1: NiosPheriSys_cmd_xbar_demux_001" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cmd_xbar_demux " "Found entity 1: NiosPheriSys_cmd_xbar_demux" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NiosPheriSys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NiosPheriSys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file niospherisys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NiosPheriSys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_id_router_003.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_id_router_003.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_id_router_003_default_decode " "Found entity 1: NiosPheriSys_id_router_003_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390409 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_id_router_003 " "Found entity 2: NiosPheriSys_id_router_003" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_id_router_002.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_id_router_002.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_id_router_002_default_decode " "Found entity 1: NiosPheriSys_id_router_002_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390412 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_id_router_002 " "Found entity 2: NiosPheriSys_id_router_002" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_id_router.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_id_router.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_id_router_default_decode " "Found entity 1: NiosPheriSys_id_router_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390416 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_id_router " "Found entity 2: NiosPheriSys_id_router" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_addr_router_001.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_addr_router_001.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_addr_router_001_default_decode " "Found entity 1: NiosPheriSys_addr_router_001_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390419 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_addr_router_001 " "Found entity 2: NiosPheriSys_addr_router_001" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NiosPheriSys_addr_router.sv(48) " "Verilog HDL Declaration information at NiosPheriSys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NiosPheriSys_addr_router.sv(49) " "Verilog HDL Declaration information at NiosPheriSys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584530390422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_addr_router_default_decode " "Found entity 1: NiosPheriSys_addr_router_default_decode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390423 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_addr_router " "Found entity 2: NiosPheriSys_addr_router" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_sw " "Found entity 1: NiosPheriSys_sw" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sw.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_seven_seg0.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_seven_seg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_seven_seg0 " "Found entity 1: NiosPheriSys_seven_seg0" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_seven_seg0.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_seven_seg0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_timer " "Found entity 1: NiosPheriSys_timer" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_sdram_cntr.v 2 2 " "Found 2 design units, including 2 entities, in source file niospherisys/synthesis/submodules/niospherisys_sdram_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_sdram_cntr_input_efifo_module " "Found entity 1: NiosPheriSys_sdram_cntr_input_efifo_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390455 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_sdram_cntr " "Found entity 2: NiosPheriSys_sdram_cntr" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_onchip_memory " "Found entity 1: NiosPheriSys_onchip_memory" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niospherisys/synthesis/submodules/niospherisys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_jtag_uart_sim_scfifo_w " "Found entity 1: NiosPheriSys_jtag_uart_sim_scfifo_w" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390463 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_jtag_uart_scfifo_w " "Found entity 2: NiosPheriSys_jtag_uart_scfifo_w" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390463 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosPheriSys_jtag_uart_sim_scfifo_r " "Found entity 3: NiosPheriSys_jtag_uart_sim_scfifo_r" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390463 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosPheriSys_jtag_uart_scfifo_r " "Found entity 4: NiosPheriSys_jtag_uart_scfifo_r" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390463 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosPheriSys_jtag_uart " "Found entity 5: NiosPheriSys_jtag_uart" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_ic_data_module " "Found entity 1: NiosPheriSys_cpu_ic_data_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "2 NiosPheriSys_cpu_ic_tag_module " "Found entity 2: NiosPheriSys_cpu_ic_tag_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "3 NiosPheriSys_cpu_register_bank_a_module " "Found entity 3: NiosPheriSys_cpu_register_bank_a_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "4 NiosPheriSys_cpu_register_bank_b_module " "Found entity 4: NiosPheriSys_cpu_register_bank_b_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "5 NiosPheriSys_cpu_nios2_oci_debug " "Found entity 5: NiosPheriSys_cpu_nios2_oci_debug" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "6 NiosPheriSys_cpu_ociram_sp_ram_module " "Found entity 6: NiosPheriSys_cpu_ociram_sp_ram_module" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "7 NiosPheriSys_cpu_nios2_ocimem " "Found entity 7: NiosPheriSys_cpu_nios2_ocimem" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "8 NiosPheriSys_cpu_nios2_avalon_reg " "Found entity 8: NiosPheriSys_cpu_nios2_avalon_reg" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "9 NiosPheriSys_cpu_nios2_oci_break " "Found entity 9: NiosPheriSys_cpu_nios2_oci_break" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "10 NiosPheriSys_cpu_nios2_oci_xbrk " "Found entity 10: NiosPheriSys_cpu_nios2_oci_xbrk" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "11 NiosPheriSys_cpu_nios2_oci_dbrk " "Found entity 11: NiosPheriSys_cpu_nios2_oci_dbrk" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "12 NiosPheriSys_cpu_nios2_oci_itrace " "Found entity 12: NiosPheriSys_cpu_nios2_oci_itrace" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "13 NiosPheriSys_cpu_nios2_oci_td_mode " "Found entity 13: NiosPheriSys_cpu_nios2_oci_td_mode" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "14 NiosPheriSys_cpu_nios2_oci_dtrace " "Found entity 14: NiosPheriSys_cpu_nios2_oci_dtrace" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "15 NiosPheriSys_cpu_nios2_oci_compute_tm_count " "Found entity 15: NiosPheriSys_cpu_nios2_oci_compute_tm_count" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "16 NiosPheriSys_cpu_nios2_oci_fifowp_inc " "Found entity 16: NiosPheriSys_cpu_nios2_oci_fifowp_inc" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "17 NiosPheriSys_cpu_nios2_oci_fifocount_inc " "Found entity 17: NiosPheriSys_cpu_nios2_oci_fifocount_inc" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "18 NiosPheriSys_cpu_nios2_oci_fifo " "Found entity 18: NiosPheriSys_cpu_nios2_oci_fifo" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "19 NiosPheriSys_cpu_nios2_oci_pib " "Found entity 19: NiosPheriSys_cpu_nios2_oci_pib" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "20 NiosPheriSys_cpu_nios2_oci_im " "Found entity 20: NiosPheriSys_cpu_nios2_oci_im" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "21 NiosPheriSys_cpu_nios2_performance_monitors " "Found entity 21: NiosPheriSys_cpu_nios2_performance_monitors" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "22 NiosPheriSys_cpu_nios2_oci " "Found entity 22: NiosPheriSys_cpu_nios2_oci" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""} { "Info" "ISGN_ENTITY_NAME" "23 NiosPheriSys_cpu " "Found entity 23: NiosPheriSys_cpu" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_jtag_debug_module_sysclk " "Found entity 1: NiosPheriSys_cpu_jtag_debug_module_sysclk" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_jtag_debug_module_tck " "Found entity 1: NiosPheriSys_cpu_jtag_debug_module_tck" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_tck.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_jtag_debug_module_wrapper " "Found entity 1: NiosPheriSys_cpu_jtag_debug_module_wrapper" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_mult_cell " "Found entity 1: NiosPheriSys_cpu_mult_cell" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_oci_test_bench " "Found entity 1: NiosPheriSys_cpu_oci_test_bench" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_oci_test_bench.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisys/synthesis/submodules/niospherisys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niospherisys/synthesis/submodules/niospherisys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSys_cpu_test_bench " "Found entity 1: NiosPheriSys_cpu_test_bench" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_test_bench.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospherisystop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niospherisystop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosPheriSysTop-bdf_type " "Found design unit 1: NiosPheriSysTop-bdf_type" {  } { { "NiosPheriSysTop.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSysTop.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390860 ""} { "Info" "ISGN_ENTITY_NAME" "1 NiosPheriSysTop " "Found entity 1: NiosPheriSysTop" {  } { { "NiosPheriSysTop.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSysTop.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_nios_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_nios_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_nios_pll-SYN " "Found design unit 1: sdram_nios_pll-SYN" {  } { { "sdram_nios_pll.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/sdram_nios_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390863 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_nios_pll " "Found entity 1: sdram_nios_pll" {  } { { "sdram_nios_pll.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/sdram_nios_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530390863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530390863 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_sdram_cntr.v(316) " "Verilog HDL or VHDL warning at NiosPheriSys_sdram_cntr.v(316): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390881 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_sdram_cntr.v(326) " "Verilog HDL or VHDL warning at NiosPheriSys_sdram_cntr.v(326): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390881 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_sdram_cntr.v(336) " "Verilog HDL or VHDL warning at NiosPheriSys_sdram_cntr.v(336): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390881 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_sdram_cntr.v(680) " "Verilog HDL or VHDL warning at NiosPheriSys_sdram_cntr.v(680): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390883 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_cpu.v(1756) " "Verilog HDL or VHDL warning at NiosPheriSys_cpu.v(1756): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1756 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_cpu.v(1758) " "Verilog HDL or VHDL warning at NiosPheriSys_cpu.v(1758): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1758 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_cpu.v(1914) " "Verilog HDL or VHDL warning at NiosPheriSys_cpu.v(1914): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1914 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NiosPheriSys_cpu.v(2742) " "Verilog HDL or VHDL warning at NiosPheriSys_cpu.v(2742): conditional expression evaluates to a constant" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2742 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1584530390893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NiosPheriSysTop " "Elaborating entity \"NiosPheriSysTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584530391152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_nios_pll sdram_nios_pll:b2v_inst " "Elaborating entity \"sdram_nios_pll\" for hierarchy \"sdram_nios_pll:b2v_inst\"" {  } { { "NiosPheriSysTop.vhd" "b2v_inst" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSysTop.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_nios_pll:b2v_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_nios_pll:b2v_inst\|altpll:altpll_component\"" {  } { { "sdram_nios_pll.vhd" "altpll_component" { Text "D:/QuartusProject/NiosPheripheral/sdram_nios_pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_nios_pll:b2v_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_nios_pll:b2v_inst\|altpll:altpll_component\"" {  } { { "sdram_nios_pll.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/sdram_nios_pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530391206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_nios_pll:b2v_inst\|altpll:altpll_component " "Instantiated megafunction \"sdram_nios_pll:b2v_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_nios_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_nios_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391207 ""}  } { { "sdram_nios_pll.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/sdram_nios_pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584530391207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_nios_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_nios_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_nios_pll_altpll " "Found entity 1: sdram_nios_pll_altpll" {  } { { "db/sdram_nios_pll_altpll.v" "" { Text "D:/QuartusProject/NiosPheripheral/db/sdram_nios_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530391269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530391269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_nios_pll_altpll sdram_nios_pll:b2v_inst\|altpll:altpll_component\|sdram_nios_pll_altpll:auto_generated " "Elaborating entity \"sdram_nios_pll_altpll\" for hierarchy \"sdram_nios_pll:b2v_inst\|altpll:altpll_component\|sdram_nios_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys NiosPheriSys:b2v_inst1 " "Elaborating entity \"NiosPheriSys\" for hierarchy \"NiosPheriSys:b2v_inst1\"" {  } { { "NiosPheriSysTop.vhd" "b2v_inst1" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSysTop.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu " "Elaborating entity \"NiosPheriSys_cpu\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_test_bench NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_test_bench:the_NiosPheriSys_cpu_test_bench " "Elaborating entity \"NiosPheriSys_cpu_test_bench\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_test_bench:the_NiosPheriSys_cpu_test_bench\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_test_bench" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 4871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_ic_data_module NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_data_module:NiosPheriSys_cpu_ic_data " "Elaborating entity \"NiosPheriSys_cpu_ic_data_module\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_data_module:NiosPheriSys_cpu_ic_data\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_ic_data" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 5729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_data_module:NiosPheriSys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_data_module:NiosPheriSys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_altsyncram" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3id1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3id1 " "Found entity 1: altsyncram_3id1" {  } { { "db/altsyncram_3id1.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/altsyncram_3id1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530391568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530391568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3id1 NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_data_module:NiosPheriSys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_3id1:auto_generated " "Elaborating entity \"altsyncram_3id1\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_data_module:NiosPheriSys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_3id1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_ic_tag_module NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_tag_module:NiosPheriSys_cpu_ic_tag " "Elaborating entity \"NiosPheriSys_cpu_ic_tag_module\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_tag_module:NiosPheriSys_cpu_ic_tag\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_ic_tag" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 5795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_tag_module:NiosPheriSys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_tag_module:NiosPheriSys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_altsyncram" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogh1 " "Found entity 1: altsyncram_ogh1" {  } { { "db/altsyncram_ogh1.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/altsyncram_ogh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530391647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530391647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogh1 NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_tag_module:NiosPheriSys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ogh1:auto_generated " "Elaborating entity \"altsyncram_ogh1\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_ic_tag_module:NiosPheriSys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ogh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_register_bank_a_module NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_a_module:NiosPheriSys_cpu_register_bank_a " "Elaborating entity \"NiosPheriSys_cpu_register_bank_a_module\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_a_module:NiosPheriSys_cpu_register_bank_a\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_register_bank_a" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 6338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_a_module:NiosPheriSys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_a_module:NiosPheriSys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_altsyncram" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6h1 " "Found entity 1: altsyncram_r6h1" {  } { { "db/altsyncram_r6h1.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/altsyncram_r6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530391755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530391755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6h1 NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_a_module:NiosPheriSys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_r6h1:auto_generated " "Elaborating entity \"altsyncram_r6h1\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_a_module:NiosPheriSys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_r6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_register_bank_b_module NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_b_module:NiosPheriSys_cpu_register_bank_b " "Elaborating entity \"NiosPheriSys_cpu_register_bank_b_module\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_b_module:NiosPheriSys_cpu_register_bank_b\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_register_bank_b" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 6360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_b_module:NiosPheriSys_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_b_module:NiosPheriSys_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_altsyncram" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6h1 " "Found entity 1: altsyncram_s6h1" {  } { { "db/altsyncram_s6h1.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/altsyncram_s6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530391877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530391877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s6h1 NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_b_module:NiosPheriSys_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s6h1:auto_generated " "Elaborating entity \"altsyncram_s6h1\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_register_bank_b_module:NiosPheriSys_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_mult_cell NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell " "Elaborating entity \"NiosPheriSys_cpu_mult_cell\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_mult_cell" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 6895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530391956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_80u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_80u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_80u2 " "Found entity 1: altera_mult_add_80u2" {  } { { "db/altera_mult_add_80u2.v" "" { Text "D:/QuartusProject/NiosPheripheral/db/altera_mult_add_80u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530392020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530392020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_80u2 NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated " "Elaborating entity \"altera_mult_add_80u2\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_80u2.v" "altera_mult_add_rtl1" { Text "D:/QuartusProject/NiosPheripheral/db/altera_mult_add_80u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392063 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1584530392067 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|NiosPheriSys_cpu:cpu|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_3qt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_a0u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_a0u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_a0u2 " "Found entity 1: altera_mult_add_a0u2" {  } { { "db/altera_mult_add_a0u2.v" "" { Text "D:/QuartusProject/NiosPheripheral/db/altera_mult_add_a0u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530392518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530392518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_a0u2 NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated " "Elaborating entity \"altera_mult_add_a0u2\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_a0u2.v" "altera_mult_add_rtl1" { Text "D:/QuartusProject/NiosPheripheral/db/altera_mult_add_a0u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392528 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1584530392532 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|NiosPheriSys_cpu:cpu|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_5qt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 7184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_debug NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_debug:the_NiosPheriSys_cpu_nios2_oci_debug " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_debug\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_debug:the_NiosPheriSys_cpu_nios2_oci_debug\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_debug" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_debug:the_NiosPheriSys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_debug:the_NiosPheriSys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_altera_std_synchronizer" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_ocimem NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem " "Elaborating entity \"NiosPheriSys_cpu_nios2_ocimem\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_ocimem" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_ociram_sp_ram_module NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem\|NiosPheriSys_cpu_ociram_sp_ram_module:NiosPheriSys_cpu_ociram_sp_ram " "Elaborating entity \"NiosPheriSys_cpu_ociram_sp_ram_module\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem\|NiosPheriSys_cpu_ociram_sp_ram_module:NiosPheriSys_cpu_ociram_sp_ram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_ociram_sp_ram" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem\|NiosPheriSys_cpu_ociram_sp_ram_module:NiosPheriSys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem\|NiosPheriSys_cpu_ociram_sp_ram_module:NiosPheriSys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_altsyncram" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c381 " "Found entity 1: altsyncram_c381" {  } { { "db/altsyncram_c381.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/altsyncram_c381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530392959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530392959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c381 NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem\|NiosPheriSys_cpu_ociram_sp_ram_module:NiosPheriSys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_c381:auto_generated " "Elaborating entity \"altsyncram_c381\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_ocimem:the_NiosPheriSys_cpu_nios2_ocimem\|NiosPheriSys_cpu_ociram_sp_ram_module:NiosPheriSys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_c381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530392961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_avalon_reg NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_avalon_reg:the_NiosPheriSys_cpu_nios2_avalon_reg " "Elaborating entity \"NiosPheriSys_cpu_nios2_avalon_reg\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_avalon_reg:the_NiosPheriSys_cpu_nios2_avalon_reg\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_avalon_reg" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_break NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_break:the_NiosPheriSys_cpu_nios2_oci_break " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_break\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_break:the_NiosPheriSys_cpu_nios2_oci_break\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_break" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_xbrk NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_xbrk:the_NiosPheriSys_cpu_nios2_oci_xbrk " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_xbrk\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_xbrk:the_NiosPheriSys_cpu_nios2_oci_xbrk\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_xbrk" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_dbrk NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_dbrk:the_NiosPheriSys_cpu_nios2_oci_dbrk " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_dbrk\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_dbrk:the_NiosPheriSys_cpu_nios2_oci_dbrk\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_dbrk" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_itrace NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_itrace:the_NiosPheriSys_cpu_nios2_oci_itrace " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_itrace\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_itrace:the_NiosPheriSys_cpu_nios2_oci_itrace\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_itrace" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_dtrace NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_dtrace:the_NiosPheriSys_cpu_nios2_oci_dtrace " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_dtrace\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_dtrace:the_NiosPheriSys_cpu_nios2_oci_dtrace\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_dtrace" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_td_mode NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_dtrace:the_NiosPheriSys_cpu_nios2_oci_dtrace\|NiosPheriSys_cpu_nios2_oci_td_mode:NiosPheriSys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_td_mode\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_dtrace:the_NiosPheriSys_cpu_nios2_oci_dtrace\|NiosPheriSys_cpu_nios2_oci_td_mode:NiosPheriSys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_fifo NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_fifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_compute_tm_count NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_nios2_oci_compute_tm_count:NiosPheriSys_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_compute_tm_count\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_nios2_oci_compute_tm_count:NiosPheriSys_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_fifowp_inc NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_nios2_oci_fifowp_inc:NiosPheriSys_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_fifowp_inc\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_nios2_oci_fifowp_inc:NiosPheriSys_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_fifocount_inc NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_nios2_oci_fifocount_inc:NiosPheriSys_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_fifocount_inc\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_nios2_oci_fifocount_inc:NiosPheriSys_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "NiosPheriSys_cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_oci_test_bench NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_oci_test_bench:the_NiosPheriSys_cpu_oci_test_bench " "Elaborating entity \"NiosPheriSys_cpu_oci_test_bench\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_fifo:the_NiosPheriSys_cpu_nios2_oci_fifo\|NiosPheriSys_cpu_oci_test_bench:the_NiosPheriSys_cpu_oci_test_bench\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_oci_test_bench" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_pib NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_pib:the_NiosPheriSys_cpu_nios2_oci_pib " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_pib\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_pib:the_NiosPheriSys_cpu_nios2_oci_pib\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_pib" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_nios2_oci_im NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_im:the_NiosPheriSys_cpu_nios2_oci_im " "Elaborating entity \"NiosPheriSys_cpu_nios2_oci_im\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_nios2_oci_im:the_NiosPheriSys_cpu_nios2_oci_im\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_im" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_jtag_debug_module_wrapper NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper " "Elaborating entity \"NiosPheriSys_cpu_jtag_debug_module_wrapper\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_jtag_debug_module_wrapper" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_jtag_debug_module_tck NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|NiosPheriSys_cpu_jtag_debug_module_tck:the_NiosPheriSys_cpu_jtag_debug_module_tck " "Elaborating entity \"NiosPheriSys_cpu_jtag_debug_module_tck\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|NiosPheriSys_cpu_jtag_debug_module_tck:the_NiosPheriSys_cpu_jtag_debug_module_tck\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" "the_NiosPheriSys_cpu_jtag_debug_module_tck" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cpu_jtag_debug_module_sysclk NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|NiosPheriSys_cpu_jtag_debug_module_sysclk:the_NiosPheriSys_cpu_jtag_debug_module_sysclk " "Elaborating entity \"NiosPheriSys_cpu_jtag_debug_module_sysclk\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|NiosPheriSys_cpu_jtag_debug_module_sysclk:the_NiosPheriSys_cpu_jtag_debug_module_sysclk\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" "the_NiosPheriSys_cpu_jtag_debug_module_sysclk" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosPheriSys_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosPheriSys_cpu_jtag_debug_module_phy\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" "NiosPheriSys_cpu_jtag_debug_module_phy" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosPheriSys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci\|NiosPheriSys_cpu_jtag_debug_module_wrapper:the_NiosPheriSys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NiosPheriSys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_jtag_uart NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart " "Elaborating entity \"NiosPheriSys_jtag_uart\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "jtag_uart" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_jtag_uart_scfifo_w NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w " "Elaborating entity \"NiosPheriSys_jtag_uart_scfifo_w\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "the_NiosPheriSys_jtag_uart_scfifo_w" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "wfifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393152 ""}  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584530393152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "D:/QuartusProject/NiosPheripheral/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "D:/QuartusProject/NiosPheripheral/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusProject/NiosPheripheral/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "D:/QuartusProject/NiosPheripheral/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "D:/QuartusProject/NiosPheripheral/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_w:the_NiosPheriSys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "D:/QuartusProject/NiosPheripheral/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_jtag_uart_scfifo_r NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_r:the_NiosPheriSys_jtag_uart_scfifo_r " "Elaborating entity \"NiosPheriSys_jtag_uart_scfifo_r\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|NiosPheriSys_jtag_uart_scfifo_r:the_NiosPheriSys_jtag_uart_scfifo_r\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "the_NiosPheriSys_jtag_uart_scfifo_r" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosPheriSys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosPheriSys_jtag_uart_alt_jtag_atlantic\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "NiosPheriSys_jtag_uart_alt_jtag_atlantic" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosPheriSys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosPheriSys_jtag_uart_alt_jtag_atlantic\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530393599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosPheriSys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NiosPheriSys:b2v_inst1\|NiosPheriSys_jtag_uart:jtag_uart\|alt_jtag_atlantic:NiosPheriSys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393599 ""}  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584530393599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_onchip_memory NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory " "Elaborating entity \"NiosPheriSys_onchip_memory\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "onchip_memory" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" "the_altsyncram" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NiosPheriSys_onchip_memory.hex " "Parameter \"init_file\" = \"NiosPheriSys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5750 " "Parameter \"maximum_depth\" = \"5750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5750 " "Parameter \"numwords_a\" = \"5750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393618 ""}  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584530393618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdd1 " "Found entity 1: altsyncram_tdd1" {  } { { "db/altsyncram_tdd1.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/altsyncram_tdd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530393679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530393679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdd1 NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_tdd1:auto_generated " "Elaborating entity \"altsyncram_tdd1\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_tdd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_sdram_cntr NiosPheriSys:b2v_inst1\|NiosPheriSys_sdram_cntr:sdram_cntr " "Elaborating entity \"NiosPheriSys_sdram_cntr\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_sdram_cntr:sdram_cntr\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "sdram_cntr" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_sdram_cntr_input_efifo_module NiosPheriSys:b2v_inst1\|NiosPheriSys_sdram_cntr:sdram_cntr\|NiosPheriSys_sdram_cntr_input_efifo_module:the_NiosPheriSys_sdram_cntr_input_efifo_module " "Elaborating entity \"NiosPheriSys_sdram_cntr_input_efifo_module\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_sdram_cntr:sdram_cntr\|NiosPheriSys_sdram_cntr_input_efifo_module:the_NiosPheriSys_sdram_cntr_input_efifo_module\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "the_NiosPheriSys_sdram_cntr_input_efifo_module" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_timer NiosPheriSys:b2v_inst1\|NiosPheriSys_timer:timer " "Elaborating entity \"NiosPheriSys_timer\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_timer:timer\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "timer" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_seven_seg0 NiosPheriSys:b2v_inst1\|NiosPheriSys_seven_seg0:seven_seg0 " "Elaborating entity \"NiosPheriSys_seven_seg0\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_seven_seg0:seven_seg0\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "seven_seg0" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_sw NiosPheriSys:b2v_inst1\|NiosPheriSys_sw:sw " "Elaborating entity \"NiosPheriSys_sw\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_sw:sw\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "sw" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_cpu_instruction_master_translator NiosPheriSys:b2v_inst1\|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"niospherisys_cpu_instruction_master_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu_instruction_master_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393791 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response niospherisys_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393792 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid niospherisys_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at niospherisys_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393792 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken niospherisys_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at niospherisys_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393792 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest niospherisys_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393792 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosPheriSys:b2v_inst1\|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_cpu_data_master_translator NiosPheriSys:b2v_inst1\|niospherisys_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"niospherisys_cpu_data_master_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu_data_master_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid niospherisys_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at niospherisys_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393801 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response niospherisys_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at niospherisys_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393801 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid niospherisys_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at niospherisys_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393801 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken niospherisys_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at niospherisys_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393801 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest niospherisys_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393801 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NiosPheriSys:b2v_inst1\|niospherisys_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_cpu_jtag_debug_module_translator NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"niospherisys_cpu_jtag_debug_module_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu_jtag_debug_module_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393809 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer niospherisys_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer niospherisys_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount niospherisys_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect niospherisys_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken niospherisys_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock niospherisys_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable niospherisys_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable niospherisys_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest niospherisys_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response niospherisys_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid niospherisys_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393811 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_jtag_uart_avalon_jtag_slave_translator NiosPheriSys:b2v_inst1\|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"niospherisys_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393819 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393822 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393823 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393823 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosPheriSys:b2v_inst1\|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_sdram_cntr_s1_translator NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator " "Elaborating entity \"niospherisys_sdram_cntr_s1_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "sdram_cntr_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393830 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer niospherisys_sdram_cntr_s1_translator.vhd(60) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer niospherisys_sdram_cntr_s1_translator.vhd(61) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount niospherisys_sdram_cntr_s1_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken niospherisys_sdram_cntr_s1_translator.vhd(63) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess niospherisys_sdram_cntr_s1_translator.vhd(64) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock niospherisys_sdram_cntr_s1_translator.vhd(65) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable niospherisys_sdram_cntr_s1_translator.vhd(66) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable niospherisys_sdram_cntr_s1_translator.vhd(68) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest niospherisys_sdram_cntr_s1_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response niospherisys_sdram_cntr_s1_translator.vhd(72) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid niospherisys_sdram_cntr_s1_translator.vhd(74) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393831 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator\|altera_merlin_slave_translator:sdram_cntr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator:sdram_cntr_s1_translator\|altera_merlin_slave_translator:sdram_cntr_s1_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" "sdram_cntr_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_onchip_memory_s1_translator NiosPheriSys:b2v_inst1\|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"niospherisys_onchip_memory_s1_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "onchip_memory_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393839 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer niospherisys_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer niospherisys_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount niospherisys_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess niospherisys_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock niospherisys_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable niospherisys_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read niospherisys_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable niospherisys_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest niospherisys_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393840 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response niospherisys_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393841 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid niospherisys_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at niospherisys_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393841 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosPheriSys:b2v_inst1\|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_timer_s1_translator NiosPheriSys:b2v_inst1\|niospherisys_timer_s1_translator:timer_s1_translator " "Elaborating entity \"niospherisys_timer_s1_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_timer_s1_translator:timer_s1_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "timer_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393847 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer niospherisys_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer niospherisys_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount niospherisys_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable niospherisys_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken niospherisys_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess niospherisys_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock niospherisys_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable niospherisys_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read niospherisys_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable niospherisys_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest niospherisys_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response niospherisys_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid niospherisys_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at niospherisys_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393849 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosPheriSys:b2v_inst1\|niospherisys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" "timer_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_seven_seg3_s1_translator NiosPheriSys:b2v_inst1\|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator " "Elaborating entity \"niospherisys_seven_seg3_s1_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "seven_seg3_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393859 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer niospherisys_seven_seg3_s1_translator.vhd(56) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393860 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer niospherisys_seven_seg3_s1_translator.vhd(57) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393860 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount niospherisys_seven_seg3_s1_translator.vhd(58) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393860 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable niospherisys_seven_seg3_s1_translator.vhd(59) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393860 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken niospherisys_seven_seg3_s1_translator.vhd(60) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393860 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess niospherisys_seven_seg3_s1_translator.vhd(61) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393860 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock niospherisys_seven_seg3_s1_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393860 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable niospherisys_seven_seg3_s1_translator.vhd(63) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393861 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read niospherisys_seven_seg3_s1_translator.vhd(64) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393861 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable niospherisys_seven_seg3_s1_translator.vhd(68) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393861 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest niospherisys_seven_seg3_s1_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393861 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response niospherisys_seven_seg3_s1_translator.vhd(72) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393861 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid niospherisys_seven_seg3_s1_translator.vhd(74) " "VHDL Signal Declaration warning at niospherisys_seven_seg3_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393861 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NiosPheriSys:b2v_inst1\|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator\|altera_merlin_slave_translator:seven_seg3_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_seven_seg3_s1_translator:seven_seg3_s1_translator\|altera_merlin_slave_translator:seven_seg3_s1_translator\"" {  } { { "NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" "seven_seg3_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_seven_seg3_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_sw_s1_translator NiosPheriSys:b2v_inst1\|niospherisys_sw_s1_translator:sw_s1_translator " "Elaborating entity \"niospherisys_sw_s1_translator\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sw_s1_translator:sw_s1_translator\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "sw_s1_translator" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393904 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer niospherisys_sw_s1_translator.vhd(53) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393905 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer niospherisys_sw_s1_translator.vhd(54) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393905 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount niospherisys_sw_s1_translator.vhd(55) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393905 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable niospherisys_sw_s1_translator.vhd(56) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393905 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect niospherisys_sw_s1_translator.vhd(57) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken niospherisys_sw_s1_translator.vhd(58) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess niospherisys_sw_s1_translator.vhd(59) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock niospherisys_sw_s1_translator.vhd(60) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable niospherisys_sw_s1_translator.vhd(61) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read niospherisys_sw_s1_translator.vhd(62) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write niospherisys_sw_s1_translator.vhd(66) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable niospherisys_sw_s1_translator.vhd(67) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata niospherisys_sw_s1_translator.vhd(68) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest niospherisys_sw_s1_translator.vhd(69) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response niospherisys_sw_s1_translator.vhd(72) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid niospherisys_sw_s1_translator.vhd(74) " "VHDL Signal Declaration warning at niospherisys_sw_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sw_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393906 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sw_s1_translator:sw_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosPheriSys:b2v_inst1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosPheriSys:b2v_inst1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NiosPheriSys:b2v_inst1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NiosPheriSys:b2v_inst1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393923 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393935 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393949 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393950 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393950 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393950 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393950 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393950 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "sdram_cntr_s1_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393970 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393977 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_cntr_s1_translator_avalon_universal_slave_0_agent" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_cntr_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393988 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393989 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393990 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393990 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393990 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393990 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530393990 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530393992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394000 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394001 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394002 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394002 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394002 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394002 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394002 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394002 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1584530394002 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_addr_router NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router:addr_router " "Elaborating entity \"NiosPheriSys_addr_router\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router:addr_router\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "addr_router" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_addr_router_default_decode NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router:addr_router\|NiosPheriSys_addr_router_default_decode:the_default_decode " "Elaborating entity \"NiosPheriSys_addr_router_default_decode\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router:addr_router\|NiosPheriSys_addr_router_default_decode:the_default_decode\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" "the_default_decode" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_addr_router_001 NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router_001:addr_router_001 " "Elaborating entity \"NiosPheriSys_addr_router_001\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router_001:addr_router_001\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "addr_router_001" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_addr_router_001_default_decode NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router_001:addr_router_001\|NiosPheriSys_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"NiosPheriSys_addr_router_001_default_decode\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_addr_router_001:addr_router_001\|NiosPheriSys_addr_router_001_default_decode:the_default_decode\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" "the_default_decode" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_id_router NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router:id_router " "Elaborating entity \"NiosPheriSys_id_router\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router:id_router\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "id_router" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_id_router_default_decode NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router:id_router\|NiosPheriSys_id_router_default_decode:the_default_decode " "Elaborating entity \"NiosPheriSys_id_router_default_decode\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router:id_router\|NiosPheriSys_id_router_default_decode:the_default_decode\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" "the_default_decode" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_id_router_002 NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_002:id_router_002 " "Elaborating entity \"NiosPheriSys_id_router_002\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_002:id_router_002\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "id_router_002" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_id_router_002_default_decode NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_002:id_router_002\|NiosPheriSys_id_router_002_default_decode:the_default_decode " "Elaborating entity \"NiosPheriSys_id_router_002_default_decode\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_002:id_router_002\|NiosPheriSys_id_router_002_default_decode:the_default_decode\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" "the_default_decode" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_id_router_003 NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_003:id_router_003 " "Elaborating entity \"NiosPheriSys_id_router_003\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_003:id_router_003\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "id_router_003" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_id_router_003_default_decode NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_003:id_router_003\|NiosPheriSys_id_router_003_default_decode:the_default_decode " "Elaborating entity \"NiosPheriSys_id_router_003_default_decode\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_id_router_003:id_router_003\|NiosPheriSys_id_router_003_default_decode:the_default_decode\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" "the_default_decode" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NiosPheriSys:b2v_inst1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NiosPheriSys:b2v_inst1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "limiter" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NiosPheriSys:b2v_inst1\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NiosPheriSys:b2v_inst1\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "burst_adapter" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NiosPheriSys:b2v_inst1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NiosPheriSys:b2v_inst1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NiosPheriSys:b2v_inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NiosPheriSys:b2v_inst1\|altera_reset_controller:rst_controller\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "rst_controller" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NiosPheriSys:b2v_inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NiosPheriSys:b2v_inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NiosPheriSys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cmd_xbar_demux NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"NiosPheriSys_cmd_xbar_demux\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cmd_xbar_demux" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cmd_xbar_demux_001 NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"NiosPheriSys_cmd_xbar_demux_001\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cmd_xbar_demux_001" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_cmd_xbar_mux NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"NiosPheriSys_cmd_xbar_mux\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "cmd_xbar_mux" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_mux.sv" "arb" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_rsp_xbar_demux NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"NiosPheriSys_rsp_xbar_demux\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "rsp_xbar_demux" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_rsp_xbar_demux_003 NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"NiosPheriSys_rsp_xbar_demux_003\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "rsp_xbar_demux_003" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_rsp_xbar_mux NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"NiosPheriSys_rsp_xbar_mux\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "rsp_xbar_mux" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux.sv" "arb" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_rsp_xbar_mux_001 NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"NiosPheriSys_rsp_xbar_mux_001\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "rsp_xbar_mux_001" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 5952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux_001.sv" "arb" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_rsp_xbar_mux_001.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_width_adapter NiosPheriSys:b2v_inst1\|niospherisys_width_adapter:width_adapter " "Elaborating entity \"niospherisys_width_adapter\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_width_adapter:width_adapter\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "width_adapter" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 6030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NiosPheriSys:b2v_inst1\|niospherisys_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" "width_adapter" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niospherisys_width_adapter_001 NiosPheriSys:b2v_inst1\|niospherisys_width_adapter_001:width_adapter_001 " "Elaborating entity \"niospherisys_width_adapter_001\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_width_adapter_001:width_adapter_001\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "width_adapter_001" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 6090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NiosPheriSys:b2v_inst1\|niospherisys_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NiosPheriSys:b2v_inst1\|niospherisys_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" "width_adapter_001" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394280 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1584530394283 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584530394283 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584530394283 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584530394283 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|niospherisys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosPheriSys_irq_mapper NiosPheriSys:b2v_inst1\|NiosPheriSys_irq_mapper:irq_mapper " "Elaborating entity \"NiosPheriSys_irq_mapper\" for hierarchy \"NiosPheriSys:b2v_inst1\|NiosPheriSys_irq_mapper:irq_mapper\"" {  } { { "NiosPheriSys/synthesis/NiosPheriSys.vhd" "irq_mapper" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/NiosPheriSys.vhd" 6150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530394287 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395275 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395275 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395275 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395275 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395275 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395275 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395284 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395284 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395284 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395284 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395284 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395285 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395293 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395301 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395302 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395302 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395302 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395302 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395302 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395310 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395311 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395311 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395311 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395311 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395311 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395319 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395320 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395320 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395320 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395328 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395328 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395328 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395328 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395329 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395329 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395338 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395338 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395338 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395338 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395338 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395339 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395357 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395357 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395357 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395357 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395357 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/niospherisys_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1584530395357 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NiosPheriSys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NiosPheriSys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "the_NiosPheriSys_cpu_nios2_oci_itrace" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 3187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1584530395416 "|NiosPheriSysTop|NiosPheriSys:b2v_inst1|NiosPheriSys_cpu:cpu|NiosPheriSys_cpu_nios2_oci:the_NiosPheriSys_cpu_nios2_oci|NiosPheriSys_cpu_nios2_oci_itrace:the_NiosPheriSys_cpu_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"NiosPheriSys:b2v_inst1\|niospherisys_sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_cntr_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1584530397947 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1584530397947 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|Add8\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "Add8" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 6486 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530399930 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530399930 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530399930 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1584530399930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 6486 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530399981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530399981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530399981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530399981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530399981 ""}  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 6486 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584530399981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530400037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530400037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_80u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400079 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584530400079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ao01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ao01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ao01 " "Found entity 1: mult_ao01" {  } { { "db/mult_ao01.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/mult_ao01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530400135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530400135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NiosPheriSys:b2v_inst1\|NiosPheriSys_cpu:cpu\|NiosPheriSys_cpu_mult_cell:the_NiosPheriSys_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_a0u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584530400147 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584530400147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_av01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_av01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_av01 " "Found entity 1: mult_av01" {  } { { "db/mult_av01.tdf" "" { Text "D:/QuartusProject/NiosPheripheral/db/mult_av01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584530400203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584530400203 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1584530400825 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1584530400825 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1584530400934 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1584530400934 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1584530400934 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1584530400934 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1584530400934 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1584530400951 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 440 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 354 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_sdram_cntr.v" 304 -1 0 } } { "NiosPheriSys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 348 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 4482 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 4783 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 4520 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_jtag_uart.v" 393 -1 0 } } { "NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 4815 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 6242 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 736 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_cpu.v" 4774 -1 0 } } { "NiosPheriSys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" 180 -1 0 } } { "NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSys/synthesis/submodules/NiosPheriSys_timer.v" 189 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584530401156 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584530401157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cntr_cke VCC " "Pin \"sdram_cntr_cke\" is stuck at VCC" {  } { { "NiosPheriSysTop.vhd" "" { Text "D:/QuartusProject/NiosPheripheral/NiosPheriSysTop.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1584530402870 "|NiosPheriSysTop|sdram_cntr_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1584530402870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530403234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "332 " "332 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1584530404982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530405229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProject/NiosPheripheral/output_files/NiosSystem.map.smsg " "Generated suppressed messages file D:/QuartusProject/NiosPheripheral/output_files/NiosSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584530405763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584530406852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584530406852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4782 " "Implemented 4782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584530407292 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584530407292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1584530407292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4485 " "Implemented 4485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584530407292 ""} { "Info" "ICUT_CUT_TM_RAMS" "198 " "Implemented 198 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584530407292 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1584530407292 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1584530407292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584530407292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584530407389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 16:50:07 2020 " "Processing ended: Wed Mar 18 16:50:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584530407389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584530407389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584530407389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584530407389 ""}
