Analysis & Synthesis report for RISC_pipelined
Sun Nov  3 01:56:55 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |risc_pipelining|controller:controller1|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "stage6:stg6"
 14. Port Connectivity Checks: "stage5:stg5"
 15. Port Connectivity Checks: "stage2:stg2|ALU:stage_4_alu"
 16. Port Connectivity Checks: "stage2:stg2"
 17. Port Connectivity Checks: "stage1:stg1|memory1:code_mem"
 18. Port Connectivity Checks: "stage1:stg1|ALU:pc_alu"
 19. Port Connectivity Checks: "controller:controller1|ALU:fsm_alu|MUX_4:mux_alu"
 20. Port Connectivity Checks: "controller:controller1|ALU:fsm_alu|subtractor_16bit:subtractor|adder_16bit:sub_add"
 21. Port Connectivity Checks: "controller:controller1|ALU:fsm_alu|subtractor_16bit:subtractor|TwosCompliment:tc|adder_16bit:fa"
 22. Port Connectivity Checks: "controller:controller1|ALU:fsm_alu"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov  3 01:56:55 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; RISC_pipelined                              ;
; Top-level Entity Name              ; risc_pipelining                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; risc_pipelining    ; RISC_pipelined     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; ALU.vhdl                         ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/ALU.vhdl            ;         ;
; stage6.vhd                       ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/stage6.vhd          ;         ;
; stage5.vhd                       ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/stage5.vhd          ;         ;
; stage4.vhd                       ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/stage4.vhd          ;         ;
; stage3.vhd                       ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/stage3.vhd          ;         ;
; stage2.vhd                       ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/stage2.vhd          ;         ;
; stage1.vhd                       ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/stage1.vhd          ;         ;
; shifter.vhd                      ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/shifter.vhd         ;         ;
; risc_pipelining.vhd              ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/risc_pipelining.vhd ;         ;
; reg_file.vhd                     ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/reg_file.vhd        ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/memory.vhd          ;         ;
; lm_sm_fsm.vhd                    ; yes             ; User VHDL File  ; /home/parth/RISCwithPipelining/lm_sm_fsm.vhd       ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                          ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-----------------+--------------+
; |risc_pipelining           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |risc_pipelining    ; risc_pipelining ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc_pipelining|controller:controller1|state                                                                                                        ;
+--------------+--------------+--------------+--------------+--------------+--------------+----------+----------+----------+----------+----------+----------+----------+
; Name         ; state.lukhi5 ; state.lukhi4 ; state.lukhi3 ; state.lukhi2 ; state.lukhi1 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+----------+----------+----------+----------+----------+----------+----------+
; state.S0     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6     ; 0            ; 0            ; 0            ; 0            ; 0            ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.lukhi1 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.lukhi2 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.lukhi3 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.lukhi4 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.lukhi5 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+--------------+--------------+--------------+--------------+--------------+--------------+----------+----------+----------+----------+----------+----------+----------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+---------------------------------------------+---------------------------------------------+
; Register name                               ; Reason for Removal                          ;
+---------------------------------------------+---------------------------------------------+
; stage2:stg2|input_alu2_ctl_4[1]             ; Stuck at GND due to stuck port data_in      ;
; stage1:stg1|memory1:code_mem|m15[0..6]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m16[5..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m16[4]         ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m16[3]         ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m16[1,2]       ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m16[0]         ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m17[7]         ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m17[6]         ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m17[2..5]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m17[0,1]       ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m18[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m19[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m15[7]         ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m14[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m13[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m12[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m11[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m10[0..7]      ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m9[0..7]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m8[0..7]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m7[0..2]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m7[3..5]       ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m7[6,7]        ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m6[0,1]        ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m6[2]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m6[3..7]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m5[0..2]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m5[3]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m5[4..7]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m4[0]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m4[1]          ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m4[2,3]        ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m4[4..7]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m3[0]          ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m3[1]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m3[2,3]        ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m3[4]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m3[5]          ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m3[6]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m3[7]          ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m2[0]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m2[1,2]        ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m2[3]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m2[4..7]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m1[0..2]       ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m1[3,4]        ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m1[5,6]        ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m1[7]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m0[0]          ; Stuck at GND due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m0[1]          ; Stuck at VCC due to stuck port clock_enable ;
; stage1:stg1|memory1:code_mem|m0[2..7]       ; Stuck at GND due to stuck port clock_enable ;
; stage3:stg3|input_alu2_ctl_4_o[1]           ; Stuck at GND due to stuck port data_in      ;
; stage1:stg1|ir[2,13..15]                    ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|beq_yes                         ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|jlr_yes                         ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|imm6[2]                         ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|imm9[2]                         ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|output_ctrl_4                   ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|output_ctrl_5                   ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|mem_rd_5                        ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|reg_wr_6                        ; Stuck at VCC due to stuck port data_in      ;
; stage2:stg2|reg_inp_data_ctl_6              ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|alu_op[0,1]                     ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|lm_out_2                        ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|sm_out_2                        ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|pc_plus_imm_o[0..15]            ; Lost fanout                                 ;
; stage3:stg3|alu_op_o[0,1]                   ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|imm9_o[2]                       ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|imm6_o[2]                       ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|output_ctrl_5_o                 ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|output_ctrl_4_o                 ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|mem_rd_5_o                      ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|reg_wr_6_o                      ; Stuck at VCC due to stuck port data_in      ;
; stage3:stg3|reg_inp_data_ctl_6_o            ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|jlr_yes_o                       ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|beq_yes_o                       ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|read_from_a                     ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|lw_prev1                        ; Stuck at GND due to stuck port data_in      ;
; stage4:stg4|beq_yes_o                       ; Stuck at GND due to stuck port data_in      ;
; stage4:stg4|jlr_yes_o                       ; Stuck at GND due to stuck port data_in      ;
; stage4:stg4|reg_wr_6_o                      ; Stuck at VCC due to stuck port data_in      ;
; stage4:stg4|mem_rd_5_o                      ; Stuck at GND due to stuck port data_in      ;
; stage4:stg4|reg_inp_data_ctl_6_o            ; Stuck at GND due to stuck port data_in      ;
; stage4:stg4|output_ctrl_5_o                 ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|r_a_hzrdn[2]                    ; Lost fanout                                 ;
; stage2:stg2|load_hzrd_out_2a                ; Lost fanout                                 ;
; stage2:stg2|r_a_hzrdn[0,1]                  ; Lost fanout                                 ;
; stage2:stg2|ra_is_r7                        ; Lost fanout                                 ;
; stage3:stg3|jal_yes_o                       ; Stuck at GND due to stuck port data_in      ;
; stage3:stg3|reg_b_val[0..15]                ; Lost fanout                                 ;
; stage2:stg2|load_hzrd_out_2b                ; Stuck at GND due to stuck port data_in      ;
; stage2:stg2|load_hzrd_out_2c                ; Stuck at GND due to stuck port data_in      ;
; stage5:stg5|beq_yes_o                       ; Stuck at GND due to stuck port data_in      ;
; stage5:stg5|reg_wr_6_o                      ; Stuck at VCC due to stuck port data_in      ;
; stage5:stg5|reg_inp_data_ctl_6_o            ; Stuck at GND due to stuck port data_in      ;
; stage4:stg4|jal_yes_o                       ; Stuck at GND due to stuck port data_in      ;
; stage5:stg5|pc_old_o[0..15]                 ; Lost fanout                                 ;
; stage2:stg2|imm9[3]                         ; Merged with stage2:stg2|imm6[3]             ;
; stage2:stg2|reg_c_addr[0]                   ; Merged with stage2:stg2|imm6[3]             ;
; stage2:stg2|reg_addr2_ctl_3                 ; Merged with stage2:stg2|input_alu2_ctl_4[0] ;
; stage2:stg2|imm9[5]                         ; Merged with stage2:stg2|imm6[5]             ;
; stage2:stg2|reg_c_addr[2]                   ; Merged with stage2:stg2|imm6[5]             ;
; stage2:stg2|imm9[4]                         ; Merged with stage2:stg2|imm6[4]             ;
; stage2:stg2|reg_c_addr[1]                   ; Merged with stage2:stg2|imm6[4]             ;
; stage3:stg3|imm9_o[5]                       ; Merged with stage3:stg3|imm6_o[5]           ;
; stage3:stg3|imm9_o[4]                       ; Merged with stage3:stg3|imm6_o[4]           ;
; stage3:stg3|imm9_o[3]                       ; Merged with stage3:stg3|imm6_o[3]           ;
; stage2:stg2|reg_b_addr[0]                   ; Merged with stage2:stg2|imm9[6]             ;
; stage2:stg2|reg_b_addr[1]                   ; Merged with stage2:stg2|imm9[7]             ;
; stage2:stg2|imm9[0]                         ; Merged with stage2:stg2|imm6[0]             ;
; stage2:stg2|imm9[1]                         ; Merged with stage2:stg2|imm6[1]             ;
; stage2:stg2|reg_b_addr[2]                   ; Merged with stage2:stg2|imm9[8]             ;
; stage3:stg3|imm9_o[0]                       ; Merged with stage3:stg3|imm6_o[0]           ;
; stage3:stg3|imm9_o[1]                       ; Merged with stage3:stg3|imm6_o[1]           ;
; stage3:stg3|imm9_o[6..8]                    ; Lost fanout                                 ;
; controller:controller1|state.S1             ; Stuck at GND due to stuck port data_in      ;
; controller:controller1|state.S4             ; Stuck at GND due to stuck port data_in      ;
; controller:controller1|state.lukhi3         ; Stuck at GND due to stuck port data_in      ;
; controller:controller1|state.lukhi1         ; Stuck at GND due to stuck port data_in      ;
; controller:controller1|state.lukhi2         ; Stuck at GND due to stuck port data_in      ;
; controller:controller1|state.lukhi4         ; Stuck at GND due to stuck port data_in      ;
; controller:controller1|state.lukhi5         ; Stuck at GND due to stuck port data_in      ;
; controller:controller1|counter[0..2]        ; Lost fanout                                 ;
; mem_addr_in[0..2]                           ; Lost fanout                                 ;
; stage3:stg3|t2[0]                           ; Lost fanout                                 ;
; controller:controller1|next_mem_addr[0]     ; Lost fanout                                 ;
; stage3:stg3|t2[1]                           ; Lost fanout                                 ;
; controller:controller1|next_mem_addr[1]     ; Lost fanout                                 ;
; stage3:stg3|t2[2]                           ; Lost fanout                                 ;
; controller:controller1|next_mem_addr[2]     ; Lost fanout                                 ;
; stage4:stg4|valid_out1                      ; Lost fanout                                 ;
; stage2:stg2|r_c_hzrdn[0,1]                  ; Lost fanout                                 ;
; stage3:stg3|valid_out1                      ; Lost fanout                                 ;
; stage3:stg3|zero_yes_o                      ; Lost fanout                                 ;
; stage3:stg3|t1[0]                           ; Lost fanout                                 ;
; stage3:stg3|imm6_o[0]                       ; Lost fanout                                 ;
; stage3:stg3|input_alu2_ctl_4_o[0]           ; Lost fanout                                 ;
; stage3:stg3|t1[1]                           ; Lost fanout                                 ;
; stage3:stg3|imm6_o[1]                       ; Lost fanout                                 ;
; stage3:stg3|t1[2,3]                         ; Lost fanout                                 ;
; stage3:stg3|t2[3]                           ; Lost fanout                                 ;
; stage3:stg3|imm6_o[3]                       ; Lost fanout                                 ;
; stage3:stg3|t1[4]                           ; Lost fanout                                 ;
; stage3:stg3|t2[4]                           ; Lost fanout                                 ;
; stage3:stg3|imm6_o[4]                       ; Lost fanout                                 ;
; stage3:stg3|t1[5]                           ; Lost fanout                                 ;
; stage3:stg3|t2[5]                           ; Lost fanout                                 ;
; stage3:stg3|imm6_o[5]                       ; Lost fanout                                 ;
; stage3:stg3|t2[6]                           ; Lost fanout                                 ;
; stage3:stg3|t1[6]                           ; Lost fanout                                 ;
; stage3:stg3|t2[7]                           ; Lost fanout                                 ;
; stage3:stg3|t1[7]                           ; Lost fanout                                 ;
; stage3:stg3|t2[8]                           ; Lost fanout                                 ;
; stage3:stg3|t1[8]                           ; Lost fanout                                 ;
; stage3:stg3|t2[9]                           ; Lost fanout                                 ;
; stage3:stg3|t1[9]                           ; Lost fanout                                 ;
; stage3:stg3|t2[10]                          ; Lost fanout                                 ;
; stage3:stg3|t1[10]                          ; Lost fanout                                 ;
; stage3:stg3|t2[11]                          ; Lost fanout                                 ;
; stage3:stg3|t1[11]                          ; Lost fanout                                 ;
; stage3:stg3|t2[12]                          ; Lost fanout                                 ;
; stage3:stg3|t1[12]                          ; Lost fanout                                 ;
; stage3:stg3|t2[13]                          ; Lost fanout                                 ;
; stage3:stg3|t1[13]                          ; Lost fanout                                 ;
; stage3:stg3|t2[14]                          ; Lost fanout                                 ;
; stage3:stg3|t1[14]                          ; Lost fanout                                 ;
; stage3:stg3|t2[15]                          ; Lost fanout                                 ;
; stage3:stg3|t1[15]                          ; Lost fanout                                 ;
; stage3:stg3|carry_yes_o                     ; Lost fanout                                 ;
; stage2:stg2|imm6[3]                         ; Lost fanout                                 ;
; stage2:stg2|r_a1[0]                         ; Lost fanout                                 ;
; stage2:stg2|input_alu2_ctl_4[0]             ; Lost fanout                                 ;
; stage5:stg5|valid_out1                      ; Lost fanout                                 ;
; stage2:stg2|r_c_hzrdn[2]                    ; Lost fanout                                 ;
; stage2:stg2|imm6[5]                         ; Lost fanout                                 ;
; stage2:stg2|r_a1[2]                         ; Lost fanout                                 ;
; stage2:stg2|imm6[4]                         ; Lost fanout                                 ;
; stage2:stg2|r_a1[1]                         ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[0]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[0]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[0]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[0]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[0]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[0]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[0]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[0]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[0]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[0]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[0]                     ; Lost fanout                                 ;
; stage2:stg2|rc_is_r7                        ; Lost fanout                                 ;
; shifter:shifter1|data1[0]                   ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[1]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[1]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[1]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[1]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[1]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[1]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[1]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[1]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[1]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[1]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[1]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[2]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[2]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[2]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[2]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[2]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[2]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[2]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[2]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[2]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[2]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[2]                     ; Lost fanout                                 ;
; stage1:stg1|ir[3]                           ; Lost fanout                                 ;
; stage2:stg2|r_a2[0]                         ; Lost fanout                                 ;
; stage1:stg1|ir[4]                           ; Lost fanout                                 ;
; stage2:stg2|r_a2[1]                         ; Lost fanout                                 ;
; stage1:stg1|ir[5]                           ; Lost fanout                                 ;
; stage2:stg2|r_a2[2]                         ; Lost fanout                                 ;
; stage2:stg2|valid_out1                      ; Lost fanout                                 ;
; stage2:stg2|zero_yes                        ; Lost fanout                                 ;
; stage2:stg2|r_b_hzrdn[0..2]                 ; Lost fanout                                 ;
; stage2:stg2|imm9[6..8]                      ; Lost fanout                                 ;
; stage2:stg2|rb_is_r7                        ; Lost fanout                                 ;
; stage2:stg2|imm6[0,1]                       ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[3]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[3]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[3]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[3]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[3]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[3]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[3]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[3]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[3]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[3]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[3]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[4]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[4]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[4]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[4]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[4]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[4]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[4]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[4]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[4]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[4]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[4]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[5]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[5]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[5]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[5]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[5]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[5]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[5]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[5]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[5]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[5]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[5]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[6]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[6]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[6]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[6]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[6]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[6]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[6]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[6]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[6]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[6]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[6]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[7]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[7]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[7]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[7]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[7]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[7]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[7]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[7]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[7]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[7]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[7]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[8]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[8]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[8]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[8]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[8]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[8]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[8]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[8]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[8]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[8]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[8]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[9]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[9]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[9]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[9]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[9]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[9]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[9]               ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[9]               ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[9]                  ; Lost fanout                                 ;
; stage4:stg4|alu_out[9]                      ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[9]                     ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[10]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[10]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[10]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[10]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[10]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[10]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[10]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[10]              ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[10]                 ; Lost fanout                                 ;
; stage4:stg4|alu_out[10]                     ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[10]                    ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[11]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[11]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[11]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[11]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[11]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[11]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[11]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[11]              ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[11]                 ; Lost fanout                                 ;
; stage4:stg4|alu_out[11]                     ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[11]                    ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[12]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[12]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[12]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[12]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[12]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[12]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[12]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[12]              ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[12]                 ; Lost fanout                                 ;
; stage4:stg4|alu_out[12]                     ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[12]                    ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[13]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[13]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[13]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[13]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[13]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[13]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[13]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[13]              ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[13]                 ; Lost fanout                                 ;
; stage4:stg4|alu_out[13]                     ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[13]                    ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[14]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[14]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[14]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[14]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[14]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[14]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[14]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[14]              ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[14]                 ; Lost fanout                                 ;
; stage4:stg4|alu_out[14]                     ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[14]                    ; Lost fanout                                 ;
; reg_file:reg_read_write|r0[15]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r4[15]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r2[15]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r6[15]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r1[15]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r5[15]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r3[15]              ; Lost fanout                                 ;
; reg_file:reg_read_write|r7[15]              ; Lost fanout                                 ;
; stage5:stg5|stage_5_out[15]                 ; Lost fanout                                 ;
; stage4:stg4|alu_out[15]                     ; Lost fanout                                 ;
; stage2:stg2|pc_old_o[15]                    ; Lost fanout                                 ;
; stage2:stg2|carry_yes                       ; Lost fanout                                 ;
; stage1:stg1|ir[9,12]                        ; Lost fanout                                 ;
; stage2:stg2|r_a3[0..2]                      ; Lost fanout                                 ;
; stage1:stg1|ir[10,11]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[0]           ; Lost fanout                                 ;
; stage5:stg5|reg_a_adr_out[0..2]             ; Lost fanout                                 ;
; stage5:stg5|carry_yes_o                     ; Lost fanout                                 ;
; stage5:stg5|p_carry_o                       ; Lost fanout                                 ;
; stage5:stg5|zero_yes_o                      ; Lost fanout                                 ;
; stage5:stg5|p_zero_o                        ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[0]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[0]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[0]                       ; Lost fanout                                 ;
; shifter:shifter1|data1[1]                   ; Lost fanout                                 ;
; controller:controller1|reg_val[1]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[1]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[1]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[1]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[2]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[2]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[2]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[2]                       ; Lost fanout                                 ;
; stage1:stg1|valid_out_temp                  ; Lost fanout                                 ;
; stage1:stg1|ir[0,1,6..8]                    ; Lost fanout                                 ;
; controller:controller1|reg_val[3]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[3]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[3]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[3]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[4]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[4]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[4]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[4]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[5]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[5]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[5]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[5]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[6]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[6]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[6]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[6]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[7]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[7]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[7]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[7]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[8]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[8]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[8]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[8]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[9]           ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[9]                     ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[9]                     ; Lost fanout                                 ;
; stage1:stg1|pc_old[9]                       ; Lost fanout                                 ;
; controller:controller1|reg_val[10]          ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[10]                    ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[10]                    ; Lost fanout                                 ;
; stage1:stg1|pc_old[10]                      ; Lost fanout                                 ;
; controller:controller1|reg_val[11]          ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[11]                    ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[11]                    ; Lost fanout                                 ;
; stage1:stg1|pc_old[11]                      ; Lost fanout                                 ;
; controller:controller1|reg_val[12]          ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[12]                    ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[12]                    ; Lost fanout                                 ;
; stage1:stg1|pc_old[12]                      ; Lost fanout                                 ;
; controller:controller1|reg_val[13]          ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[13]                    ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[13]                    ; Lost fanout                                 ;
; stage1:stg1|pc_old[13]                      ; Lost fanout                                 ;
; controller:controller1|reg_val[14]          ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[14]                    ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[14]                    ; Lost fanout                                 ;
; stage1:stg1|pc_old[14]                      ; Lost fanout                                 ;
; controller:controller1|reg_val[15]          ; Lost fanout                                 ;
; stage3:stg3|pc_old_o[15]                    ; Lost fanout                                 ;
; stage4:stg4|pc_old_o[15]                    ; Lost fanout                                 ;
; stage1:stg1|pc_old[15]                      ; Lost fanout                                 ;
; stage4:stg4|reg_a_adr_out[0..2]             ; Lost fanout                                 ;
; stage4:stg4|carry_yes_o                     ; Lost fanout                                 ;
; stage4:stg4|p_carry                         ; Lost fanout                                 ;
; stage4:stg4|zero_yes_o                      ; Lost fanout                                 ;
; stage4:stg4|p_zero                          ; Lost fanout                                 ;
; stage1:stg1|pc[0]                           ; Lost fanout                                 ;
; shifter:shifter1|data1[2]                   ; Lost fanout                                 ;
; stage1:stg1|pc[1..15]                       ; Lost fanout                                 ;
; mem_addr_in[3..15]                          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[0]          ; Lost fanout                                 ;
; stage3:stg3|reg_a_addr_o[0..2]              ; Lost fanout                                 ;
; shifter:shifter1|data1[3]                   ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m3[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m1[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m9[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m7[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m15[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m13[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m19[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m17[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m11[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m5[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[0]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[0]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[1]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[1]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[2]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[2]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[3]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[3]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[4]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[4]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[5]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[5]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[6]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[6]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m2[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m0[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m8[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m6[7]          ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m14[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m12[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m18[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m16[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m10[7]         ; Lost fanout                                 ;
; stage5:stg5|memory2:data_mem|m4[7]          ; Lost fanout                                 ;
; controller:controller1|next_mem_addr[3..15] ; Lost fanout                                 ;
; stage4:stg4|t2_out[0]                       ; Lost fanout                                 ;
; shifter:shifter1|data1[4]                   ; Lost fanout                                 ;
; stage4:stg4|t2_out[1..15]                   ; Lost fanout                                 ;
; controller:controller1|counter[3..15]       ; Lost fanout                                 ;
; shifter:shifter1|data1[5..7]                ; Lost fanout                                 ;
; controller:controller1|state.S0             ; Lost fanout                                 ;
; controller:controller1|state.S2             ; Lost fanout                                 ;
; controller:controller1|state.S3             ; Lost fanout                                 ;
; controller:controller1|state.S5             ; Lost fanout                                 ;
; controller:controller1|state.S6             ; Lost fanout                                 ;
; Total Number of Removed Registers = 880     ;                                             ;
+---------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+-------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Register name                       ; Reason for Removal             ; Registers Removed due to This Register                                                  ;
+-------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; stage1:stg1|memory1:code_mem|m14[5] ; Stuck at GND                   ; stage1:stg1|ir[13], stage2:stg2|output_ctrl_4, stage2:stg2|alu_op[1],                   ;
;                                     ; due to stuck port clock_enable ; stage2:stg2|lm_out_2, stage3:stg3|alu_op_o[1], stage3:stg3|output_ctrl_4_o,             ;
;                                     ;                                ; stage5:stg5|pc_old_o[1], stage5:stg5|pc_old_o[0], stage5:stg5|pc_old_o[2],              ;
;                                     ;                                ; stage5:stg5|pc_old_o[3], stage5:stg5|pc_old_o[4], stage5:stg5|pc_old_o[5],              ;
;                                     ;                                ; stage5:stg5|pc_old_o[6], stage5:stg5|pc_old_o[7], stage5:stg5|pc_old_o[8],              ;
;                                     ;                                ; stage5:stg5|pc_old_o[10], stage5:stg5|pc_old_o[11], stage5:stg5|pc_old_o[12],           ;
;                                     ;                                ; stage5:stg5|pc_old_o[13], stage5:stg5|pc_old_o[14], stage5:stg5|pc_old_o[15],           ;
;                                     ;                                ; stage3:stg3|imm9_o[7], stage3:stg3|t2[1], stage3:stg3|t2[2], stage3:stg3|valid_out1,    ;
;                                     ;                                ; stage3:stg3|zero_yes_o, stage3:stg3|imm6_o[1], stage3:stg3|t2[3], stage3:stg3|t1[4],    ;
;                                     ;                                ; stage3:stg3|t2[4], stage3:stg3|t2[7], stage3:stg3|t2[8], stage3:stg3|t2[9],             ;
;                                     ;                                ; stage3:stg3|t1[9], stage3:stg3|t2[12], stage3:stg3|t2[13], stage3:stg3|t2[14],          ;
;                                     ;                                ; stage3:stg3|t1[14], stage2:stg2|r_a1[0], stage2:stg2|r_a1[2],                           ;
;                                     ;                                ; reg_file:reg_read_write|r0[0], reg_file:reg_read_write|r1[0],                           ;
;                                     ;                                ; stage5:stg5|stage_5_out[0], stage4:stg4|alu_out[0], reg_file:reg_read_write|r0[1],      ;
;                                     ;                                ; reg_file:reg_read_write|r4[1], reg_file:reg_read_write|r1[1],                           ;
;                                     ;                                ; reg_file:reg_read_write|r5[1], stage5:stg5|stage_5_out[1], stage4:stg4|alu_out[1],      ;
;                                     ;                                ; reg_file:reg_read_write|r0[2], reg_file:reg_read_write|r4[2],                           ;
;                                     ;                                ; reg_file:reg_read_write|r1[2], reg_file:reg_read_write|r5[2],                           ;
;                                     ;                                ; stage5:stg5|stage_5_out[2], stage4:stg4|alu_out[2], stage2:stg2|zero_yes,               ;
;                                     ;                                ; stage2:stg2|imm9[7], stage2:stg2|imm6[1], reg_file:reg_read_write|r0[3],                ;
;                                     ;                                ; reg_file:reg_read_write|r1[3], reg_file:reg_read_write|r4[3],                           ;
;                                     ;                                ; reg_file:reg_read_write|r5[3], stage5:stg5|stage_5_out[3], stage4:stg4|alu_out[3],      ;
;                                     ;                                ; reg_file:reg_read_write|r0[4], reg_file:reg_read_write|r1[4],                           ;
;                                     ;                                ; reg_file:reg_read_write|r4[4], reg_file:reg_read_write|r5[4],                           ;
;                                     ;                                ; stage5:stg5|stage_5_out[4], stage4:stg4|alu_out[4], reg_file:reg_read_write|r0[5],      ;
;                                     ;                                ; reg_file:reg_read_write|r1[5], stage5:stg5|stage_5_out[5], stage4:stg4|alu_out[5],      ;
;                                     ;                                ; reg_file:reg_read_write|r0[6], reg_file:reg_read_write|r1[6],                           ;
;                                     ;                                ; stage5:stg5|stage_5_out[6], stage4:stg4|alu_out[6], reg_file:reg_read_write|r0[7],      ;
;                                     ;                                ; reg_file:reg_read_write|r4[7], reg_file:reg_read_write|r1[7],                           ;
;                                     ;                                ; reg_file:reg_read_write|r5[7], stage5:stg5|stage_5_out[7], stage4:stg4|alu_out[7],      ;
;                                     ;                                ; reg_file:reg_read_write|r0[8], reg_file:reg_read_write|r4[8],                           ;
;                                     ;                                ; reg_file:reg_read_write|r1[8], reg_file:reg_read_write|r5[8],                           ;
;                                     ;                                ; stage5:stg5|stage_5_out[8], stage4:stg4|alu_out[8], reg_file:reg_read_write|r4[9],      ;
;                                     ;                                ; reg_file:reg_read_write|r5[9], reg_file:reg_read_write|r0[10],                          ;
;                                     ;                                ; reg_file:reg_read_write|r1[10], stage5:stg5|stage_5_out[10], stage4:stg4|alu_out[10],   ;
;                                     ;                                ; reg_file:reg_read_write|r0[11], reg_file:reg_read_write|r1[11],                         ;
;                                     ;                                ; stage5:stg5|stage_5_out[11], stage4:stg4|alu_out[11], stage2:stg2|pc_old_o[11],         ;
;                                     ;                                ; reg_file:reg_read_write|r0[12], reg_file:reg_read_write|r4[12],                         ;
;                                     ;                                ; reg_file:reg_read_write|r1[12], reg_file:reg_read_write|r5[12],                         ;
;                                     ;                                ; stage5:stg5|stage_5_out[12], stage4:stg4|alu_out[12], stage2:stg2|pc_old_o[12],         ;
;                                     ;                                ; reg_file:reg_read_write|r0[13], reg_file:reg_read_write|r4[13],                         ;
;                                     ;                                ; reg_file:reg_read_write|r1[13], reg_file:reg_read_write|r5[13],                         ;
;                                     ;                                ; stage5:stg5|stage_5_out[13], stage4:stg4|alu_out[13], stage2:stg2|pc_old_o[13],         ;
;                                     ;                                ; reg_file:reg_read_write|r0[14], reg_file:reg_read_write|r4[14],                         ;
;                                     ;                                ; reg_file:reg_read_write|r1[14], reg_file:reg_read_write|r5[14],                         ;
;                                     ;                                ; stage5:stg5|stage_5_out[14], stage4:stg4|alu_out[14], stage2:stg2|pc_old_o[14],         ;
;                                     ;                                ; reg_file:reg_read_write|r0[15], reg_file:reg_read_write|r1[15],                         ;
;                                     ;                                ; stage5:stg5|stage_5_out[15], stage4:stg4|alu_out[15], stage1:stg1|ir[9],                ;
;                                     ;                                ; stage1:stg1|ir[11], stage3:stg3|pc_old_o[0], stage4:stg4|pc_old_o[0],                   ;
;                                     ;                                ; stage3:stg3|pc_old_o[1], stage4:stg4|pc_old_o[1], stage3:stg3|pc_old_o[2],              ;
;                                     ;                                ; stage4:stg4|pc_old_o[2], stage3:stg3|pc_old_o[3], stage4:stg4|pc_old_o[3],              ;
;                                     ;                                ; stage3:stg3|pc_old_o[4], stage4:stg4|pc_old_o[4], stage3:stg3|pc_old_o[5],              ;
;                                     ;                                ; stage4:stg4|pc_old_o[5], stage3:stg3|pc_old_o[6], stage4:stg4|pc_old_o[6],              ;
;                                     ;                                ; stage3:stg3|pc_old_o[7], stage4:stg4|pc_old_o[7], stage3:stg3|pc_old_o[8],              ;
;                                     ;                                ; stage4:stg4|pc_old_o[8], stage3:stg3|pc_old_o[9], stage3:stg3|pc_old_o[10],             ;
;                                     ;                                ; stage4:stg4|pc_old_o[10], stage3:stg3|pc_old_o[11], stage4:stg4|pc_old_o[11],           ;
;                                     ;                                ; stage3:stg3|pc_old_o[12], stage4:stg4|pc_old_o[12], stage3:stg3|pc_old_o[13],           ;
;                                     ;                                ; stage4:stg4|pc_old_o[13], stage3:stg3|pc_old_o[14], stage4:stg4|pc_old_o[14],           ;
;                                     ;                                ; stage3:stg3|pc_old_o[15], stage4:stg4|pc_old_o[15]                                      ;
; stage1:stg1|memory1:code_mem|m14[7] ; Stuck at GND                   ; stage1:stg1|ir[15], stage2:stg2|beq_yes, stage2:stg2|reg_wr_6,                          ;
;                                     ; due to stuck port clock_enable ; stage2:stg2|reg_inp_data_ctl_6, stage2:stg2|alu_op[0], stage2:stg2|sm_out_2,            ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[0], stage3:stg3|pc_plus_imm_o[1],                             ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[5], stage3:stg3|pc_plus_imm_o[6],                             ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[7], stage3:stg3|pc_plus_imm_o[8],                             ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[9], stage3:stg3|pc_plus_imm_o[10],                            ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[11], stage3:stg3|pc_plus_imm_o[12],                           ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[13], stage3:stg3|pc_plus_imm_o[14],                           ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[15], stage3:stg3|alu_op_o[0], stage3:stg3|reg_wr_6_o,         ;
;                                     ;                                ; stage3:stg3|reg_inp_data_ctl_6_o, stage3:stg3|beq_yes_o, stage2:stg2|read_from_a,       ;
;                                     ;                                ; stage4:stg4|reg_wr_6_o, stage4:stg4|reg_inp_data_ctl_6_o, stage2:stg2|r_a_hzrdn[2],     ;
;                                     ;                                ; stage2:stg2|load_hzrd_out_2a, stage2:stg2|r_a_hzrdn[1], stage2:stg2|r_a_hzrdn[0],       ;
;                                     ;                                ; stage3:stg3|reg_b_val[15], stage3:stg3|reg_b_val[14], stage3:stg3|reg_b_val[13],        ;
;                                     ;                                ; stage3:stg3|reg_b_val[12], stage3:stg3|reg_b_val[11], stage3:stg3|reg_b_val[10],        ;
;                                     ;                                ; stage3:stg3|reg_b_val[9], stage3:stg3|reg_b_val[8], stage3:stg3|reg_b_val[7],           ;
;                                     ;                                ; stage3:stg3|reg_b_val[6], stage3:stg3|reg_b_val[5], stage3:stg3|reg_b_val[4],           ;
;                                     ;                                ; stage3:stg3|reg_b_val[1], stage3:stg3|reg_b_val[0], stage2:stg2|load_hzrd_out_2b,       ;
;                                     ;                                ; stage5:stg5|reg_wr_6_o, stage5:stg5|reg_inp_data_ctl_6_o,                               ;
;                                     ;                                ; controller:controller1|counter[0], controller:controller1|counter[2],                   ;
;                                     ;                                ; controller:controller1|counter[1], stage2:stg2|r_c_hzrdn[1], stage5:stg5|valid_out1,    ;
;                                     ;                                ; stage2:stg2|r_c_hzrdn[2], stage2:stg2|r_a1[1], reg_file:reg_read_write|r2[0],           ;
;                                     ;                                ; reg_file:reg_read_write|r3[0], stage2:stg2|pc_old_o[0],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r2[1], reg_file:reg_read_write|r3[1],                           ;
;                                     ;                                ; stage2:stg2|pc_old_o[1], reg_file:reg_read_write|r2[2],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r3[2], stage2:stg2|pc_old_o[2], stage2:stg2|r_a2[0],            ;
;                                     ;                                ; stage2:stg2|r_a2[1], stage1:stg1|ir[5], stage2:stg2|r_a2[2], stage2:stg2|r_b_hzrdn[2],  ;
;                                     ;                                ; reg_file:reg_read_write|r2[3], reg_file:reg_read_write|r3[3],                           ;
;                                     ;                                ; stage2:stg2|pc_old_o[3], reg_file:reg_read_write|r2[4],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r3[4], stage2:stg2|pc_old_o[4],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r2[5], reg_file:reg_read_write|r3[5],                           ;
;                                     ;                                ; stage2:stg2|pc_old_o[5], reg_file:reg_read_write|r2[6],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r3[6], stage2:stg2|pc_old_o[6],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r2[7], reg_file:reg_read_write|r3[7],                           ;
;                                     ;                                ; stage2:stg2|pc_old_o[7], reg_file:reg_read_write|r2[8],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r3[8], stage2:stg2|pc_old_o[8],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r2[9], reg_file:reg_read_write|r3[9],                           ;
;                                     ;                                ; stage2:stg2|pc_old_o[9], reg_file:reg_read_write|r2[10],                                ;
;                                     ;                                ; reg_file:reg_read_write|r3[10], stage2:stg2|pc_old_o[10],                               ;
;                                     ;                                ; reg_file:reg_read_write|r2[11], reg_file:reg_read_write|r3[11],                         ;
;                                     ;                                ; reg_file:reg_read_write|r2[12], reg_file:reg_read_write|r3[12],                         ;
;                                     ;                                ; reg_file:reg_read_write|r2[13], reg_file:reg_read_write|r3[13],                         ;
;                                     ;                                ; reg_file:reg_read_write|r2[14], reg_file:reg_read_write|r3[14],                         ;
;                                     ;                                ; reg_file:reg_read_write|r2[15], reg_file:reg_read_write|r3[15],                         ;
;                                     ;                                ; stage2:stg2|pc_old_o[15], stage1:stg1|ir[12], stage2:stg2|r_a3[0], stage2:stg2|r_a3[1], ;
;                                     ;                                ; stage2:stg2|r_a3[2], controller:controller1|reg_val[0], stage5:stg5|reg_a_adr_out[2],   ;
;                                     ;                                ; stage5:stg5|reg_a_adr_out[1], stage5:stg5|reg_a_adr_out[0], stage5:stg5|carry_yes_o,    ;
;                                     ;                                ; stage5:stg5|p_carry_o, stage5:stg5|zero_yes_o, stage5:stg5|p_zero_o,                    ;
;                                     ;                                ; controller:controller1|reg_val[1], controller:controller1|reg_val[2],                   ;
;                                     ;                                ; stage1:stg1|ir[0], stage1:stg1|ir[1], stage1:stg1|ir[6], stage1:stg1|ir[7],             ;
;                                     ;                                ; stage1:stg1|ir[8], controller:controller1|reg_val[3],                                   ;
;                                     ;                                ; controller:controller1|reg_val[4], controller:controller1|reg_val[5],                   ;
;                                     ;                                ; stage1:stg1|pc_old[5], controller:controller1|reg_val[6], stage1:stg1|pc_old[6],        ;
;                                     ;                                ; controller:controller1|reg_val[7], stage1:stg1|pc_old[7],                               ;
;                                     ;                                ; controller:controller1|reg_val[8], stage1:stg1|pc_old[8],                               ;
;                                     ;                                ; controller:controller1|reg_val[9], stage1:stg1|pc_old[9],                               ;
;                                     ;                                ; controller:controller1|reg_val[10], stage1:stg1|pc_old[10],                             ;
;                                     ;                                ; controller:controller1|reg_val[11], stage1:stg1|pc_old[11],                             ;
;                                     ;                                ; controller:controller1|reg_val[12], stage1:stg1|pc_old[12],                             ;
;                                     ;                                ; controller:controller1|reg_val[13], stage1:stg1|pc_old[13],                             ;
;                                     ;                                ; controller:controller1|reg_val[14], stage1:stg1|pc_old[14],                             ;
;                                     ;                                ; controller:controller1|reg_val[15], stage1:stg1|pc_old[15],                             ;
;                                     ;                                ; stage4:stg4|reg_a_adr_out[2], stage4:stg4|reg_a_adr_out[1],                             ;
;                                     ;                                ; stage4:stg4|reg_a_adr_out[0], stage4:stg4|carry_yes_o, stage4:stg4|p_carry,             ;
;                                     ;                                ; stage4:stg4|zero_yes_o, stage4:stg4|p_zero, stage1:stg1|pc[8], stage1:stg1|pc[7],       ;
;                                     ;                                ; stage1:stg1|pc[6], stage1:stg1|pc[5], stage3:stg3|reg_a_addr_o[2],                      ;
;                                     ;                                ; stage3:stg3|reg_a_addr_o[1], stage3:stg3|reg_a_addr_o[0]                                ;
; stage2:stg2|mem_rd_5                ; Stuck at GND                   ; stage3:stg3|mem_rd_5_o, stage4:stg4|mem_rd_5_o, shifter:shifter1|data1[0],              ;
;                                     ; due to stuck port data_in      ; shifter:shifter1|data1[1], shifter:shifter1|data1[2], mem_addr_in[15],                  ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[0], stage5:stg5|memory2:data_mem|m15[0],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[0], stage5:stg5|memory2:data_mem|m19[0],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[0], stage5:stg5|memory2:data_mem|m11[0],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[1], stage5:stg5|memory2:data_mem|m15[1],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[1], stage5:stg5|memory2:data_mem|m19[1],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[1], stage5:stg5|memory2:data_mem|m11[1],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[2], stage5:stg5|memory2:data_mem|m15[2],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[2], stage5:stg5|memory2:data_mem|m19[2],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[2], stage5:stg5|memory2:data_mem|m11[2],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[3], stage5:stg5|memory2:data_mem|m15[3],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[3], stage5:stg5|memory2:data_mem|m19[3],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[3], stage5:stg5|memory2:data_mem|m11[3],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[4], stage5:stg5|memory2:data_mem|m15[4],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[4], stage5:stg5|memory2:data_mem|m19[4],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[4], stage5:stg5|memory2:data_mem|m11[4],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[5], stage5:stg5|memory2:data_mem|m15[5],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[5], stage5:stg5|memory2:data_mem|m19[5],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[5], stage5:stg5|memory2:data_mem|m11[5],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[6], stage5:stg5|memory2:data_mem|m15[6],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[6], stage5:stg5|memory2:data_mem|m19[6],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[6], stage5:stg5|memory2:data_mem|m11[6],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m9[7], stage5:stg5|memory2:data_mem|m15[7],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m13[7], stage5:stg5|memory2:data_mem|m19[7],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m17[7], stage5:stg5|memory2:data_mem|m11[7],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[0], stage5:stg5|memory2:data_mem|m14[0],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[0], stage5:stg5|memory2:data_mem|m18[0],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[0], stage5:stg5|memory2:data_mem|m10[0],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[1], stage5:stg5|memory2:data_mem|m14[1],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[1], stage5:stg5|memory2:data_mem|m18[1],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[1], stage5:stg5|memory2:data_mem|m10[1],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[2], stage5:stg5|memory2:data_mem|m14[2],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[2], stage5:stg5|memory2:data_mem|m18[2],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[2], stage5:stg5|memory2:data_mem|m10[2],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[3], stage5:stg5|memory2:data_mem|m14[3],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[3], stage5:stg5|memory2:data_mem|m18[3],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[3], stage5:stg5|memory2:data_mem|m10[3],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[4], stage5:stg5|memory2:data_mem|m14[4],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[4], stage5:stg5|memory2:data_mem|m18[4],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[4], stage5:stg5|memory2:data_mem|m10[4],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[5], stage5:stg5|memory2:data_mem|m14[5],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[5], stage5:stg5|memory2:data_mem|m18[5],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[5], stage5:stg5|memory2:data_mem|m10[5],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[6], stage5:stg5|memory2:data_mem|m14[6],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[6], stage5:stg5|memory2:data_mem|m18[6],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[6], stage5:stg5|memory2:data_mem|m10[6],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m8[7], stage5:stg5|memory2:data_mem|m14[7],                ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m12[7], stage5:stg5|memory2:data_mem|m18[7],               ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m16[7], stage5:stg5|memory2:data_mem|m10[7],               ;
;                                     ;                                ; controller:controller1|next_mem_addr[15], controller:controller1|counter[12]            ;
; stage2:stg2|jlr_yes                 ; Stuck at GND                   ; stage3:stg3|jlr_yes_o, stage4:stg4|jlr_yes_o, stage5:stg5|memory2:data_mem|m3[0],       ;
;                                     ; due to stuck port data_in      ; stage5:stg5|memory2:data_mem|m1[0], stage5:stg5|memory2:data_mem|m5[0],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m3[1], stage5:stg5|memory2:data_mem|m1[1],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m5[1], stage5:stg5|memory2:data_mem|m3[2],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m1[2], stage5:stg5|memory2:data_mem|m5[2],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m3[3], stage5:stg5|memory2:data_mem|m1[3],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m5[3], stage5:stg5|memory2:data_mem|m3[4],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m1[4], stage5:stg5|memory2:data_mem|m5[4],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m3[5], stage5:stg5|memory2:data_mem|m1[5],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m5[5], stage5:stg5|memory2:data_mem|m3[6],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m1[6], stage5:stg5|memory2:data_mem|m5[6],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m3[7], stage5:stg5|memory2:data_mem|m1[7],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m5[7], stage5:stg5|memory2:data_mem|m2[0],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m0[0], stage5:stg5|memory2:data_mem|m4[0],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m2[1], stage5:stg5|memory2:data_mem|m0[1],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m4[1], stage5:stg5|memory2:data_mem|m2[2],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m0[2], stage5:stg5|memory2:data_mem|m4[2],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m2[3], stage5:stg5|memory2:data_mem|m0[3],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m4[3], stage5:stg5|memory2:data_mem|m2[4],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m0[4], stage5:stg5|memory2:data_mem|m4[4],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m2[5], stage5:stg5|memory2:data_mem|m0[5],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m4[5], stage5:stg5|memory2:data_mem|m2[6],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m0[6], stage5:stg5|memory2:data_mem|m4[6],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m2[7], stage5:stg5|memory2:data_mem|m0[7],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m4[7], stage4:stg4|t2_out[0], stage4:stg4|t2_out[1],       ;
;                                     ;                                ; stage4:stg4|t2_out[2], stage4:stg4|t2_out[3], stage4:stg4|t2_out[4],                    ;
;                                     ;                                ; stage4:stg4|t2_out[5], stage4:stg4|t2_out[6], stage4:stg4|t2_out[7],                    ;
;                                     ;                                ; stage4:stg4|t2_out[8], stage4:stg4|t2_out[9], stage4:stg4|t2_out[10],                   ;
;                                     ;                                ; stage4:stg4|t2_out[11], stage4:stg4|t2_out[12], stage4:stg4|t2_out[13],                 ;
;                                     ;                                ; stage4:stg4|t2_out[14], stage4:stg4|t2_out[15]                                          ;
; controller:controller1|state.S4     ; Stuck at GND                   ; controller:controller1|state.lukhi2, mem_addr_in[0], mem_addr_in[1], mem_addr_in[2],    ;
;                                     ; due to stuck port data_in      ; controller:controller1|next_mem_addr[0], controller:controller1|next_mem_addr[1],       ;
;                                     ;                                ; controller:controller1|next_mem_addr[2], mem_addr_in[14], mem_addr_in[13],              ;
;                                     ;                                ; mem_addr_in[11], mem_addr_in[12], mem_addr_in[3], mem_addr_in[4], mem_addr_in[5],       ;
;                                     ;                                ; mem_addr_in[6], mem_addr_in[7], mem_addr_in[8], mem_addr_in[9], mem_addr_in[10],        ;
;                                     ;                                ; controller:controller1|next_mem_addr[14], controller:controller1|next_mem_addr[13],     ;
;                                     ;                                ; controller:controller1|next_mem_addr[11], controller:controller1|next_mem_addr[12],     ;
;                                     ;                                ; controller:controller1|next_mem_addr[3], controller:controller1|next_mem_addr[4],       ;
;                                     ;                                ; controller:controller1|next_mem_addr[5], controller:controller1|next_mem_addr[6],       ;
;                                     ;                                ; controller:controller1|next_mem_addr[7], controller:controller1|next_mem_addr[8],       ;
;                                     ;                                ; controller:controller1|next_mem_addr[9], controller:controller1|next_mem_addr[10],      ;
;                                     ;                                ; controller:controller1|counter[3], controller:controller1|counter[4],                   ;
;                                     ;                                ; controller:controller1|counter[5], controller:controller1|counter[6],                   ;
;                                     ;                                ; controller:controller1|counter[7], controller:controller1|counter[8],                   ;
;                                     ;                                ; controller:controller1|counter[9], controller:controller1|counter[10],                  ;
;                                     ;                                ; controller:controller1|counter[11], controller:controller1|counter[13],                 ;
;                                     ;                                ; controller:controller1|counter[14], controller:controller1|counter[15],                 ;
;                                     ;                                ; controller:controller1|state.S6                                                         ;
; stage1:stg1|memory1:code_mem|m15[2] ; Stuck at GND                   ; stage1:stg1|ir[2], stage2:stg2|imm6[2], stage2:stg2|imm9[2],                            ;
;                                     ; due to stuck port clock_enable ; stage3:stg3|pc_plus_imm_o[2], stage3:stg3|pc_plus_imm_o[3],                             ;
;                                     ;                                ; stage3:stg3|pc_plus_imm_o[4], stage3:stg3|imm9_o[2], stage3:stg3|imm6_o[2],             ;
;                                     ;                                ; stage2:stg2|ra_is_r7, stage3:stg3|reg_b_val[3], stage3:stg3|reg_b_val[2],               ;
;                                     ;                                ; stage5:stg5|pc_old_o[9], stage2:stg2|r_c_hzrdn[0], stage3:stg3|imm6_o[3],               ;
;                                     ;                                ; stage2:stg2|rc_is_r7, stage1:stg1|ir[3], stage1:stg1|ir[4], stage2:stg2|valid_out1,     ;
;                                     ;                                ; stage2:stg2|r_b_hzrdn[0], stage2:stg2|r_b_hzrdn[1], stage2:stg2|rb_is_r7,               ;
;                                     ;                                ; reg_file:reg_read_write|r0[9], reg_file:reg_read_write|r1[9],                           ;
;                                     ;                                ; stage5:stg5|stage_5_out[9], stage4:stg4|alu_out[9], stage1:stg1|pc_old[0],              ;
;                                     ;                                ; stage1:stg1|pc_old[1], stage1:stg1|pc_old[2], stage1:stg1|valid_out_temp,               ;
;                                     ;                                ; stage1:stg1|pc_old[3], stage1:stg1|pc_old[4], stage4:stg4|pc_old_o[9],                  ;
;                                     ;                                ; stage1:stg1|pc[0], stage1:stg1|pc[1], stage1:stg1|pc[2], stage1:stg1|pc[9],             ;
;                                     ;                                ; stage1:stg1|pc[4], stage1:stg1|pc[3], shifter:shifter1|data1[3],                        ;
;                                     ;                                ; shifter:shifter1|data1[4], shifter:shifter1|data1[5], shifter:shifter1|data1[6],        ;
;                                     ;                                ; shifter:shifter1|data1[7]                                                               ;
; stage2:stg2|input_alu2_ctl_4[1]     ; Stuck at GND                   ; stage3:stg3|input_alu2_ctl_4_o[1], stage3:stg3|imm9_o[6], stage3:stg3|imm9_o[8],        ;
;                                     ; due to stuck port data_in      ; stage3:stg3|t2[0], stage3:stg3|t1[0], stage3:stg3|imm6_o[0],                            ;
;                                     ;                                ; stage3:stg3|input_alu2_ctl_4_o[0], stage3:stg3|t1[1], stage3:stg3|t1[2],                ;
;                                     ;                                ; stage3:stg3|t1[3], stage3:stg3|t1[5], stage3:stg3|t2[5], stage3:stg3|imm6_o[5],         ;
;                                     ;                                ; stage3:stg3|t2[6], stage3:stg3|t1[6], stage3:stg3|t1[7], stage3:stg3|t1[8],             ;
;                                     ;                                ; stage3:stg3|t2[10], stage3:stg3|t1[10], stage3:stg3|t2[11], stage3:stg3|t1[11],         ;
;                                     ;                                ; stage3:stg3|t1[12], stage3:stg3|t1[13], stage3:stg3|t2[15], stage3:stg3|t1[15],         ;
;                                     ;                                ; stage3:stg3|carry_yes_o, reg_file:reg_read_write|r4[0],                                 ;
;                                     ;                                ; reg_file:reg_read_write|r5[0], stage2:stg2|imm9[6], stage2:stg2|imm9[8],                ;
;                                     ;                                ; stage2:stg2|imm6[0], reg_file:reg_read_write|r4[5], reg_file:reg_read_write|r5[5],      ;
;                                     ;                                ; reg_file:reg_read_write|r4[6], reg_file:reg_read_write|r5[6],                           ;
;                                     ;                                ; reg_file:reg_read_write|r4[10], reg_file:reg_read_write|r5[10],                         ;
;                                     ;                                ; reg_file:reg_read_write|r4[11], reg_file:reg_read_write|r5[11],                         ;
;                                     ;                                ; reg_file:reg_read_write|r4[15], reg_file:reg_read_write|r5[15],                         ;
;                                     ;                                ; stage2:stg2|carry_yes                                                                   ;
; stage1:stg1|memory1:code_mem|m14[6] ; Stuck at GND                   ; stage1:stg1|ir[14], stage2:stg2|output_ctrl_5, stage3:stg3|output_ctrl_5_o,             ;
;                                     ; due to stuck port clock_enable ; stage2:stg2|lw_prev1, stage4:stg4|output_ctrl_5_o, stage2:stg2|load_hzrd_out_2c,        ;
;                                     ;                                ; stage1:stg1|ir[10], stage5:stg5|memory2:data_mem|m7[0],                                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m7[1], stage5:stg5|memory2:data_mem|m7[2],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m7[3], stage5:stg5|memory2:data_mem|m7[4],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m7[5], stage5:stg5|memory2:data_mem|m7[6],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m7[7], stage5:stg5|memory2:data_mem|m6[0],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m6[1], stage5:stg5|memory2:data_mem|m6[2],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m6[3], stage5:stg5|memory2:data_mem|m6[4],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m6[5], stage5:stg5|memory2:data_mem|m6[6],                 ;
;                                     ;                                ; stage5:stg5|memory2:data_mem|m6[7]                                                      ;
; stage1:stg1|memory1:code_mem|m15[6] ; Stuck at GND                   ; stage1:stg1|pc[15], stage1:stg1|pc[14], stage1:stg1|pc[13], stage1:stg1|pc[12],         ;
;                                     ; due to stuck port clock_enable ; stage1:stg1|pc[11]                                                                      ;
; controller:controller1|state.S1     ; Stuck at GND                   ; controller:controller1|state.lukhi1, controller:controller1|state.S0,                   ;
;                                     ; due to stuck port data_in      ; controller:controller1|state.S2, controller:controller1|state.S3,                       ;
;                                     ;                                ; controller:controller1|state.S5                                                         ;
; controller:controller1|state.lukhi4 ; Stuck at GND                   ; stage2:stg2|imm6[3], stage2:stg2|input_alu2_ctl_4[0], stage2:stg2|imm6[5],              ;
;                                     ; due to stuck port data_in      ; stage2:stg2|imm6[4]                                                                     ;
; stage1:stg1|memory1:code_mem|m15[5] ; Stuck at GND                   ; stage1:stg1|pc[10]                                                                      ;
;                                     ; due to stuck port clock_enable ;                                                                                         ;
; stage4:stg4|beq_yes_o               ; Stuck at GND                   ; stage4:stg4|valid_out1                                                                  ;
;                                     ; due to stuck port data_in      ;                                                                                         ;
; stage3:stg3|jal_yes_o               ; Stuck at GND                   ; stage4:stg4|jal_yes_o                                                                   ;
;                                     ; due to stuck port data_in      ;                                                                                         ;
+-------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |risc_pipelining|shifter:shifter1|data1[3]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |risc_pipelining|mem_addr_in[0]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |risc_pipelining|controller:controller1|reg_val[1]       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |risc_pipelining|reg_file:reg_read_write|r7[5]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |risc_pipelining|stage3:stg3|t1[14]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |risc_pipelining|controller:controller1|next_mem_addr[6] ;
; 12:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |risc_pipelining|stage3:stg3|t2[11]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |risc_pipelining|stage1:stg1|memory1:code_mem|membr2[1]  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |risc_pipelining|reg_file:reg_read_write|rf_d1[5]        ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |risc_pipelining|stage5:stg5|memory2:data_mem|membr2[6]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage6:stg6"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage5:stg5"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; t2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:stg2|ALU:stage_4_alu"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op       ; Input  ; Info     ; Stuck at GND                                                                        ;
; c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage2:stg2"                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; r7_write_yes ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "stage1:stg1|memory1:code_mem" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; wr   ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stage1:stg1|ALU:pc_alu"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op       ; Input  ; Info     ; Stuck at GND                                                                        ;
; c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller1|ALU:fsm_alu|MUX_4:mux_alu" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; x4   ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller1|ALU:fsm_alu|subtractor_16bit:subtractor|adder_16bit:sub_add" ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller1|ALU:fsm_alu|subtractor_16bit:subtractor|TwosCompliment:tc|adder_16bit:fa" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller1|ALU:fsm_alu"                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op       ; Input  ; Info     ; Stuck at GND                                                                        ;
; c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov  3 01:56:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 13 design units, including 6 entities, in source file ALU.vhdl
    Info (12022): Found design unit 1: project File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 6
    Info (12022): Found design unit 2: adder_16bit-Equations File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 58
    Info (12022): Found design unit 3: nand_16bit-Equations File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 88
    Info (12022): Found design unit 4: subtractor_16bit-Equations File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 113
    Info (12022): Found design unit 5: MUX_4-arch File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 145
    Info (12022): Found design unit 6: TwosCompliment-arch File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 170
    Info (12022): Found design unit 7: ALU-arch File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 206
    Info (12023): Found entity 1: adder_16bit File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 50
    Info (12023): Found entity 2: nand_16bit File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 82
    Info (12023): Found entity 3: subtractor_16bit File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 107
    Info (12023): Found entity 4: MUX_4 File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 138
    Info (12023): Found entity 5: TwosCompliment File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 164
    Info (12023): Found entity 6: ALU File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 197
Info (12021): Found 2 design units, including 1 entities, in source file stage6.vhd
    Info (12022): Found design unit 1: stage6-behave File: /home/parth/RISCwithPipelining/stage6.vhd Line: 37
    Info (12023): Found entity 1: stage6 File: /home/parth/RISCwithPipelining/stage6.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file stage5.vhd
    Info (12022): Found design unit 1: stage5-behave File: /home/parth/RISCwithPipelining/stage5.vhd Line: 59
    Info (12023): Found entity 1: stage5 File: /home/parth/RISCwithPipelining/stage5.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file stage4.vhd
    Info (12022): Found design unit 1: stage4-behav File: /home/parth/RISCwithPipelining/stage4.vhd Line: 65
    Info (12023): Found entity 1: stage4 File: /home/parth/RISCwithPipelining/stage4.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file stage3.vhd
    Info (12022): Found design unit 1: stage3-behave File: /home/parth/RISCwithPipelining/stage3.vhd Line: 87
    Info (12023): Found entity 1: stage3 File: /home/parth/RISCwithPipelining/stage3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage2.vhd
    Info (12022): Found design unit 1: stage2-behave File: /home/parth/RISCwithPipelining/stage2.vhd Line: 55
    Info (12023): Found entity 1: stage2 File: /home/parth/RISCwithPipelining/stage2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage1.vhd
    Info (12022): Found design unit 1: stage1-behave File: /home/parth/RISCwithPipelining/stage1.vhd Line: 18
    Info (12023): Found entity 1: stage1 File: /home/parth/RISCwithPipelining/stage1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-kahipan File: /home/parth/RISCwithPipelining/shifter.vhd Line: 9
    Info (12023): Found entity 1: shifter File: /home/parth/RISCwithPipelining/shifter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file risc_pipelining.vhd
    Info (12022): Found design unit 1: risc_pipelining-behave File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 17
    Info (12023): Found entity 1: risc_pipelining File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 6
Info (12021): Found 4 design units, including 2 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-behave File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 26
    Info (12022): Found design unit 2: reg_file_wrap-behave File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 146
    Info (12023): Found entity 1: reg_file File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 6
    Info (12023): Found entity 2: reg_file_wrap File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 127
Info (12021): Found 4 design units, including 2 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory1-behave File: /home/parth/RISCwithPipelining/memory.vhd Line: 22
    Info (12022): Found design unit 2: memory2-behave File: /home/parth/RISCwithPipelining/memory.vhd Line: 146
    Info (12023): Found entity 1: memory1 File: /home/parth/RISCwithPipelining/memory.vhd Line: 6
    Info (12023): Found entity 2: memory2 File: /home/parth/RISCwithPipelining/memory.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file lm_sm_fsm.vhd
    Info (12022): Found design unit 1: controller-atrangi File: /home/parth/RISCwithPipelining/lm_sm_fsm.vhd Line: 33
    Info (12023): Found entity 1: controller File: /home/parth/RISCwithPipelining/lm_sm_fsm.vhd Line: 5
Info (12127): Elaborating entity "risc_pipelining" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at risc_pipelining.vhd(363): object "t2_5" assigned a value but never read File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 363
Warning (10036): Verilog HDL or VHDL warning at risc_pipelining.vhd(372): object "valid_out_6" assigned a value but never read File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 372
Warning (10492): VHDL Process Statement warning at risc_pipelining.vhd(426): signal "lm_active" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 426
Warning (10492): VHDL Process Statement warning at risc_pipelining.vhd(426): signal "sm_active" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 426
Warning (10492): VHDL Process Statement warning at risc_pipelining.vhd(428): signal "load_init_mem_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 428
Info (10041): Inferred latch for "pc_plus_imm_1[0]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[1]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[2]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[3]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[4]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[5]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[6]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[7]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[8]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[9]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[10]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[11]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[12]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[13]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[14]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (10041): Inferred latch for "pc_plus_imm_1[15]" at risc_pipelining.vhd(410) File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller1" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 433
Warning (10036): Verilog HDL or VHDL warning at lm_sm_fsm.vhd(39): object "car_dump" assigned a value but never read File: /home/parth/RISCwithPipelining/lm_sm_fsm.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at lm_sm_fsm.vhd(39): object "zer_dump" assigned a value but never read File: /home/parth/RISCwithPipelining/lm_sm_fsm.vhd Line: 39
Info (12128): Elaborating entity "ALU" for hierarchy "controller:controller1|ALU:fsm_alu" File: /home/parth/RISCwithPipelining/lm_sm_fsm.vhd Line: 52
Info (12128): Elaborating entity "adder_16bit" for hierarchy "controller:controller1|ALU:fsm_alu|adder_16bit:add" File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 211
Info (12128): Elaborating entity "subtractor_16bit" for hierarchy "controller:controller1|ALU:fsm_alu|subtractor_16bit:subtractor" File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 214
Warning (10036): Verilog HDL or VHDL warning at ALU.vhdl(116): object "C_trash" assigned a value but never read File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 116
Info (12128): Elaborating entity "TwosCompliment" for hierarchy "controller:controller1|ALU:fsm_alu|subtractor_16bit:subtractor|TwosCompliment:tc" File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 120
Info (12128): Elaborating entity "nand_16bit" for hierarchy "controller:controller1|ALU:fsm_alu|nand_16bit:nand1" File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 217
Info (12128): Elaborating entity "MUX_4" for hierarchy "controller:controller1|ALU:fsm_alu|MUX_4:mux_alu" File: /home/parth/RISCwithPipelining/ALU.vhdl Line: 220
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shifter1" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 463
Info (12128): Elaborating entity "stage1" for hierarchy "stage1:stg1" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 473
Warning (10541): VHDL Signal Declaration warning at stage1.vhd(42): used implicit default value for signal "membw1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parth/RISCwithPipelining/stage1.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at stage1.vhd(42): used implicit default value for signal "membw2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/parth/RISCwithPipelining/stage1.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at stage1.vhd(43): object "carry1" assigned a value but never read File: /home/parth/RISCwithPipelining/stage1.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at stage1.vhd(43): object "zero1" assigned a value but never read File: /home/parth/RISCwithPipelining/stage1.vhd Line: 43
Info (12128): Elaborating entity "memory1" for hierarchy "stage1:stg1|memory1:code_mem" File: /home/parth/RISCwithPipelining/stage1.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at memory.vhd(23): object "m20" assigned a value but never read File: /home/parth/RISCwithPipelining/memory.vhd Line: 23
Warning (10036): Verilog HDL or VHDL warning at memory.vhd(23): object "m21" assigned a value but never read File: /home/parth/RISCwithPipelining/memory.vhd Line: 23
Info (10041): Inferred latch for "membr2[0]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr2[1]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr2[2]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr2[3]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr2[4]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr2[5]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr2[6]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr2[7]" at memory.vhd(77) File: /home/parth/RISCwithPipelining/memory.vhd Line: 77
Info (10041): Inferred latch for "membr1[0]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (10041): Inferred latch for "membr1[1]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (10041): Inferred latch for "membr1[2]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (10041): Inferred latch for "membr1[3]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (10041): Inferred latch for "membr1[4]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (10041): Inferred latch for "membr1[5]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (10041): Inferred latch for "membr1[6]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (10041): Inferred latch for "membr1[7]" at memory.vhd(66) File: /home/parth/RISCwithPipelining/memory.vhd Line: 66
Info (12128): Elaborating entity "stage2" for hierarchy "stage2:stg2" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 488
Warning (10036): Verilog HDL or VHDL warning at stage2.vhd(68): object "carry1" assigned a value but never read File: /home/parth/RISCwithPipelining/stage2.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at stage2.vhd(68): object "zero1" assigned a value but never read File: /home/parth/RISCwithPipelining/stage2.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at stage2.vhd(69): object "adi_yes1" assigned a value but never read File: /home/parth/RISCwithPipelining/stage2.vhd Line: 69
Info (10041): Inferred latch for "yin[0]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[1]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[2]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[3]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[4]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[5]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[6]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[7]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[8]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[9]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[10]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[11]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[12]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[13]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[14]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (10041): Inferred latch for "yin[15]" at stage2.vhd(98) File: /home/parth/RISCwithPipelining/stage2.vhd Line: 98
Info (12128): Elaborating entity "stage3" for hierarchy "stage3:stg3" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 536
Info (10041): Inferred latch for "rf_a2[0]" at stage3.vhd(126) File: /home/parth/RISCwithPipelining/stage3.vhd Line: 126
Info (10041): Inferred latch for "rf_a2[1]" at stage3.vhd(126) File: /home/parth/RISCwithPipelining/stage3.vhd Line: 126
Info (10041): Inferred latch for "rf_a2[2]" at stage3.vhd(126) File: /home/parth/RISCwithPipelining/stage3.vhd Line: 126
Info (12128): Elaborating entity "stage4" for hierarchy "stage4:stg4" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 613
Info (10041): Inferred latch for "ALU2[0]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[1]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[2]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[3]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[4]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[5]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[6]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[7]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[8]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[9]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[10]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[11]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[12]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[13]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[14]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (10041): Inferred latch for "ALU2[15]" at stage4.vhd(90) File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Info (12128): Elaborating entity "stage5" for hierarchy "stage5:stg5" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 665
Info (12128): Elaborating entity "memory2" for hierarchy "stage5:stg5|memory2:data_mem" File: /home/parth/RISCwithPipelining/stage5.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at memory.vhd(182): object "m20" assigned a value but never read File: /home/parth/RISCwithPipelining/memory.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at memory.vhd(183): object "m21" assigned a value but never read File: /home/parth/RISCwithPipelining/memory.vhd Line: 183
Info (10041): Inferred latch for "membr2[0]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr2[1]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr2[2]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr2[3]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr2[4]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr2[5]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr2[6]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr2[7]" at memory.vhd(200) File: /home/parth/RISCwithPipelining/memory.vhd Line: 200
Info (10041): Inferred latch for "membr1[0]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (10041): Inferred latch for "membr1[1]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (10041): Inferred latch for "membr1[2]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (10041): Inferred latch for "membr1[3]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (10041): Inferred latch for "membr1[4]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (10041): Inferred latch for "membr1[5]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (10041): Inferred latch for "membr1[6]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (10041): Inferred latch for "membr1[7]" at memory.vhd(189) File: /home/parth/RISCwithPipelining/memory.vhd Line: 189
Info (12128): Elaborating entity "stage6" for hierarchy "stage6:stg6" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 717
Info (10041): Inferred latch for "rrf_d31[0]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[1]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[2]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[3]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[4]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[5]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[6]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[7]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[8]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[9]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[10]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[11]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[12]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[13]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[14]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (10041): Inferred latch for "rrf_d31[15]" at stage6.vhd(79) File: /home/parth/RISCwithPipelining/stage6.vhd Line: 79
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:reg_read_write" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 747
Info (10041): Inferred latch for "rf_d2[0]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[1]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[2]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[3]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[4]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[5]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[6]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[7]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[8]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[9]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[10]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[11]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[12]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[13]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[14]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d2[15]" at reg_file.vhd(81) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Info (10041): Inferred latch for "rf_d1[0]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[1]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[2]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[3]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[4]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[5]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[6]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[7]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[8]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[9]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[10]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[11]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[12]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[13]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[14]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Info (10041): Inferred latch for "rf_d1[15]" at reg_file.vhd(56) File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14025): LATCH primitive "pc_plus_imm_1[1]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[2]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[3]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[4]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[5]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[6]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[7]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[8]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[9]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[10]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[11]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[12]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[13]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[14]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[15]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14025): LATCH primitive "pc_plus_imm_1[0]" is permanently disabled File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 410
Warning (14026): LATCH primitive "stage4:stg4|ALU2[1]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[2]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[3]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[4]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[5]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[6]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[7]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[8]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[9]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[10]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[11]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[12]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[13]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[14]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[15]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[0]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[1]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[2]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[3]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[4]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[5]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[6]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[7]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[8]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[9]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[10]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[11]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[12]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[13]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[14]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[15]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "stage4:stg4|ALU2[0]" is permanently enabled File: /home/parth/RISCwithPipelining/stage4.vhd Line: 90
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[3]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[4]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[5]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[6]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[7]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[8]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[9]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[10]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[11]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[12]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[13]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[14]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[15]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[0]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[2]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d2[1]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 81
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[14]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[12]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[10]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[8]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[6]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[4]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[2]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[0]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[1]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[3]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[5]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[7]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[9]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[11]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[13]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (14026): LATCH primitive "reg_file:reg_read_write|rf_d1[15]" is permanently enabled File: /home/parth/RISCwithPipelining/reg_file.vhd Line: 56
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 651 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 9
    Warning (15610): No output dependent on input pin "rst" File: /home/parth/RISCwithPipelining/risc_pipelining.vhd Line: 10
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 964 megabytes
    Info: Processing ended: Sun Nov  3 01:56:55 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:30


