<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>ARM-SMMU-V3 | ray.jk.hong</title><meta name="author" content="ray.jk.hong"><meta name="copyright" content="ray.jk.hong"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="介绍MMU是给CPU转地址的，那IOMMU就是给设备转地址的。   IOMMU地址翻译IOMMU本质就是给Device做地址翻译。IOMMU是通过以下流程找的。 页表建立确定地址翻译等级在地址翻译过程中，Device除了携带iova之外，每个Device都会有一个或者若干个Stream Id。第一步就是通过Stream Id找到STE。Stream Id是某个设备的固有的识别标志。SMMU通过St">
<meta property="og:type" content="article">
<meta property="og:title" content="ARM-SMMU-V3">
<meta property="og:url" content="https://ray-jk-hong.github.io/2025/07/22/arch/ARM-SMMU-V3/index.html">
<meta property="og:site_name" content="ray.jk.hong">
<meta property="og:description" content="介绍MMU是给CPU转地址的，那IOMMU就是给设备转地址的。   IOMMU地址翻译IOMMU本质就是给Device做地址翻译。IOMMU是通过以下流程找的。 页表建立确定地址翻译等级在地址翻译过程中，Device除了携带iova之外，每个Device都会有一个或者若干个Stream Id。第一步就是通过Stream Id找到STE。Stream Id是某个设备的固有的识别标志。SMMU通过St">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://ray-jk-hong.github.io/img/butterfly-icon.png">
<meta property="article:published_time" content="2025-07-22T10:26:20.885Z">
<meta property="article:modified_time" content="2025-07-22T10:26:20.885Z">
<meta property="article:author" content="ray.jk.hong">
<meta property="article:tag" content="芯片架构">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://ray-jk-hong.github.io/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "ARM-SMMU-V3",
  "url": "https://ray-jk-hong.github.io/2025/07/22/arch/ARM-SMMU-V3/",
  "image": "https://ray-jk-hong.github.io/img/butterfly-icon.png",
  "datePublished": "2025-07-22T10:26:20.885Z",
  "dateModified": "2025-07-22T10:26:20.885Z",
  "author": [
    {
      "@type": "Person",
      "name": "ray.jk.hong",
      "url": "https://ray-jk-hong.github.io/"
    }
  ]
}</script><link rel="shortcut icon" href="/blog/img/favicon.png"><link rel="canonical" href="https://ray-jk-hong.github.io/2025/07/22/arch/ARM-SMMU-V3/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/blog/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/blog/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'ARM-SMMU-V3',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><script src="/js/bandev.js"></script><meta name="generator" content="Hexo 7.3.0"></head><body><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/blog/"></a><a class="nav-page-title" href="/blog/"><span class="site-name">ARM-SMMU-V3</span></a></span><div id="menus"></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">ARM-SMMU-V3</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-categories"><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/blog/categories/%E8%8A%AF%E7%89%87%E6%9E%B6%E6%9E%84/">芯片架构</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div><article class="container post-content" id="article-container"><h2 id="介绍"><a href="#介绍" class="headerlink" title="介绍"></a>介绍</h2><p>MMU是给CPU转地址的，那IOMMU就是给设备转地址的。</p>
<img src="/blog/2025/07/22/arch/ARM-SMMU-V3/Smmu%E4%BB%8B%E7%BB%8D-1.png" class="" title="图片描述">

<h2 id="IOMMU地址翻译"><a href="#IOMMU地址翻译" class="headerlink" title="IOMMU地址翻译"></a>IOMMU地址翻译</h2><p>IOMMU本质就是给Device做地址翻译。IOMMU是通过以下流程找的。</p>
<h3 id="页表建立"><a href="#页表建立" class="headerlink" title="页表建立"></a>页表建立</h3><h4 id="确定地址翻译等级"><a href="#确定地址翻译等级" class="headerlink" title="确定地址翻译等级"></a>确定地址翻译等级</h4><p>在地址翻译过程中，Device除了携带iova之外，每个Device都会有一个或者若干个Stream Id。第一步就是通过Stream Id找到STE。<br>Stream Id是某个设备的固有的识别标志。SMMU通过Stream Id识别不同的设备，进行设备的隔离。<br>Stream Id的最大值是 <code>1 &lt;&lt; SMMU_IDR1.SIDSIZE</code>。</p>
<p>一维的翻译过程：</p>


<p>一维的翻译过程是通过STRTAB_BASE + sid * 64（一个STE的大小为64B）找到STE。</p>
<p>二维的翻译过程：<br>二维查找，Stream Id被分为两段，其分割点是设置在<code>SMMU_STRTAB_BASE_CFG.SPLIT</code>中。</p>


<p>如上图所示，假设<code>Stream Id</code>最高位是9，<code>SPLIT</code>是8，则翻译过程是先通过sid的高位找到L1_STD（STRTAB_BASE + sid[9:8] * 8, 一个L1_STD的大小为8B）, L1_STD定义了下一级查找的基地址，然后通过sid 找到具体的STE（l2ptr + sid[7:0] * 64）。</p>
<p>是否支持2层转换是配置在SMMU_IDR0.ST_LEVLE中（看下面的寄存器）。在初始化阶段，会通过读取该寄存器决定是否支持2层转换。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">arm_smmu_device_hw_probe</span><span class="params">(<span class="keyword">struct</span> arm_smmu_device *smmu)</span></span><br><span class="line">&#123;</span><br><span class="line">    ...</span><br><span class="line">    <span class="keyword">if</span> (FIELD_GET(IDR0_ST_LVL, reg) == IDR0_ST_LVL_2LVL) &#123;</span><br><span class="line">        smmu-&gt;features |= ARM_SMMU_FEAT_2_LVL_STRTAB;</span><br><span class="line">    &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>读取之后，会将是否支持2-level还是linear设置到SMMU_STRTAB_BASE_CFG寄存器中。以设置2-level为例。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">arm_smmu_init_strtab_2lvl</span><span class="params">(<span class="keyword">struct</span> arm_smmu_device *smmu)</span></span><br><span class="line">&#123;</span><br><span class="line">    ...</span><br><span class="line">    reg  = FIELD_PREP(STRTAB_BASE_CFG_FMT, STRTAB_BASE_CFG_FMT_2LVL);</span><br><span class="line">    ...</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h4 id="确定STE-entry数目"><a href="#确定STE-entry数目" class="headerlink" title="确定STE entry数目"></a>确定STE entry数目</h4><p>STE的entry数目，取决于SteamId的数目。在二级页表的设置过程中，<code>arm_smmu_init_strtab_2lvl</code>会根据StreamId数目信息，设置<code>SMMU_STRTAB_BASE_CFG.LOG2SIZE</code>。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">arm_smmu_init_strtab_2lvl</span><span class="params">(<span class="keyword">struct</span> arm_smmu_device *smmu)</span></span><br><span class="line">&#123;</span><br><span class="line">    ...</span><br><span class="line">    size = STRTAB_L1_SZ_SHIFT - (ilog2(STRTAB_L1_DESC_DWORDS) + <span class="number">3</span>);</span><br><span class="line">    size = min(size, smmu-&gt;sid_bits - STRTAB_SPLIT);</span><br><span class="line">    size += STRTAB_SPLIT;</span><br><span class="line">    reg |= FIELD_PREP(STRTAB_BASE_CFG_LOG2SIZE, size);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>linear STE格式：STE的entry数是2^log2size，所以StreamId的有效值范围是[2^log2size - 1 : 0]。<br>2-level STE格式：L1 STD的数目是2^(log2size - split)，二级的STE的entry数目由split决定。</p>
<h4 id="确定STE基地址"><a href="#确定STE基地址" class="headerlink" title="确定STE基地址"></a>确定STE基地址</h4><p>接下来就需要STE的level和StreamId的个数分配内存并将其设置到<code>SMMU_STRTAB_BASE</code>中。</p>
<p>Linear类型是通过StreamId直接找到STE的，所以申请的大小是<code>StreamId_Num * sizeof(STE)</code>。其中STE的结构体大小是64Byte。</p>


<p>2-level的内存申请要分几步：<br>(1) 申请DESC数组：<br>    根据StreamId个数（就是<code>2 &lt;&lt; （SIDSIZE - split）</code>）乘以DESC的大小（8Byte），申请一个数组。<br>(2) 申请l1_desc数组<br>    根据StreamId个数（就是<code>2 &lt;&lt; （SIDSIZE - split）</code>）乘以<code>struct arm_smmu_l1_ctx_desc</code>的大小申请数组，并将内容写到DESC的8个byte中。下面函数就在做这个事情。</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">arm_smmu_init_l1_strtab</span><span class="params">(<span class="keyword">struct</span> arm_smmu_device *smmu)</span></span><br><span class="line">&#123;</span><br><span class="line">    <span class="type">size_t</span> size = <span class="keyword">sizeof</span>(*cfg-&gt;l1_desc) * cfg-&gt;num_l1_ents; </span><br><span class="line">    cfg-&gt;l1_desc = devm_kzalloc(smmu-&gt;dev, size, GFP_KERNEL);</span><br><span class="line">    ...</span><br><span class="line">    <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; cfg-&gt;num_l1_ents; ++i) &#123;</span><br><span class="line">        arm_smmu_write_strtab_l1_desc(strtab, &amp;cfg-&gt;l1_desc[i]);</span><br><span class="line">        strtab += STRTAB_L1_DESC_DWORDS &lt;&lt; <span class="number">3</span>;</span><br><span class="line">    &#125;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">void</span> <span class="title function_">arm_smmu_write_strtab_l1_desc</span><span class="params">(__le64 *dst, <span class="keyword">struct</span> arm_smmu_strtab_l1_desc *desc)</span></span><br><span class="line">&#123;</span><br><span class="line">    u64 val = <span class="number">0</span>;</span><br><span class="line">    val |= FIELD_PREP(STRTAB_L1_DESC_SPAN, desc-&gt;span);</span><br><span class="line">    val |= desc-&gt;l2ptr_dma &amp; STRTAB_L1_DESC_L2PTR_MASK;</span><br><span class="line">    WRITE_ONCE(*dst, cpu_to_le64(val));</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>但这个时候填的都是空的指针，并没有真正的STE数组填到DESC中。</p>
<p>(3) 申请STE数组，配置到l1_desc数组中<br>这个流程是在添加设备的时候才会触发，如下：</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line">arm_smmu_insert_master()</span><br><span class="line">&#123;</span><br><span class="line">    ...</span><br><span class="line">    <span class="keyword">if</span> (smmu-&gt;features &amp; ARM_SMMU_FEAT_2_LVL_STRTAB) &#123;</span><br><span class="line">        arm_smmu_init_l2_strtab()</span><br><span class="line">    &#125;</span><br><span class="line">    ...</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">arm_smmu_init_l2_strtab</span><span class="params">(<span class="keyword">struct</span> arm_smmu_device *smmu, u32 sid)</span> </span><br><span class="line">&#123;</span><br><span class="line">    <span class="class"><span class="keyword">struct</span> <span class="title">arm_smmu_strtab_cfg</span> *<span class="title">cfg</span> =</span> &amp;smmu-&gt;strtab_cfg;</span><br><span class="line">    <span class="class"><span class="keyword">struct</span> <span class="title">arm_smmu_strtab_l1_desc</span> *<span class="title">desc</span> =</span> &amp;cfg-&gt;l1_desc[sid &gt;&gt; STRTAB_SPLIT];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">if</span> (desc-&gt;l2ptr) </span><br><span class="line">        <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">    size = <span class="number">1</span> &lt;&lt; (STRTAB_SPLIT + ilog2(STRTAB_STE_DWORDS) + <span class="number">3</span>);</span><br><span class="line">    strtab = &amp;cfg-&gt;strtab[(sid &gt;&gt; STRTAB_SPLIT) * STRTAB_L1_DESC_DWORDS];</span><br><span class="line">    desc-&gt;span = STRTAB_SPLIT + <span class="number">1</span>;</span><br><span class="line">    desc-&gt;l2ptr = dmam_alloc_coherent(smmu-&gt;dev, size, &amp;desc-&gt;l2ptr_dma, GFP_KERNEL);</span><br><span class="line"></span><br><span class="line">    arm_smmu_init_bypass_stes(desc-&gt;l2ptr, <span class="number">1</span> &lt;&lt; STRTAB_SPLIT);</span><br><span class="line">    arm_smmu_write_strtab_l1_desc(strtab, desc);</span><br><span class="line">    <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>



<h4 id="STE结构"><a href="#STE结构" class="headerlink" title="STE结构"></a>STE结构</h4><p>在按照STE level数和StreamId个数申请完内存之后，就可以写STE内容了。</p>
<p>STE结构体如下：</p>
<img src="/blog/2025/07/22/arch/ARM-SMMU-V3/STE%E7%BB%93%E6%9E%84%E4%BD%93.png" class="" title="图片描述">

<p>STE必须支持Stage-1或者Stage2，或者两个都支持。结构体中<code>S1</code>前缀的就是Stage-1地址翻译相关，<code>S2</code>开头的就是Stage-2地址翻译相关。</p>
<h5 id="Config-3-1"><a href="#Config-3-1" class="headerlink" title="Config[3:1]"></a>Config[3:1]</h5><p>Config的值表示是否支持S1&#x2F;S2页表翻译。</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Traffic can pass?</th>
<th>Stage 1</th>
<th>Stage 2</th>
<th>Notes</th>
</tr>
</thead>
<tbody><tr>
<td>0b000</td>
<td>No</td>
<td>–</td>
<td>–</td>
<td>Report abort to device, no event recorded.</td>
</tr>
<tr>
<td>0b0xx</td>
<td>No</td>
<td>–</td>
<td>–</td>
<td>Reserved (behaves as 0b000)</td>
</tr>
<tr>
<td>0b100</td>
<td>Yes</td>
<td>Bypass</td>
<td>Bypass</td>
<td>STE.EATS value effectively 0b00</td>
</tr>
<tr>
<td>0b101</td>
<td>Yes</td>
<td>Translate</td>
<td>Bypass</td>
<td>S1* valid</td>
</tr>
<tr>
<td>0b110</td>
<td>Yes</td>
<td>Bypass</td>
<td>Translate</td>
<td>S2* valid</td>
</tr>
<tr>
<td>0b111</td>
<td>Yes</td>
<td>Translate</td>
<td>Translate</td>
<td>S1* and S2* valid.</td>
</tr>
</tbody></table>
<p>上面只是表示STE表是否支持S1&#x2F;S2，但这个值还需要看SMMU_IR0.SxP的脸色，因为SMMU_IR0.SxP是表示SMMU硬件是否支持。</p>
<h5 id="S1Fmt-5-4"><a href="#S1Fmt-5-4" class="headerlink" title="S1Fmt[5:4]"></a>S1Fmt[5:4]</h5><p>表示STE指向的CD的格式， STE.S1CDMax &#x3D;&#x3D; 0或者SMMU_IDR1.SSIDSIZE &#x3D;&#x3D; 0， S1Fmt的值被忽略。<br>根据S1Fmt的值，决定是使用线性的CD还是使用2-level的CD。</p>


<h4 id="CD结构体"><a href="#CD结构体" class="headerlink" title="CD结构体"></a>CD结构体</h4><img src="/blog/2025/07/22/arch/ARM-SMMU-V3/Context_Descriptor.png" class="" title="图片描述">

<h2 id="Sub-Stream-Id"><a href="#Sub-Stream-Id" class="headerlink" title="Sub Stream Id"></a>Sub Stream Id</h2><p>Sub Stream Id（与PCIe的PASID一样）是用来识别不同的进程的。你可能认为在Device上哪来的进程，但其实隔离说的是Linux系统中的进程。<br>如下图所示，如果进程1和进程2分别申请并转iova下发给设备进行内存访问，但进程2下发的iova下发过程发生错误。如果没有进程间的隔离手段就会发生严重的内存访问错误。</p>
<img src="/blog/2025/07/22/arch/ARM-SMMU-V3/SubStreamId%E9%9A%94%E7%A6%BB.png" class="" title="图片描述">

<p>如果有Sub Stream Id，那上面的情况就不会发生，任务2在页表翻译过程中就会出现错误。</p>
<h2 id="Stage"><a href="#Stage" class="headerlink" title="Stage"></a>Stage</h2><p>Stage1完成IOVA到IPA的地址转换，Stage2完成IPA到PA的地址转换。<br>Stage1 only的场景应用于只存在一个OS，不需要用Stage2进行虚拟化。<br>Stage2 only的场景下，Hypervisor管理Stage2完成各个OS所属的IPA到PA的转换，而IOVA到IPA的地址转换和管理则由OS实现。<br>Stage1和Stage2同时使能的场景下，Hypervisor管理Stage2完成各个OS的IPA到PA的地址转换，而OS通过SMMU的Stage1完成各个Device的IOVA到IPA的地址转换。</p>
<h2 id="Commands"><a href="#Commands" class="headerlink" title="Commands"></a>Commands</h2><h2 id="寄存器"><a href="#寄存器" class="headerlink" title="寄存器"></a>寄存器</h2><h3 id="SMMU-IDR0"><a href="#SMMU-IDR0" class="headerlink" title="SMMU_IDR0"></a>SMMU_IDR0</h3><img src="/blog/2025/07/22/arch/ARM-SMMU-V3/%E5%AF%84%E5%AD%98%E5%99%A8SMMU_IDR0.png" class="" title="图片描述">

<h4 id="ST-LEVEL"><a href="#ST-LEVEL" class="headerlink" title="ST_LEVEL"></a>ST_LEVEL</h4><table>
<thead>
<tr>
<th>ST_LEVEL</th>
<th>Meaning</th>
</tr>
</thead>
<tbody><tr>
<td>0b00</td>
<td>Linear Stream table supported.</td>
</tr>
<tr>
<td>0b01</td>
<td>2-level Stream table supported in addition to Linear<br>Stream table.</td>
</tr>
<tr>
<td>0b1x</td>
<td>Reserved.</td>
</tr>
</tbody></table>
<h4 id="S1P"><a href="#S1P" class="headerlink" title="S1P"></a>S1P</h4><p>0：表示不支持Stage-1<br>1：表示支持Stage-1</p>
<h4 id="S2P"><a href="#S2P" class="headerlink" title="S2P"></a>S2P</h4><p>0：不支持Stage-2<br>1：支持Stage-2</p>
<h3 id="SMMU-IDR1"><a href="#SMMU-IDR1" class="headerlink" title="SMMU_IDR1"></a>SMMU_IDR1</h3><img src="/blog/2025/07/22/arch/ARM-SMMU-V3/%E5%AF%84%E5%AD%98%E5%99%A8SMMU_IDR1.png" class="" title="图片描述">

<h4 id="SIDSIZE"><a href="#SIDSIZE" class="headerlink" title="SIDSIZE"></a>SIDSIZE</h4><p>StreamId的bit数，范围是[0: 32]。</p>
<p>SMMU_IDR1.SIDSIZE &gt;&#x3D; 7的时候SMMU_IDR0.ST_LEVEL !&#x3D; 0b00（STE查找方式必须是2-level的）。</p>
<h4 id="SSIDSIZE"><a href="#SSIDSIZE" class="headerlink" title="SSIDSIZE"></a>SSIDSIZE</h4><p>Sub StreamId的bit数，范围是[0: 20]。</p>
<h3 id="SMMU-STRTAB-BASE-CFG"><a href="#SMMU-STRTAB-BASE-CFG" class="headerlink" title="SMMU_STRTAB_BASE_CFG"></a>SMMU_STRTAB_BASE_CFG</h3><img src="/blog/2025/07/22/arch/ARM-SMMU-V3/%E5%AF%84%E5%AD%98%E5%99%A8SMMU_STRTAB_BASE_CFG.png" class="" title="图片描述">

<h4 id="SPLIT"><a href="#SPLIT" class="headerlink" title="SPLIT"></a>SPLIT</h4><p>通过2-level方式查找STE的流程中，第一级的STE便宜是[max_bit : SPLIT]，第二级的偏移是[SPLIT - 1 : 0]。</p>
<h3 id="SMMU-STRTAB-BASE"><a href="#SMMU-STRTAB-BASE" class="headerlink" title="SMMU_STRTAB_BASE"></a>SMMU_STRTAB_BASE</h3><img src="/blog/2025/07/22/arch/ARM-SMMU-V3/%E5%AF%84%E5%AD%98%E5%99%A8SMMU_STRTAB_BASE.png" class="" title="图片描述">

<h4 id="RA-62"><a href="#RA-62" class="headerlink" title="RA[62]"></a>RA[62]</h4><table>
<thead>
<tr>
<th>RA</th>
<th>Meaning</th>
</tr>
</thead>
<tbody><tr>
<td>0b0</td>
<td>No Read-Allocate.</td>
</tr>
<tr>
<td>0b1</td>
<td>Read-Allocate.</td>
</tr>
</tbody></table>
<p>在arm-smmu-v3中，默认配置都是b01。</p>
<h4 id="ADDR-55-6"><a href="#ADDR-55-6" class="headerlink" title="ADDR[55 : 6]"></a>ADDR[55 : 6]</h4><p>保存STE的基地址。</p>
<p><a target="_blank" rel="noopener" href="https://www.openeuler.org/zh/blog/wxggg/2020-11-21-iommu-smmu-intro.html">https://www.openeuler.org/zh/blog/wxggg/2020-11-21-iommu-smmu-intro.html</a></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://ray-jk-hong.github.io">ray.jk.hong</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://ray-jk-hong.github.io/2025/07/22/arch/ARM-SMMU-V3/">https://ray-jk-hong.github.io/2025/07/22/arch/ARM-SMMU-V3/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://ray-jk-hong.github.io" target="_blank">ray.jk.hong</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/blog/tags/%E8%8A%AF%E7%89%87%E6%9E%B6%E6%9E%84/">芯片架构</a></div><div class="post-share"><div class="social-share" data-image="/blog/img/butterfly-icon.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/blog/2025/07/21/linux/%E8%BF%9B%E7%A8%8B/%E8%B0%83%E5%BA%A6/%E8%B0%83%E5%BA%A6%E4%BC%98%E5%8C%96/" title="调度优化"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">调度优化</div></div><div class="info-2"><div class="info-item-1">延迟类问题进程高调度延迟诊断方法perf工具 perf sched record记录调度信息  perf sched latency查看调度延迟、发现某个进程的延迟较大（&gt; 1ms等）      perf script查看在max delay时间段内发生了什么事情。例如进程A在sched_waking到cpu0后直到进程A被sched_switch中间、在cpu0上发生了什么。  trace-cmd优化方法进程优先级调整 设置实时优先级：chrt -f -p 90  启用 CPU 隔离：isolcpus=4-7（内核参数）  中断延迟诊断方法cyclictest 报告 max latency &gt; 100μs 优化方法 线程化中断：request_threaded_irq(..., thread_fn) 绑定中断到专用核：echo 8 &gt; /proc/irq/123/smp_affinity  负载均衡问题CPU 负载不均诊断方法 mpstat -P ALL 1查看cpu使用情况发现一些问题、例如显示某些cpu 100% 而其他空闲  cat...</div></div></div></a><a class="pagination-related" href="/blog/2025/07/22/arch/Arm-mmu/" title="Arm-mmu"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">Arm-mmu</div></div><div class="info-2"><div class="info-item-1">MMU负责将虚拟地址转成物理地址。除了地址转换，还可以控制一下几个事情：  内存访问权限控制 内存访问ordering控制 Cache访问策略下面就按照几个功能的来说明，并顺带说明没个功能所涉及的寄存器。  启动阶段配置在完成地址翻译的时候，在启动阶段要确认并配置以下几个寄存器。 TCR_EL寄存器  上图是TCR_EL寄存器的显示图。TCR寄存器的设置在arch/arm64/mm/proc.S的__cpu_setup函数中。 12345mov_q	tcr, TCR_TxSZ(VA_BITS) | TCR_CACHE_FLAGS | TCR_SMP_FLAGS | \		TCR_TG_FLAGS | TCR_KASLR_FLAGS | TCR_ASID16 | \		TCR_TBI0 | TCR_A1 | TCR_KASAN_SW_FLAGS | TCR_MTE_FLAGS   ...   tcr_compute_pa_size tcr, #TCR_IPS_SHIFT, x5,...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/blog/2025/07/22/arch/Arm-mmu/" title="Arm-mmu"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-22</div><div class="info-item-2">Arm-mmu</div></div><div class="info-2"><div class="info-item-1">MMU负责将虚拟地址转成物理地址。除了地址转换，还可以控制一下几个事情：  内存访问权限控制 内存访问ordering控制 Cache访问策略下面就按照几个功能的来说明，并顺带说明没个功能所涉及的寄存器。  启动阶段配置在完成地址翻译的时候，在启动阶段要确认并配置以下几个寄存器。 TCR_EL寄存器  上图是TCR_EL寄存器的显示图。TCR寄存器的设置在arch/arm64/mm/proc.S的__cpu_setup函数中。 12345mov_q	tcr, TCR_TxSZ(VA_BITS) | TCR_CACHE_FLAGS | TCR_SMP_FLAGS | \		TCR_TG_FLAGS | TCR_KASLR_FLAGS | TCR_ASID16 | \		TCR_TBI0 | TCR_A1 | TCR_KASAN_SW_FLAGS | TCR_MTE_FLAGS   ...   tcr_compute_pa_size tcr, #TCR_IPS_SHIFT, x5,...</div></div></div></a><a class="pagination-related" href="/blog/2025/07/28/arch/Arm%E5%8E%9F%E5%AD%90%E6%93%8D%E4%BD%9C/" title="arm原子操作"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-28</div><div class="info-item-2">arm原子操作</div></div><div class="info-2"><div class="info-item-1">通过ll&#x2F;sc实现在ARMv6以上（含v6）构架有了多核的CPU。为了在多核之间同步数据和控制并发、ARM在内存访问上增加了独占监测（Exclusive monitors）机制、并增加了相关的指令。ll(load-link)指令、sc(store-condition)指令。ll对应的arm指令是ldaxr、sc对应的arm指令是stlxr。进行原子操作的大致流程如下：  使用 LDXR (Load-Exclusive) 指令加载数据到寄存器，同时标记对应的内存地址为独占状态。 在寄存器中进行数据修改。 使用 STXR (Store-Conditional) 指令尝试将修改后的数据写回内存。如果该内存区域在 LDXR 和 STXR 之间没有被其他处理器修改，STXR 将返回成功，并且独占状态会被清除；如果被修改过，STXR 将失败，需要回到第一步重新尝试。  ﻿ 下面看看atomic_add是怎么通过ll&#x2F;sc指令完成原子加操作的： 1234567891011121314static inline void atomic_add(int i, atomic_t...</div></div></div></a><a class="pagination-related" href="/blog/2025/07/22/arch/Cache/" title="Cache架构"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-22</div><div class="info-item-2">Cache架构</div></div><div class="info-2"><div class="info-item-1">内存层次典型的ARM CPU存储系统CPU与主存之间有几层Cache用于缓存   不同层级的Cache数据共享不同：  一个CPU core独享L1 Cache，不与其他CPU core共享 Cluster内部，CPU core之间共享L2 Cache 不同Cluster或者外设之间，只共享L3 Cache  不同层级的Cache访问效率不同：   Cache与MMU&#x2F;TLB  在支持虚拟地址的芯片，Cache可以处于不同的位置，分成以下两种  Logical Cache（Virtual Cache）：Cache处于CPU和MMU之间 Physical Cache：Cache处于MMU和主存之间  Cache架构Cache基本结构Cache Memory简单的Cache内存如下所示，由三个部分组成：  Directory store（Cache-tag）：Cache数量极为有限，需要根据地址进行换算找到对应的Cache-tag并进行访问。 Data Section：保存主存的数据内容，一般大小称之为Cache line大小。（当前看到的一般为64个字节） Status...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/blog/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/blog/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">ray.jk.hong</div><div class="author-info-description"></div><div class="site-data"><a href="/blog/archives/"><div class="headline">文章</div><div class="length-num">46</div></a><a href="/blog/tags/"><div class="headline">标签</div><div class="length-num">14</div></a><a href="/blog/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/ray-jk-hong"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%8B%E7%BB%8D"><span class="toc-number">1.</span> <span class="toc-text">介绍</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#IOMMU%E5%9C%B0%E5%9D%80%E7%BF%BB%E8%AF%91"><span class="toc-number">2.</span> <span class="toc-text">IOMMU地址翻译</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%A1%B5%E8%A1%A8%E5%BB%BA%E7%AB%8B"><span class="toc-number">2.1.</span> <span class="toc-text">页表建立</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%A1%AE%E5%AE%9A%E5%9C%B0%E5%9D%80%E7%BF%BB%E8%AF%91%E7%AD%89%E7%BA%A7"><span class="toc-number">2.1.1.</span> <span class="toc-text">确定地址翻译等级</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%A1%AE%E5%AE%9ASTE-entry%E6%95%B0%E7%9B%AE"><span class="toc-number">2.1.2.</span> <span class="toc-text">确定STE entry数目</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%A1%AE%E5%AE%9ASTE%E5%9F%BA%E5%9C%B0%E5%9D%80"><span class="toc-number">2.1.3.</span> <span class="toc-text">确定STE基地址</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#STE%E7%BB%93%E6%9E%84"><span class="toc-number">2.1.4.</span> <span class="toc-text">STE结构</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Config-3-1"><span class="toc-number">2.1.4.1.</span> <span class="toc-text">Config[3:1]</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#S1Fmt-5-4"><span class="toc-number">2.1.4.2.</span> <span class="toc-text">S1Fmt[5:4]</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#CD%E7%BB%93%E6%9E%84%E4%BD%93"><span class="toc-number">2.1.5.</span> <span class="toc-text">CD结构体</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Sub-Stream-Id"><span class="toc-number">3.</span> <span class="toc-text">Sub Stream Id</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Stage"><span class="toc-number">4.</span> <span class="toc-text">Stage</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Commands"><span class="toc-number">5.</span> <span class="toc-text">Commands</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">6.</span> <span class="toc-text">寄存器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#SMMU-IDR0"><span class="toc-number">6.1.</span> <span class="toc-text">SMMU_IDR0</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#ST-LEVEL"><span class="toc-number">6.1.1.</span> <span class="toc-text">ST_LEVEL</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#S1P"><span class="toc-number">6.1.2.</span> <span class="toc-text">S1P</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#S2P"><span class="toc-number">6.1.3.</span> <span class="toc-text">S2P</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#SMMU-IDR1"><span class="toc-number">6.2.</span> <span class="toc-text">SMMU_IDR1</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#SIDSIZE"><span class="toc-number">6.2.1.</span> <span class="toc-text">SIDSIZE</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#SSIDSIZE"><span class="toc-number">6.2.2.</span> <span class="toc-text">SSIDSIZE</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#SMMU-STRTAB-BASE-CFG"><span class="toc-number">6.3.</span> <span class="toc-text">SMMU_STRTAB_BASE_CFG</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#SPLIT"><span class="toc-number">6.3.1.</span> <span class="toc-text">SPLIT</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#SMMU-STRTAB-BASE"><span class="toc-number">6.4.</span> <span class="toc-text">SMMU_STRTAB_BASE</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#RA-62"><span class="toc-number">6.4.1.</span> <span class="toc-text">RA[62]</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#ADDR-55-6"><span class="toc-number">6.4.2.</span> <span class="toc-text">ADDR[55 : 6]</span></a></li></ol></li></ol></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/blog/js/utils.js"></script><script src="/blog/js/main.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>