Running in Lattice mode

                               Synplify Pro (R) 

                 Version V-2023.09L-2 for win64 - Sep 17, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\diamond\3.14\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.14\synpbase
Hostname:    LABFUZZYCHESS
Date:        Tue Oct  7 16:04:40 2025
Version:     V-2023.09L-2

Arguments:   -product synplify_base -batch Projeto_impl1_synplify.tcl
ProductType: synplify_pro





log file: "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Tue Oct  7 16:04:44 2025

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Tue Oct  7 16:04:44 2025

Running: compiler (Compile Input) on proj_1|impl1
# Tue Oct  7 16:04:44 2025
Copied I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_comp.srs to I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srs

compiler completed
# Tue Oct  7 16:05:18 2025

Return Code: 0
Run Time:00h:00m:28s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Tue Oct  7 16:05:18 2025

multi_srs_gen completed
# Tue Oct  7 16:05:24 2025

Return Code: 0
Run Time:00h:00m:06s
Copied I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_mult.srs to I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srs
Copied I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srr to I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Tue Oct  7 16:05:25 2025

premap completed with warnings
# Tue Oct  7 16:06:01 2025

Return Code: 1
Run Time:00h:00m:34s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Tue Oct  7 16:06:02 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Tue Oct  7 16:06:02 2025
Copied I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_m.srm to I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srm

fpga_mapper completed with warnings
# Tue Oct  7 16:06:37 2025

Return Code: 1
Run Time:00h:00m:34s
Complete: Map on proj_1|impl1
Copied I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srr to I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "Projeto_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\proj_1.prj
batch mode default:no
