Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@211:225@HdlStmProcess
      frame_align_int = jj;
    end
  end
end

always @(posedge clk) begin
  if (ifs_ready == 1'b0) begin
    frame_align <= frame_align_int;
  end
end

pipeline_stage #(
  .WIDTH(DATA_PATH_WIDTH*8),
  .REGISTERED(CHAR_INFO_REGISTERED)
) i_pipeline_stage0 (

Diff Content:
- 216 always @(posedge clk) begin
- 217   if (ifs_ready == 1'b0) begin
- 218     frame_align <= frame_align_int;
- 220 end
+ 218   always @(posedge clk) begin
+ 218     if (reset == 1'b1 || err_statistics_reset == 1'b1) begin
+ 218       status_err_statistics_cnt <= 32'h0;
+ 218     end else if (status_err_statistics_cnt[31:5] != 27'h7ffffff) begin
+ 218       status_err_statistics_cnt <= status_err_statistics_cnt + num_set_bits(phy_char_err);
+ 218     end

Clone Blocks:
