module hqm_credit_hist_pipe 
(
input     hqm_gated_clk,
input     hqm_inp_gated_clk,
output    hqm_proc_clk_en_chp,
input     hqm_rst_prep_chp,
input     hqm_gated_rst_b_chp,
input     hqm_inp_gated_rst_b_chp,
input     hqm_pgcb_clk,
input     hqm_pgcb_rst_b_chp,
input     hqm_pgcb_rst_b_start_chp,
input     hqm_gated_rst_b_start_chp,
input     hqm_gated_rst_b_active_chp,
output    hqm_gated_rst_b_done_chp,
input     rop_unit_idle,
input     rop_clk_idle,
output    rop_clk_enable,
input    [15:0]  master_chp_timestamp,
input     hqm_proc_reset_done,
output    chp_unit_idle,
output    chp_unit_pipeidle,
output    chp_reset_done,
input     chp_cfg_req_up_read,
input     chp_cfg_req_up_write,
input    [92:0]  chp_cfg_req_up,
input     chp_cfg_rsp_up_ack,
input    [38:0]  chp_cfg_rsp_up,
output    chp_cfg_req_down_read,
output    chp_cfg_req_down_write,
output   [92:0]  chp_cfg_req_down,
output    chp_cfg_rsp_down_ack,
output   [38:0]  chp_cfg_rsp_down,
input     chp_alarm_up_v,
output    chp_alarm_up_ready,
input    [24:0]  chp_alarm_up_data,
output    chp_alarm_down_v,
input     chp_alarm_down_ready,
output   [24:0]  chp_alarm_down_data,
input    [155:0]  hcw_enq_w_req,
input     hcw_enq_w_req_valid,
output    hcw_enq_w_req_ready,
output   [158:0]  hcw_sched_w_req,
output    hcw_sched_w_req_valid,
input     hcw_sched_w_req_ready,
output   [8:0]  interrupt_w_req,
output    interrupt_w_req_valid,
input     interrupt_w_req_ready,
output    cwdi_interrupt_w_req_valid,
input     cwdi_interrupt_w_req_ready,
output    chp_rop_hcw_v,
input     chp_rop_hcw_ready,
output   [200:0]  chp_rop_hcw_data,
output   [63:0]  chp_lsp_ldb_cq_off,
output    chp_lsp_cmp_v,
input     chp_lsp_cmp_ready,
output   [72:0]  chp_lsp_cmp_data,
output    chp_lsp_token_v,
input     chp_lsp_token_ready,
output   [28:0]  chp_lsp_token_data,
input     qed_chp_sch_v,
output    qed_chp_sch_ready,
input    [176:0]  qed_chp_sch_data,
input     aqed_chp_sch_v,
output    aqed_chp_sch_ready,
input    [178:0]  aqed_chp_sch_data,
output    visa_str_chp_lsp_cmp_data,
output    wd_clkreq,
output    rf_aqed_chp_sch_rx_sync_mem_re,
output    rf_aqed_chp_sch_rx_sync_mem_rclk,
output    rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n,
output   [1:0]  rf_aqed_chp_sch_rx_sync_mem_raddr,
output   [1:0]  rf_aqed_chp_sch_rx_sync_mem_waddr,
output    rf_aqed_chp_sch_rx_sync_mem_we,
output    rf_aqed_chp_sch_rx_sync_mem_wclk,
output    rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n,
output   [178:0]  rf_aqed_chp_sch_rx_sync_mem_wdata,
input    [178:0]  rf_aqed_chp_sch_rx_sync_mem_rdata,
output    rf_chp_chp_rop_hcw_fifo_mem_re,
output    rf_chp_chp_rop_hcw_fifo_mem_rclk,
output    rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n,
output   [3:0]  rf_chp_chp_rop_hcw_fifo_mem_raddr,
output   [3:0]  rf_chp_chp_rop_hcw_fifo_mem_waddr,
output    rf_chp_chp_rop_hcw_fifo_mem_we,
output    rf_chp_chp_rop_hcw_fifo_mem_wclk,
output    rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n,
output   [200:0]  rf_chp_chp_rop_hcw_fifo_mem_wdata,
input    [200:0]  rf_chp_chp_rop_hcw_fifo_mem_rdata,
output    rf_chp_lsp_ap_cmp_fifo_mem_re,
output    rf_chp_lsp_ap_cmp_fifo_mem_rclk,
output    rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n,
output   [3:0]  rf_chp_lsp_ap_cmp_fifo_mem_raddr,
output   [3:0]  rf_chp_lsp_ap_cmp_fifo_mem_waddr,
output    rf_chp_lsp_ap_cmp_fifo_mem_we,
output    rf_chp_lsp_ap_cmp_fifo_mem_wclk,
output    rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n,
output   [73:0]  rf_chp_lsp_ap_cmp_fifo_mem_wdata,
input    [73:0]  rf_chp_lsp_ap_cmp_fifo_mem_rdata,
output    rf_chp_lsp_tok_fifo_mem_re,
output    rf_chp_lsp_tok_fifo_mem_rclk,
output    rf_chp_lsp_tok_fifo_mem_rclk_rst_n,
output   [3:0]  rf_chp_lsp_tok_fifo_mem_raddr,
output   [3:0]  rf_chp_lsp_tok_fifo_mem_waddr,
output    rf_chp_lsp_tok_fifo_mem_we,
output    rf_chp_lsp_tok_fifo_mem_wclk,
output    rf_chp_lsp_tok_fifo_mem_wclk_rst_n,
output   [28:0]  rf_chp_lsp_tok_fifo_mem_wdata,
input    [28:0]  rf_chp_lsp_tok_fifo_mem_rdata,
output    rf_chp_sys_tx_fifo_mem_re,
output    rf_chp_sys_tx_fifo_mem_rclk,
output    rf_chp_sys_tx_fifo_mem_rclk_rst_n,
output   [2:0]  rf_chp_sys_tx_fifo_mem_raddr,
output   [2:0]  rf_chp_sys_tx_fifo_mem_waddr,
output    rf_chp_sys_tx_fifo_mem_we,
output    rf_chp_sys_tx_fifo_mem_wclk,
output    rf_chp_sys_tx_fifo_mem_wclk_rst_n,
output   [199:0]  rf_chp_sys_tx_fifo_mem_wdata,
input    [199:0]  rf_chp_sys_tx_fifo_mem_rdata,
output    rf_cmp_id_chk_enbl_mem_re,
output    rf_cmp_id_chk_enbl_mem_rclk,
output    rf_cmp_id_chk_enbl_mem_rclk_rst_n,
output   [5:0]  rf_cmp_id_chk_enbl_mem_raddr,
output   [5:0]  rf_cmp_id_chk_enbl_mem_waddr,
output    rf_cmp_id_chk_enbl_mem_we,
output    rf_cmp_id_chk_enbl_mem_wclk,
output    rf_cmp_id_chk_enbl_mem_wclk_rst_n,
output   [1:0]  rf_cmp_id_chk_enbl_mem_wdata,
input    [1:0]  rf_cmp_id_chk_enbl_mem_rdata,
output    rf_count_rmw_pipe_dir_mem_re,
output    rf_count_rmw_pipe_dir_mem_rclk,
output    rf_count_rmw_pipe_dir_mem_rclk_rst_n,
output   [5:0]  rf_count_rmw_pipe_dir_mem_raddr,
output   [5:0]  rf_count_rmw_pipe_dir_mem_waddr,
output    rf_count_rmw_pipe_dir_mem_we,
output    rf_count_rmw_pipe_dir_mem_wclk,
output    rf_count_rmw_pipe_dir_mem_wclk_rst_n,
output   [15:0]  rf_count_rmw_pipe_dir_mem_wdata,
input    [15:0]  rf_count_rmw_pipe_dir_mem_rdata,
output    rf_count_rmw_pipe_ldb_mem_re,
output    rf_count_rmw_pipe_ldb_mem_rclk,
output    rf_count_rmw_pipe_ldb_mem_rclk_rst_n,
output   [5:0]  rf_count_rmw_pipe_ldb_mem_raddr,
output   [5:0]  rf_count_rmw_pipe_ldb_mem_waddr,
output    rf_count_rmw_pipe_ldb_mem_we,
output    rf_count_rmw_pipe_ldb_mem_wclk,
output    rf_count_rmw_pipe_ldb_mem_wclk_rst_n,
output   [15:0]  rf_count_rmw_pipe_ldb_mem_wdata,
input    [15:0]  rf_count_rmw_pipe_ldb_mem_rdata,
output    rf_count_rmw_pipe_wd_dir_mem_re,
output    rf_count_rmw_pipe_wd_dir_mem_rclk,
output    rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n,
output   [5:0]  rf_count_rmw_pipe_wd_dir_mem_raddr,
output   [5:0]  rf_count_rmw_pipe_wd_dir_mem_waddr,
output    rf_count_rmw_pipe_wd_dir_mem_we,
output    rf_count_rmw_pipe_wd_dir_mem_wclk,
output    rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n,
output   [9:0]  rf_count_rmw_pipe_wd_dir_mem_wdata,
input    [9:0]  rf_count_rmw_pipe_wd_dir_mem_rdata,
output    rf_count_rmw_pipe_wd_ldb_mem_re,
output    rf_count_rmw_pipe_wd_ldb_mem_rclk,
output    rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n,
output   [5:0]  rf_count_rmw_pipe_wd_ldb_mem_raddr,
output   [5:0]  rf_count_rmw_pipe_wd_ldb_mem_waddr,
output    rf_count_rmw_pipe_wd_ldb_mem_we,
output    rf_count_rmw_pipe_wd_ldb_mem_wclk,
output    rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n,
output   [9:0]  rf_count_rmw_pipe_wd_ldb_mem_wdata,
input    [9:0]  rf_count_rmw_pipe_wd_ldb_mem_rdata,
output    rf_dir_cq_depth_re,
output    rf_dir_cq_depth_rclk,
output    rf_dir_cq_depth_rclk_rst_n,
output   [5:0]  rf_dir_cq_depth_raddr,
output   [5:0]  rf_dir_cq_depth_waddr,
output    rf_dir_cq_depth_we,
output    rf_dir_cq_depth_wclk,
output    rf_dir_cq_depth_wclk_rst_n,
output   [12:0]  rf_dir_cq_depth_wdata,
input    [12:0]  rf_dir_cq_depth_rdata,
output    rf_dir_cq_intr_thresh_re,
output    rf_dir_cq_intr_thresh_rclk,
output    rf_dir_cq_intr_thresh_rclk_rst_n,
output   [5:0]  rf_dir_cq_intr_thresh_raddr,
output   [5:0]  rf_dir_cq_intr_thresh_waddr,
output    rf_dir_cq_intr_thresh_we,
output    rf_dir_cq_intr_thresh_wclk,
output    rf_dir_cq_intr_thresh_wclk_rst_n,
output   [14:0]  rf_dir_cq_intr_thresh_wdata,
input    [14:0]  rf_dir_cq_intr_thresh_rdata,
output    rf_dir_cq_token_depth_select_re,
output    rf_dir_cq_token_depth_select_rclk,
output    rf_dir_cq_token_depth_select_rclk_rst_n,
output   [5:0]  rf_dir_cq_token_depth_select_raddr,
output   [5:0]  rf_dir_cq_token_depth_select_waddr,
output    rf_dir_cq_token_depth_select_we,
output    rf_dir_cq_token_depth_select_wclk,
output    rf_dir_cq_token_depth_select_wclk_rst_n,
output   [5:0]  rf_dir_cq_token_depth_select_wdata,
input    [5:0]  rf_dir_cq_token_depth_select_rdata,
output    rf_dir_cq_wptr_re,
output    rf_dir_cq_wptr_rclk,
output    rf_dir_cq_wptr_rclk_rst_n,
output   [5:0]  rf_dir_cq_wptr_raddr,
output   [5:0]  rf_dir_cq_wptr_waddr,
output    rf_dir_cq_wptr_we,
output    rf_dir_cq_wptr_wclk,
output    rf_dir_cq_wptr_wclk_rst_n,
output   [12:0]  rf_dir_cq_wptr_wdata,
input    [12:0]  rf_dir_cq_wptr_rdata,
output    rf_hcw_enq_w_rx_sync_mem_re,
output    rf_hcw_enq_w_rx_sync_mem_rclk,
output    rf_hcw_enq_w_rx_sync_mem_rclk_rst_n,
output   [3:0]  rf_hcw_enq_w_rx_sync_mem_raddr,
output   [3:0]  rf_hcw_enq_w_rx_sync_mem_waddr,
output    rf_hcw_enq_w_rx_sync_mem_we,
output    rf_hcw_enq_w_rx_sync_mem_wclk,
output    rf_hcw_enq_w_rx_sync_mem_wclk_rst_n,
output   [159:0]  rf_hcw_enq_w_rx_sync_mem_wdata,
input    [159:0]  rf_hcw_enq_w_rx_sync_mem_rdata,
output    rf_hist_list_a_minmax_re,
output    rf_hist_list_a_minmax_rclk,
output    rf_hist_list_a_minmax_rclk_rst_n,
output   [5:0]  rf_hist_list_a_minmax_raddr,
output   [5:0]  rf_hist_list_a_minmax_waddr,
output    rf_hist_list_a_minmax_we,
output    rf_hist_list_a_minmax_wclk,
output    rf_hist_list_a_minmax_wclk_rst_n,
output   [29:0]  rf_hist_list_a_minmax_wdata,
input    [29:0]  rf_hist_list_a_minmax_rdata,
output    rf_hist_list_a_ptr_re,
output    rf_hist_list_a_ptr_rclk,
output    rf_hist_list_a_ptr_rclk_rst_n,
output   [5:0]  rf_hist_list_a_ptr_raddr,
output   [5:0]  rf_hist_list_a_ptr_waddr,
output    rf_hist_list_a_ptr_we,
output    rf_hist_list_a_ptr_wclk,
output    rf_hist_list_a_ptr_wclk_rst_n,
output   [31:0]  rf_hist_list_a_ptr_wdata,
input    [31:0]  rf_hist_list_a_ptr_rdata,
output    rf_hist_list_minmax_re,
output    rf_hist_list_minmax_rclk,
output    rf_hist_list_minmax_rclk_rst_n,
output   [5:0]  rf_hist_list_minmax_raddr,
output   [5:0]  rf_hist_list_minmax_waddr,
output    rf_hist_list_minmax_we,
output    rf_hist_list_minmax_wclk,
output    rf_hist_list_minmax_wclk_rst_n,
output   [29:0]  rf_hist_list_minmax_wdata,
input    [29:0]  rf_hist_list_minmax_rdata,
output    rf_hist_list_ptr_re,
output    rf_hist_list_ptr_rclk,
output    rf_hist_list_ptr_rclk_rst_n,
output   [5:0]  rf_hist_list_ptr_raddr,
output   [5:0]  rf_hist_list_ptr_waddr,
output    rf_hist_list_ptr_we,
output    rf_hist_list_ptr_wclk,
output    rf_hist_list_ptr_wclk_rst_n,
output   [31:0]  rf_hist_list_ptr_wdata,
input    [31:0]  rf_hist_list_ptr_rdata,
output    rf_ldb_cq_depth_re,
output    rf_ldb_cq_depth_rclk,
output    rf_ldb_cq_depth_rclk_rst_n,
output   [5:0]  rf_ldb_cq_depth_raddr,
output   [5:0]  rf_ldb_cq_depth_waddr,
output    rf_ldb_cq_depth_we,
output    rf_ldb_cq_depth_wclk,
output    rf_ldb_cq_depth_wclk_rst_n,
output   [12:0]  rf_ldb_cq_depth_wdata,
input    [12:0]  rf_ldb_cq_depth_rdata,
output    rf_ldb_cq_intr_thresh_re,
output    rf_ldb_cq_intr_thresh_rclk,
output    rf_ldb_cq_intr_thresh_rclk_rst_n,
output   [5:0]  rf_ldb_cq_intr_thresh_raddr,
output   [5:0]  rf_ldb_cq_intr_thresh_waddr,
output    rf_ldb_cq_intr_thresh_we,
output    rf_ldb_cq_intr_thresh_wclk,
output    rf_ldb_cq_intr_thresh_wclk_rst_n,
output   [12:0]  rf_ldb_cq_intr_thresh_wdata,
input    [12:0]  rf_ldb_cq_intr_thresh_rdata,
output    rf_ldb_cq_on_off_threshold_re,
output    rf_ldb_cq_on_off_threshold_rclk,
output    rf_ldb_cq_on_off_threshold_rclk_rst_n,
output   [5:0]  rf_ldb_cq_on_off_threshold_raddr,
output   [5:0]  rf_ldb_cq_on_off_threshold_waddr,
output    rf_ldb_cq_on_off_threshold_we,
output    rf_ldb_cq_on_off_threshold_wclk,
output    rf_ldb_cq_on_off_threshold_wclk_rst_n,
output   [31:0]  rf_ldb_cq_on_off_threshold_wdata,
input    [31:0]  rf_ldb_cq_on_off_threshold_rdata,
output    rf_ldb_cq_token_depth_select_re,
output    rf_ldb_cq_token_depth_select_rclk,
output    rf_ldb_cq_token_depth_select_rclk_rst_n,
output   [5:0]  rf_ldb_cq_token_depth_select_raddr,
output   [5:0]  rf_ldb_cq_token_depth_select_waddr,
output    rf_ldb_cq_token_depth_select_we,
output    rf_ldb_cq_token_depth_select_wclk,
output    rf_ldb_cq_token_depth_select_wclk_rst_n,
output   [5:0]  rf_ldb_cq_token_depth_select_wdata,
input    [5:0]  rf_ldb_cq_token_depth_select_rdata,
output    rf_ldb_cq_wptr_re,
output    rf_ldb_cq_wptr_rclk,
output    rf_ldb_cq_wptr_rclk_rst_n,
output   [5:0]  rf_ldb_cq_wptr_raddr,
output   [5:0]  rf_ldb_cq_wptr_waddr,
output    rf_ldb_cq_wptr_we,
output    rf_ldb_cq_wptr_wclk,
output    rf_ldb_cq_wptr_wclk_rst_n,
output   [12:0]  rf_ldb_cq_wptr_wdata,
input    [12:0]  rf_ldb_cq_wptr_rdata,
output    rf_ord_qid_sn_re,
output    rf_ord_qid_sn_rclk,
output    rf_ord_qid_sn_rclk_rst_n,
output   [4:0]  rf_ord_qid_sn_raddr,
output   [4:0]  rf_ord_qid_sn_waddr,
output    rf_ord_qid_sn_we,
output    rf_ord_qid_sn_wclk,
output    rf_ord_qid_sn_wclk_rst_n,
output   [11:0]  rf_ord_qid_sn_wdata,
input    [11:0]  rf_ord_qid_sn_rdata,
output    rf_ord_qid_sn_map_re,
output    rf_ord_qid_sn_map_rclk,
output    rf_ord_qid_sn_map_rclk_rst_n,
output   [4:0]  rf_ord_qid_sn_map_raddr,
output   [4:0]  rf_ord_qid_sn_map_waddr,
output    rf_ord_qid_sn_map_we,
output    rf_ord_qid_sn_map_wclk,
output    rf_ord_qid_sn_map_wclk_rst_n,
output   [11:0]  rf_ord_qid_sn_map_wdata,
input    [11:0]  rf_ord_qid_sn_map_rdata,
output    rf_outbound_hcw_fifo_mem_re,
output    rf_outbound_hcw_fifo_mem_rclk,
output    rf_outbound_hcw_fifo_mem_rclk_rst_n,
output   [3:0]  rf_outbound_hcw_fifo_mem_raddr,
output   [3:0]  rf_outbound_hcw_fifo_mem_waddr,
output    rf_outbound_hcw_fifo_mem_we,
output    rf_outbound_hcw_fifo_mem_wclk,
output    rf_outbound_hcw_fifo_mem_wclk_rst_n,
output   [159:0]  rf_outbound_hcw_fifo_mem_wdata,
input    [159:0]  rf_outbound_hcw_fifo_mem_rdata,
output    rf_qed_chp_sch_flid_ret_rx_sync_mem_re,
output    rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk,
output    rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n,
output   [1:0]  rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr,
output   [1:0]  rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr,
output    rf_qed_chp_sch_flid_ret_rx_sync_mem_we,
output    rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk,
output    rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n,
output   [25:0]  rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata,
input    [25:0]  rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata,
output    rf_qed_chp_sch_rx_sync_mem_re,
output    rf_qed_chp_sch_rx_sync_mem_rclk,
output    rf_qed_chp_sch_rx_sync_mem_rclk_rst_n,
output   [2:0]  rf_qed_chp_sch_rx_sync_mem_raddr,
output   [2:0]  rf_qed_chp_sch_rx_sync_mem_waddr,
output    rf_qed_chp_sch_rx_sync_mem_we,
output    rf_qed_chp_sch_rx_sync_mem_wclk,
output    rf_qed_chp_sch_rx_sync_mem_wclk_rst_n,
output   [176:0]  rf_qed_chp_sch_rx_sync_mem_wdata,
input    [176:0]  rf_qed_chp_sch_rx_sync_mem_rdata,
output    rf_qed_to_cq_fifo_mem_re,
output    rf_qed_to_cq_fifo_mem_rclk,
output    rf_qed_to_cq_fifo_mem_rclk_rst_n,
output   [2:0]  rf_qed_to_cq_fifo_mem_raddr,
output   [2:0]  rf_qed_to_cq_fifo_mem_waddr,
output    rf_qed_to_cq_fifo_mem_we,
output    rf_qed_to_cq_fifo_mem_wclk,
output    rf_qed_to_cq_fifo_mem_wclk_rst_n,
output   [196:0]  rf_qed_to_cq_fifo_mem_wdata,
input    [196:0]  rf_qed_to_cq_fifo_mem_rdata,
output    rf_threshold_r_pipe_dir_mem_re,
output    rf_threshold_r_pipe_dir_mem_rclk,
output    rf_threshold_r_pipe_dir_mem_rclk_rst_n,
output   [5:0]  rf_threshold_r_pipe_dir_mem_raddr,
output   [5:0]  rf_threshold_r_pipe_dir_mem_waddr,
output    rf_threshold_r_pipe_dir_mem_we,
output    rf_threshold_r_pipe_dir_mem_wclk,
output    rf_threshold_r_pipe_dir_mem_wclk_rst_n,
output   [13:0]  rf_threshold_r_pipe_dir_mem_wdata,
input    [13:0]  rf_threshold_r_pipe_dir_mem_rdata,
output    rf_threshold_r_pipe_ldb_mem_re,
output    rf_threshold_r_pipe_ldb_mem_rclk,
output    rf_threshold_r_pipe_ldb_mem_rclk_rst_n,
output   [5:0]  rf_threshold_r_pipe_ldb_mem_raddr,
output   [5:0]  rf_threshold_r_pipe_ldb_mem_waddr,
output    rf_threshold_r_pipe_ldb_mem_we,
output    rf_threshold_r_pipe_ldb_mem_wclk,
output    rf_threshold_r_pipe_ldb_mem_wclk_rst_n,
output   [13:0]  rf_threshold_r_pipe_ldb_mem_wdata,
input    [13:0]  rf_threshold_r_pipe_ldb_mem_rdata,
output    sr_freelist_0_re,
output    sr_freelist_0_clk,
output    sr_freelist_0_clk_rst_n,
output   [10:0]  sr_freelist_0_addr,
output    sr_freelist_0_we,
output   [15:0]  sr_freelist_0_wdata,
input    [15:0]  sr_freelist_0_rdata,
output    sr_freelist_1_re,
output    sr_freelist_1_clk,
output    sr_freelist_1_clk_rst_n,
output   [10:0]  sr_freelist_1_addr,
output    sr_freelist_1_we,
output   [15:0]  sr_freelist_1_wdata,
input    [15:0]  sr_freelist_1_rdata,
output    sr_freelist_2_re,
output    sr_freelist_2_clk,
output    sr_freelist_2_clk_rst_n,
output   [10:0]  sr_freelist_2_addr,
output    sr_freelist_2_we,
output   [15:0]  sr_freelist_2_wdata,
input    [15:0]  sr_freelist_2_rdata,
output    sr_freelist_3_re,
output    sr_freelist_3_clk,
output    sr_freelist_3_clk_rst_n,
output   [10:0]  sr_freelist_3_addr,
output    sr_freelist_3_we,
output   [15:0]  sr_freelist_3_wdata,
input    [15:0]  sr_freelist_3_rdata,
output    sr_freelist_4_re,
output    sr_freelist_4_clk,
output    sr_freelist_4_clk_rst_n,
output   [10:0]  sr_freelist_4_addr,
output    sr_freelist_4_we,
output   [15:0]  sr_freelist_4_wdata,
input    [15:0]  sr_freelist_4_rdata,
output    sr_freelist_5_re,
output    sr_freelist_5_clk,
output    sr_freelist_5_clk_rst_n,
output   [10:0]  sr_freelist_5_addr,
output    sr_freelist_5_we,
output   [15:0]  sr_freelist_5_wdata,
input    [15:0]  sr_freelist_5_rdata,
output    sr_freelist_6_re,
output    sr_freelist_6_clk,
output    sr_freelist_6_clk_rst_n,
output   [10:0]  sr_freelist_6_addr,
output    sr_freelist_6_we,
output   [15:0]  sr_freelist_6_wdata,
input    [15:0]  sr_freelist_6_rdata,
output    sr_freelist_7_re,
output    sr_freelist_7_clk,
output    sr_freelist_7_clk_rst_n,
output   [10:0]  sr_freelist_7_addr,
output    sr_freelist_7_we,
output   [15:0]  sr_freelist_7_wdata,
input    [15:0]  sr_freelist_7_rdata,
output    sr_hist_list_re,
output    sr_hist_list_clk,
output    sr_hist_list_clk_rst_n,
output   [10:0]  sr_hist_list_addr,
output    sr_hist_list_we,
output   [65:0]  sr_hist_list_wdata,
input    [65:0]  sr_hist_list_rdata,
output    sr_hist_list_a_re,
output    sr_hist_list_a_clk,
output    sr_hist_list_a_clk_rst_n,
output   [10:0]  sr_hist_list_a_addr,
output    sr_hist_list_a_we,
output   [65:0]  sr_hist_list_a_wdata,
input    [65:0]  sr_hist_list_a_rdata
);

endmodule // hqm_credit_hist_pipe
