

================================================================
== Vivado HLS Report for 'Stream2Mem'
================================================================
* Date:           Mon Mar  1 13:15:30 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  264|  264|  264|  264|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  257|  257|         3|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    109|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     150|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     150|    234|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_137_p2                     |     +    |      0|  0|  15|           9|           1|
    |sum2_fu_115_p2                    |     +    |      0|  0|  69|          62|          62|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_131_p2                     |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 109|          87|          80|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_WREADY   |   9|          2|    1|          2|
    |i_reg_96                            |   9|          2|    9|         18|
    |in_V_V_blk_n                        |   9|          2|    1|          2|
    |out_V_blk_n_AW                      |   9|          2|    1|          2|
    |out_V_blk_n_B                       |   9|          2|    1|          2|
    |out_V_blk_n_W                       |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 125|         27|   18|         43|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_WREADY   |   1|   0|    1|          0|
    |i_reg_96                            |   9|   0|    9|          0|
    |sum2_reg_143                        |  62|   0|   62|          0|
    |tmp_V_reg_163                       |  64|   0|   64|          0|
    |tmp_reg_154                         |   1|   0|    1|          0|
    |tmp_reg_154_pp0_iter1_reg           |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 150|   0|  150|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|in_V_V_dout           |  in |   64|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |     in_V_V    |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWADDR    | out |   64|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWLEN     | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WDATA     | out |   64|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WSTRB     | out |    8|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARADDR    | out |   64|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARLEN     | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RDATA     |  in |   64|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |     out_V     |    pointer   |
|out_V_offset          |  in |   61|   ap_none  |  out_V_offset |    scalar    |
|out_V_offset1         |  in |   32|   ap_none  | out_V_offset1 |    scalar    |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (tmp)
	4  / (!tmp)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_V_offset1)"   --->   Operation 11 'read' 'out_V_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V_offset)"   --->   Operation 12 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i32 %out_V_offset1_read to i62"   --->   Operation 13 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_V_offset_cast = zext i61 %out_V_offset_read to i62"   --->   Operation 14 'zext' 'out_V_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.44ns)   --->   "%sum2 = add i62 %out_V_offset_cast, %tmp_3_cast"   --->   Operation 15 'add' 'sum2' <Predicate = true> <Delay = 3.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 16, [8 x i8]* @p_str35, [6 x i8]* @p_str36, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sum2_cast = zext i62 %sum2 to i64"   --->   Operation 18 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i64* %out_V, i64 %sum2_cast" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 19 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (4.37ns)   --->   "%out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_V_addr, i32 256)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 20 'writereq' 'out_V_addr_wr_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:153]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.66ns)   --->   "%tmp = icmp eq i9 %i, -256" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:153]   --->   Operation 23 'icmp' 'tmp' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:153]   --->   Operation 25 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:153]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:155]   --->   Operation 27 'read' 'tmp_V' <Predicate = (!tmp)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str39)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:153]   --->   Operation 28 'specregionbegin' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:154]   --->   Operation 29 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_V_addr, i64 %tmp_V, i8 -1)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 30 'write' <Predicate = (!tmp)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str39, i32 %tmp_s)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:157]   --->   Operation 31 'specregionend' 'empty_345' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:153]   --->   Operation 32 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.37>
ST_6 : Operation 33 [5/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 33 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 4.37>
ST_7 : Operation 34 [4/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 34 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 4.37>
ST_8 : Operation 35 [3/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 35 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 4.37>
ST_9 : Operation 36 [2/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 36 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 4.37>
ST_10 : Operation 37 [1/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:156]   --->   Operation 37 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/dma.h:158]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_V_offset1_read (read             ) [ 00000000000]
out_V_offset_read  (read             ) [ 00000000000]
tmp_3_cast         (zext             ) [ 00000000000]
out_V_offset_cast  (zext             ) [ 00000000000]
sum2               (add              ) [ 00100000000]
StgValue_16        (specinterface    ) [ 00000000000]
StgValue_17        (specinterface    ) [ 00000000000]
sum2_cast          (zext             ) [ 00000000000]
out_V_addr         (getelementptr    ) [ 00011111111]
out_V_addr_wr_req  (writereq         ) [ 00000000000]
StgValue_21        (br               ) [ 00111100000]
i                  (phi              ) [ 00010000000]
tmp                (icmp             ) [ 00011100000]
empty              (speclooptripcount) [ 00000000000]
i_1                (add              ) [ 00111100000]
StgValue_26        (br               ) [ 00000000000]
tmp_V              (read             ) [ 00010100000]
tmp_s              (specregionbegin  ) [ 00000000000]
StgValue_29        (specpipeline     ) [ 00000000000]
StgValue_30        (write            ) [ 00000000000]
empty_345          (specregionend    ) [ 00000000000]
StgValue_32        (br               ) [ 00111100000]
out_V_addr_wr_resp (writeresp        ) [ 00000000000]
StgValue_38        (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_offset1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="out_V_offset1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_V_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="61" slack="0"/>
<pin id="70" dir="0" index="1" bw="61" slack="0"/>
<pin id="71" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_writeresp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_V_addr_wr_req/2 out_V_addr_wr_resp/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_V_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="0"/>
<pin id="84" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="StgValue_30_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="3"/>
<pin id="90" dir="0" index="2" bw="64" slack="1"/>
<pin id="91" dir="0" index="3" bw="1" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/5 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="1"/>
<pin id="98" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_3_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="out_V_offset_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="61" slack="0"/>
<pin id="113" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_V_offset_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sum2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="61" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sum2_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="62" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_V_addr_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="sum2_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="62" slack="1"/>
<pin id="145" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sum2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="out_V_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="2"/>
<pin id="150" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="tmp_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="54" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="135"><net_src comp="100" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="100" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="115" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="151"><net_src comp="124" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="157"><net_src comp="131" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="137" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="166"><net_src comp="81" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V | {2 5 6 7 8 9 10 }
 - Input state : 
	Port: Stream2Mem : in_V_V | {4 }
	Port: Stream2Mem : out_V | {}
	Port: Stream2Mem : out_V_offset | {1 }
	Port: Stream2Mem : out_V_offset1 | {1 }
  - Chain level:
	State 1
		sum2 : 1
	State 2
		out_V_addr : 1
		out_V_addr_wr_req : 2
	State 3
		tmp : 1
		i_1 : 1
		StgValue_26 : 2
	State 4
	State 5
		empty_345 : 1
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |          sum2_fu_115          |    0    |    68   |
|          |           i_1_fu_137          |    0    |    15   |
|----------|-------------------------------|---------|---------|
|   icmp   |           tmp_fu_131          |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          | out_V_offset1_read_read_fu_62 |    0    |    0    |
|   read   |  out_V_offset_read_read_fu_68 |    0    |    0    |
|          |        tmp_V_read_fu_81       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_74      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    StgValue_30_write_fu_87    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       tmp_3_cast_fu_107       |    0    |    0    |
|   zext   |    out_V_offset_cast_fu_111   |    0    |    0    |
|          |        sum2_cast_fu_121       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    96   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_158   |    9   |
|     i_reg_96     |    9   |
|out_V_addr_reg_148|   64   |
|   sum2_reg_143   |   62   |
|   tmp_V_reg_163  |   64   |
|    tmp_reg_154   |    1   |
+------------------+--------+
|       Total      |   209  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_74 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_74 |  p1  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   130  ||  3.538  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   209  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   209  |   105  |
+-----------+--------+--------+--------+
