# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
# File: Z:\workspace\mestrado\sistemasVLSI\exercises\lab1_exp_2\mux5x1.csv
# Generated on: Tue Jan 15 11:18:38 2013

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
a[2],Input,PIN_AC24,6,B6_N3,,,,
a[1],Input,PIN_AC26,6,B6_N3,,,,
a[0],Input,PIN_AC27,6,B6_N2,,,,
b[2],Input,PIN_AD24,6,B6_N3,,,,
b[1],Input,PIN_AD25,6,B6_N3,,,,
b[0],Input,PIN_AC23,6,B6_N3,,,,
c[2],Input,PIN_V10,1,B1_N1,,,,
c[1],Input,PIN_W5,1,B1_N1,,,,
c[0],Input,PIN_AE27,6,B6_N2,,,,
d[2],Input,PIN_L5,2,B2_N1,,,,
d[1],Input,PIN_T9,1,B1_N0,,,,
d[0],Input,PIN_U9,1,B1_N0,,,,
e[2],Input,PIN_L8,2,B2_N1,,,,
e[1],Input,PIN_L7,2,B2_N1,,,,
e[0],Input,PIN_L4,2,B2_N2,,,,
sai[2],Output,PIN_W23,6,B6_N1,,,,
sai[1],Output,PIN_W25,6,B6_N1,,,,
sai[0],Output,PIN_W27,6,B6_N1,,,,
sel[2],Input,PIN_AB25,6,B6_N2,,,,
sel[1],Input,PIN_AB26,6,B6_N2,,,,
sel[0],Input,PIN_AA23,6,B6_N2,,,,
