-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity poly_Sq_tobytes_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    r_ce0 : OUT STD_LOGIC;
    r_we0 : OUT STD_LOGIC;
    r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    r_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    r_ce1 : OUT STD_LOGIC;
    r_we1 : OUT STD_LOGIC;
    r_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    a_coeffs_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    a_coeffs_ce0 : OUT STD_LOGIC;
    a_coeffs_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of poly_Sq_tobytes_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_386 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001110000110";
    constant ap_const_lv64_385 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001110000101";
    constant ap_const_lv64_384 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001110000100";
    constant ap_const_lv64_383 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001110000011";
    constant ap_const_lv64_382 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001110000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_381 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001110000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_B : STD_LOGIC_VECTOR (9 downto 0) := "0000001011";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv10_CC : STD_LOGIC_VECTOR (9 downto 0) := "0011001100";
    constant ap_const_lv10_CD : STD_LOGIC_VECTOR (9 downto 0) := "0011001101";
    constant ap_const_lv10_CE : STD_LOGIC_VECTOR (9 downto 0) := "0011001110";
    constant ap_const_lv10_CF : STD_LOGIC_VECTOR (9 downto 0) := "0011001111";
    constant ap_const_lv10_D0 : STD_LOGIC_VECTOR (9 downto 0) := "0011010000";
    constant ap_const_lv10_D1 : STD_LOGIC_VECTOR (9 downto 0) := "0011010001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_D2 : STD_LOGIC_VECTOR (9 downto 0) := "0011010010";
    constant ap_const_lv10_D3 : STD_LOGIC_VECTOR (9 downto 0) := "0011010011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_D4 : STD_LOGIC_VECTOR (9 downto 0) := "0011010100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_D5 : STD_LOGIC_VECTOR (9 downto 0) := "0011010101";
    constant ap_const_lv10_D6 : STD_LOGIC_VECTOR (9 downto 0) := "0011010110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal next_mul_fu_526_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal next_mul_reg_1131 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_56_fu_538_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_56_reg_1139 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_544_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_1144 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond3_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_3_fu_562_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_3_reg_1152 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond2_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1162 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_496_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_32_reg_1167 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_30_reg_1172 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_40_reg_1177 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_72_reg_1182 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_57_fu_939_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_reg_1190 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal exitcond1_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_4_fu_978_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal exitcond_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1003_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_92_reg_1208 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_506_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_reg_1213 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_fu_1028_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_reg_1218 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_94_fu_1056_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_94_reg_1223 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal t_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_ce0 : STD_LOGIC;
    signal t_we0 : STD_LOGIC;
    signal t_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_ce1 : STD_LOGIC;
    signal t_we1 : STD_LOGIC;
    signal t_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_427 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal phi_mul_reg_438 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_reg_450 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal j_1_reg_462 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal j_2_reg_474 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_75_fu_573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_76_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_cast_fu_594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum2_cast_fu_634_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum8_cast_fu_673_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum10_cast_fu_684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum12_cast_fu_721_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum14_cast_fu_751_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum15_cast_fu_790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum16_cast_fu_812_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum17_cast_fu_867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum18_cast_fu_907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum19_cast_fu_928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_58_fu_962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_86_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal tmp_59_fu_583_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_621_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_661_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_706_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_738_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_778_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_852_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_894_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_996_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_1020_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_fu_1049_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_1077_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_95_fu_1084_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_cast6_fu_552_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_74_fu_568_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_fu_588_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_60_fu_609_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_19_fu_613_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_599_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_fu_628_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_62_fu_649_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_653_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum8_fu_667_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum10_fu_678_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_73_fu_689_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_34_fu_693_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_36_fu_701_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum12_fu_715_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_85_fu_726_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_28_fu_730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_516_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum14_fu_745_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_87_fu_766_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum15_fu_784_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum16_fu_806_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_88_fu_827_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_42_fu_831_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_89_fu_844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_839_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum17_fu_861_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_90_fu_872_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_70_fu_876_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_884_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum18_fu_901_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum19_fu_922_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_945_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_cast9_fu_953_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_91_fu_984_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_fu_988_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_1007_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_50_fu_1014_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_fu_1039_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_1032_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_1067_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_1060_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);

    component poly_Sq_tobytes_1_t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    t_U : component poly_Sq_tobytes_1_t
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_address0,
        ce0 => t_ce0,
        we0 => t_we0,
        d0 => t_d0,
        q0 => t_q0,
        address1 => t_address1,
        ce1 => t_ce1,
        we1 => t_we1,
        d1 => a_coeffs_q0,
        q1 => t_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i_reg_427 <= tmp_56_reg_1139;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_427 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    j_1_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_532_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_1_reg_462 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                j_1_reg_462 <= tmp_57_reg_1190;
            end if; 
        end if;
    end process;

    j_2_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (exitcond1_fu_933_p2 = ap_const_lv1_1))) then 
                j_2_reg_474 <= ap_const_lv4_4;
            elsif (((exitcond_fu_967_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                j_2_reg_474 <= j_4_fu_978_p2;
            end if; 
        end if;
    end process;

    j_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_532_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_450 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_reg_450 <= j_3_reg_1152;
            end if; 
        end if;
    end process;

    phi_mul_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                phi_mul_reg_438 <= next_mul_reg_1131;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_438 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_3_reg_1152 <= j_3_fu_562_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                next_mul_reg_1131 <= next_mul_fu_526_p2;
                tmp_56_reg_1139 <= tmp_56_fu_538_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                tmp_21_reg_1162 <= t_q1(12 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_30_reg_1172 <= t_q1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_32_reg_1167 <= t_q1(15 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_40_reg_1177 <= t_q0(15 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                tmp_51_reg_1213 <= t_q0(6 downto 5);
                tmp_92_reg_1208 <= tmp_92_fu_1003_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                tmp_57_reg_1190 <= tmp_57_fu_939_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                tmp_72_reg_1182 <= t_q0(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                tmp_93_reg_1218 <= tmp_93_fu_1028_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                tmp_94_reg_1223 <= tmp_94_fu_1056_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_532_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    tmp_reg_1144(8 downto 3) <= tmp_fu_544_p3(8 downto 3);
            end if;
        end if;
    end process;
    tmp_reg_1144(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_532_p2, ap_CS_fsm_state3, exitcond2_fu_556_p2, ap_CS_fsm_state11, exitcond1_fu_933_p2, ap_CS_fsm_state13, exitcond_fu_967_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond3_fu_532_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond2_fu_556_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (exitcond1_fu_933_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state13 => 
                if (((exitcond_fu_967_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;

    a_coeffs_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state11, tmp_75_fu_573_p1, tmp_s_fu_957_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            a_coeffs_address0 <= tmp_s_fu_957_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            a_coeffs_address0 <= tmp_75_fu_573_p1(9 - 1 downto 0);
        else 
            a_coeffs_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    a_coeffs_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            a_coeffs_ce0 <= ap_const_logic_1;
        else 
            a_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_933_p2 <= "1" when (j_1_reg_462 = ap_const_lv3_4) else "0";
    exitcond2_fu_556_p2 <= "1" when (j_reg_450 = ap_const_lv4_8) else "0";
    exitcond3_fu_532_p2 <= "1" when (i_reg_427 = ap_const_lv6_3F) else "0";
    exitcond_fu_967_p2 <= "1" when (j_2_reg_474 = ap_const_lv4_8) else "0";
    grp_fu_496_p4 <= t_q1(15 downto 10);
    grp_fu_506_p4 <= t_q0(6 downto 5);
    grp_fu_516_p4 <= t_q0(14 downto 7);
    j_3_fu_562_p2 <= std_logic_vector(unsigned(j_reg_450) + unsigned(ap_const_lv4_1));
    j_4_fu_978_p2 <= std_logic_vector(unsigned(j_2_reg_474) + unsigned(ap_const_lv4_1));
    j_cast6_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_450),9));
    next_mul_fu_526_p2 <= std_logic_vector(unsigned(phi_mul_reg_438) + unsigned(ap_const_lv10_B));

    r_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state10, sum_cast_fu_594_p1, sum8_cast_fu_673_p1, sum12_cast_fu_721_p1, sum15_cast_fu_790_p1, sum17_cast_fu_867_p1, sum19_cast_fu_928_p1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            r_address0 <= ap_const_lv64_381(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            r_address0 <= ap_const_lv64_383(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            r_address0 <= ap_const_lv64_385(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r_address0 <= sum19_cast_fu_928_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            r_address0 <= sum17_cast_fu_867_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            r_address0 <= sum15_cast_fu_790_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            r_address0 <= sum12_cast_fu_721_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            r_address0 <= sum8_cast_fu_673_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_address0 <= sum_cast_fu_594_p1(10 - 1 downto 0);
        else 
            r_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    r_address1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, sum2_cast_fu_634_p1, sum10_cast_fu_684_p1, sum14_cast_fu_751_p1, sum16_cast_fu_812_p1, sum18_cast_fu_907_p1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            r_address1 <= ap_const_lv64_382(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            r_address1 <= ap_const_lv64_384(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            r_address1 <= ap_const_lv64_386(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            r_address1 <= sum18_cast_fu_907_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            r_address1 <= sum16_cast_fu_812_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            r_address1 <= sum14_cast_fu_751_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            r_address1 <= sum10_cast_fu_684_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_address1 <= sum2_cast_fu_634_p1(10 - 1 downto 0);
        else 
            r_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    r_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            r_ce0 <= ap_const_logic_1;
        else 
            r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    r_ce1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            r_ce1 <= ap_const_logic_1;
        else 
            r_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    r_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, tmp_72_reg_1182, ap_CS_fsm_state9, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state17, tmp_59_fu_583_p1, tmp_63_fu_661_p2, tmp_65_fu_706_p3, tmp_67_fu_778_p2, tmp_69_fu_852_p3, tmp_79_fu_1020_p3, tmp_82_fu_1049_p2, tmp_95_fu_1084_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            r_d0 <= tmp_95_fu_1084_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            r_d0 <= tmp_82_fu_1049_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            r_d0 <= tmp_79_fu_1020_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r_d0 <= tmp_72_reg_1182;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            r_d0 <= tmp_69_fu_852_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            r_d0 <= tmp_67_fu_778_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            r_d0 <= tmp_65_fu_706_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            r_d0 <= tmp_63_fu_661_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_d0 <= tmp_59_fu_583_p1;
        else 
            r_d0 <= "XXXXXXXX";
        end if; 
    end process;


    r_d1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, t_q0, t_q1, ap_CS_fsm_state17, tmp_61_fu_621_p2, tmp_66_fu_738_p2, tmp_71_fu_894_p2, tmp_78_fu_996_p2, tmp_84_fu_1077_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            r_d1 <= tmp_84_fu_1077_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            r_d1 <= tmp_78_fu_996_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            r_d1 <= tmp_71_fu_894_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            r_d1 <= t_q0(8 downto 1);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            r_d1 <= tmp_66_fu_738_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            r_d1 <= t_q1(9 downto 2);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_d1 <= tmp_61_fu_621_p2;
        else 
            r_d1 <= "XXXXXXXX";
        end if; 
    end process;


    r_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            r_we0 <= ap_const_logic_1;
        else 
            r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    r_we1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            r_we1 <= ap_const_logic_1;
        else 
            r_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sum10_cast_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum10_fu_678_p2),64));
    sum10_fu_678_p2 <= std_logic_vector(unsigned(ap_const_lv10_CF) + unsigned(phi_mul_reg_438));
    sum12_cast_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum12_fu_715_p2),64));
    sum12_fu_715_p2 <= std_logic_vector(unsigned(ap_const_lv10_D0) + unsigned(phi_mul_reg_438));
    sum14_cast_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum14_fu_745_p2),64));
    sum14_fu_745_p2 <= std_logic_vector(unsigned(ap_const_lv10_D1) + unsigned(phi_mul_reg_438));
    sum15_cast_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum15_fu_784_p2),64));
    sum15_fu_784_p2 <= std_logic_vector(unsigned(ap_const_lv10_D2) + unsigned(phi_mul_reg_438));
    sum16_cast_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum16_fu_806_p2),64));
    sum16_fu_806_p2 <= std_logic_vector(unsigned(ap_const_lv10_D3) + unsigned(phi_mul_reg_438));
    sum17_cast_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum17_fu_861_p2),64));
    sum17_fu_861_p2 <= std_logic_vector(unsigned(ap_const_lv10_D4) + unsigned(phi_mul_reg_438));
    sum18_cast_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum18_fu_901_p2),64));
    sum18_fu_901_p2 <= std_logic_vector(unsigned(ap_const_lv10_D5) + unsigned(phi_mul_reg_438));
    sum19_cast_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum19_fu_922_p2),64));
    sum19_fu_922_p2 <= std_logic_vector(unsigned(ap_const_lv10_D6) + unsigned(phi_mul_reg_438));
    sum2_cast_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum2_fu_628_p2),64));
    sum2_fu_628_p2 <= std_logic_vector(unsigned(ap_const_lv10_CD) + unsigned(phi_mul_reg_438));
    sum8_cast_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum8_fu_667_p2),64));
    sum8_fu_667_p2 <= std_logic_vector(unsigned(ap_const_lv10_CE) + unsigned(phi_mul_reg_438));
    sum_cast_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_fu_588_p2),64));
    sum_fu_588_p2 <= std_logic_vector(unsigned(ap_const_lv10_CC) + unsigned(phi_mul_reg_438));

    t_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, exitcond_fu_967_p2, ap_CS_fsm_state15, ap_CS_fsm_state4, tmp_76_fu_578_p1, tmp_86_fu_973_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            t_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((exitcond_fu_967_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            t_address0 <= tmp_86_fu_973_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (exitcond_fu_967_p2 = ap_const_lv1_1)))) then 
            t_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            t_address0 <= tmp_76_fu_578_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            t_address0 <= "XXX";
        end if; 
    end process;


    t_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state12, tmp_58_fu_962_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            t_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t_address1 <= tmp_58_fu_962_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            t_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            t_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_address1 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            t_address1 <= "XXX";
        end if; 
    end process;


    t_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, exitcond_fu_967_p2, ap_CS_fsm_state15, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (exitcond_fu_967_p2 = ap_const_lv1_1)) or ((exitcond_fu_967_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            t_ce0 <= ap_const_logic_1;
        else 
            t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            t_ce1 <= ap_const_logic_1;
        else 
            t_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_d0_assign_proc : process(a_coeffs_q0, ap_CS_fsm_state13, exitcond_fu_967_p2, ap_CS_fsm_state4)
    begin
        if (((exitcond_fu_967_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            t_d0 <= ap_const_lv16_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            t_d0 <= a_coeffs_q0;
        else 
            t_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t_we0_assign_proc : process(ap_CS_fsm_state13, exitcond_fu_967_p2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((exitcond_fu_967_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            t_we0 <= ap_const_logic_1;
        else 
            t_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t_we1_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t_we1 <= ap_const_logic_1;
        else 
            t_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_945_p3 <= (ap_const_lv1_1 & j_1_reg_462);
    tmp_15_fu_1039_p4 <= t_q0(12 downto 5);
    tmp_16_fu_1067_p4 <= t_q1(15 downto 8);
    tmp_18_fu_599_p4 <= t_q0(15 downto 8);
    tmp_19_fu_613_p3 <= (tmp_60_fu_609_p1 & ap_const_lv3_0);
    tmp_22_fu_653_p3 <= (tmp_62_fu_649_p1 & ap_const_lv6_0);
    tmp_28_fu_730_p3 <= (tmp_85_fu_726_p1 & ap_const_lv4_0);
    tmp_31_fu_770_p3 <= (tmp_87_fu_766_p1 & ap_const_lv7_0);
    tmp_34_fu_693_p3 <= (tmp_73_fu_689_p1 & ap_const_lv1_0);
    tmp_35_fu_884_p4 <= t_q1(13 downto 6);
    tmp_36_fu_701_p2 <= (tmp_34_fu_693_p3 or tmp_32_reg_1167);
    tmp_42_fu_831_p3 <= (tmp_88_fu_827_p1 & ap_const_lv2_0);
    tmp_43_fu_839_p2 <= (tmp_42_fu_831_p3 or tmp_40_reg_1177);
    tmp_49_fu_1007_p3 <= (tmp_92_reg_1208 & ap_const_lv1_0);
    tmp_50_fu_1014_p2 <= (tmp_49_fu_1007_p3 or grp_fu_496_p4);
    tmp_56_fu_538_p2 <= std_logic_vector(unsigned(i_reg_427) + unsigned(ap_const_lv6_1));
    tmp_57_fu_939_p2 <= std_logic_vector(unsigned(j_1_reg_462) + unsigned(ap_const_lv3_1));
    tmp_58_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_462),64));
    tmp_59_fu_583_p1 <= t_q0(8 - 1 downto 0);
    tmp_60_fu_609_p1 <= t_q1(5 - 1 downto 0);
    tmp_61_fu_621_p2 <= (tmp_19_fu_613_p3 or tmp_18_fu_599_p4);
    tmp_62_fu_649_p1 <= t_q1(2 - 1 downto 0);
    tmp_63_fu_661_p2 <= (tmp_22_fu_653_p3 or tmp_21_reg_1162);
    tmp_65_fu_706_p3 <= (grp_fu_506_p4 & tmp_36_fu_701_p2);
    tmp_66_fu_738_p2 <= (tmp_28_fu_730_p3 or grp_fu_516_p4);
    tmp_67_fu_778_p2 <= (tmp_31_fu_770_p3 or tmp_30_reg_1172);
    tmp_69_fu_852_p3 <= (tmp_89_fu_844_p3 & tmp_43_fu_839_p2);
    tmp_70_fu_876_p3 <= (tmp_90_fu_872_p1 & ap_const_lv5_0);
    tmp_71_fu_894_p2 <= (tmp_70_fu_876_p3 or tmp_35_fu_884_p4);
    tmp_73_fu_689_p1 <= t_q0(5 - 1 downto 0);
    tmp_74_fu_568_p2 <= std_logic_vector(unsigned(tmp_reg_1144) + unsigned(j_cast6_fu_552_p1));
    tmp_75_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_568_p2),64));
    tmp_76_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_450),64));
    tmp_77_fu_988_p3 <= (tmp_91_fu_984_p1 & ap_const_lv4_0);
    tmp_78_fu_996_p2 <= (tmp_77_fu_988_p3 or grp_fu_516_p4);
    tmp_79_fu_1020_p3 <= (tmp_51_reg_1213 & tmp_50_fu_1014_p2);
    tmp_81_fu_1032_p3 <= (tmp_93_reg_1218 & ap_const_lv6_0);
    tmp_82_fu_1049_p2 <= (tmp_81_fu_1032_p3 or tmp_15_fu_1039_p4);
    tmp_83_fu_1060_p3 <= (tmp_94_reg_1223 & ap_const_lv3_0);
    tmp_84_fu_1077_p2 <= (tmp_83_fu_1060_p3 or tmp_16_fu_1067_p4);
    tmp_85_fu_726_p1 <= t_q1(4 - 1 downto 0);
    tmp_86_fu_973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_reg_474),64));
    tmp_87_fu_766_p1 <= t_q0(1 - 1 downto 0);
    tmp_88_fu_827_p1 <= t_q1(5 - 1 downto 0);
    tmp_89_fu_844_p3 <= t_q1(5 downto 5);
    tmp_90_fu_872_p1 <= t_q0(3 - 1 downto 0);
    tmp_91_fu_984_p1 <= t_q1(4 - 1 downto 0);
    tmp_92_fu_1003_p1 <= t_q0(5 - 1 downto 0);
    tmp_93_fu_1028_p1 <= t_q1(2 - 1 downto 0);
    tmp_94_fu_1056_p1 <= t_q0(5 - 1 downto 0);
    tmp_95_fu_1084_p1 <= t_q1(8 - 1 downto 0);
        tmp_cast9_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_945_p3),9));

    tmp_fu_544_p3 <= (i_reg_427 & ap_const_lv3_0);
    tmp_s_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_cast9_fu_953_p1),64));
end behav;
