{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628760169646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628760169646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 14:52:49 2021 " "Processing started: Thu Aug 12 14:52:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628760169646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1628760169646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder_3x8 -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder_3x8 -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1628760169646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1628760169822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1628760169822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhd 21 10 " "Found 21 design units, including 10 entities, in source file Gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Equations " "Found design unit 5: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-Equations " "Found design unit 6: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NOR_2-Equations " "Found design unit 7: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XOR_2-Equations " "Found design unit 8: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XNOR_2-Equations " "Found design unit 9: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 HALF_ADDER-Equations " "Found design unit 10: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 Decoder-Struct " "Found design unit 11: Decoder-Struct" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "6 NOR_2 " "Found entity 6: NOR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "7 XOR_2 " "Found entity 7: XOR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "8 XNOR_2 " "Found entity 8: XNOR_2" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "9 HALF_ADDER " "Found entity 9: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""} { "Info" "ISGN_ENTITY_NAME" "10 Decoder " "Found entity 10: Decoder" {  } { { "Gates.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1628760177803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3x8-Struct " "Found design unit 1: Decoder_3x8-Struct" {  } { { "Decoder_3x8.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177805 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "Decoder_3x8.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1628760177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177805 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628760177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1628760177805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1628760177853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3x8 Decoder_3x8:decoder_instance " "Elaborating entity \"Decoder_3x8\" for hierarchy \"Decoder_3x8:decoder_instance\"" {  } { { "DUT.vhd" "decoder_instance" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/DUT.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1628760177855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER Decoder_3x8:decoder_instance\|INVERTER:not1 " "Elaborating entity \"INVERTER\" for hierarchy \"Decoder_3x8:decoder_instance\|INVERTER:not1\"" {  } { { "Decoder_3x8.vhd" "not1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1628760177856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Decoder_3x8:decoder_instance\|AND_2:and1 " "Elaborating entity \"AND_2\" for hierarchy \"Decoder_3x8:decoder_instance\|AND_2:and1\"" {  } { { "Decoder_3x8.vhd" "and1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1628760177858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder_3x8:decoder_instance\|Decoder:d1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder_3x8:decoder_instance\|Decoder:d1\"" {  } { { "Decoder_3x8.vhd" "d1" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1628760177859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 Decoder_3x8:decoder_instance\|Decoder:d1\|AND_3:and3 " "Elaborating entity \"AND_3\" for hierarchy \"Decoder_3x8:decoder_instance\|Decoder:d1\|AND_3:and3\"" {  } { { "Gates.vhd" "and3" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1628760177860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder_3x8:decoder_instance\|Decoder:d2 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder_3x8:decoder_instance\|Decoder:d2\"" {  } { { "Decoder_3x8.vhd" "d2" { Text "/home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1628760177862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628760177967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 14:52:57 2021 " "Processing ended: Thu Aug 12 14:52:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628760177967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628760177967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628760177967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1628760177967 ""}
