$date
	Fri Sep 23 12:13:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module practice_1_tb $end
$var wire 1 ! F $end
$var reg 1 " X $end
$var reg 1 # Y $end
$scope module inst $end
$var wire 1 " X $end
$var wire 1 # Y $end
$var reg 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#2
0!
#10
1#
#20
0#
1"
#30
1#
#32
1!
#40
