INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:24:56 -0400 2021
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xc7z020clg400-1 -tool vivado 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 -tool vivado 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_part_info done; 0.174 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     add_library done; 0.237 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
ERROR: [HLS 200-644] The 'set_part -tool' hidden command is not supported.
Command   set_part done; error code: 1; 0.42 sec.
Command ap_source done; error code: 1; 0.474 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:27:35 -0400 2021
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 0.17 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg400:-1 
Execute           import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         add_library done; 0.127 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.303 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 0.418 sec.
Execute     set_part xc7z020clg400-1 -tool vivado 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 -tool vivado 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
ERROR: [HLS 200-644] The 'set_part -tool' hidden command is not supported.
Command     set_part done; error code: 1; 0.105 sec.
Command   ap_source done; error code: 1; 0.546 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:29:17 -0400 2021
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 0.164 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg400:-1 
Execute           import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         add_library done; 0.126 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.295 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 0.406 sec.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command   ap_source done; 0.522 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:29:54 -0400 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 0.166 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg400:-1 
Execute           import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         add_library done; 0.127 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.299 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 0.412 sec.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Command   ap_source done; 0.53 sec.
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:31:47 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.169 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.127 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.303 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.42 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 862.942 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.347 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.141 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.117 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.246 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 84.617 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.237 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.239 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.798 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.801 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.274 sec.
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:8:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:8:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'input'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'output'
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.676 seconds; current allocated memory: 85.636 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 85.636 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 86.811 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 86.066 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (axi4_sqrt.cpp:16) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 106.453 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:17:10)
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-2' in function 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 98.794 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.368 sec.
Command     elaborate done; 5.19 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 99.228 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 99.587 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'len' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 101.033 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1 axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_sqrt_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.219 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/misc/axi4_sqrt_ap_fsqrt_14_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.418 seconds; current allocated memory: 111.178 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.028 sec.
Command   csynth_design done; 7.227 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.235 seconds; current allocated memory: 111.788 MB.
Command ap_source done; 7.783 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:34:23 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.167 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.298 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.415 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 862.942 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.249 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.243 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 864.205 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.158 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.159 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.809 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.811 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.272 sec.
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'input'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'output'
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.48 seconds; current allocated memory: 85.636 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 85.637 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 86.827 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 86.066 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (axi4_sqrt.cpp:15) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 106.469 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:16:10)
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-2' in function 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 98.810 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.296 sec.
Command     elaborate done; 4.631 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 99.212 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 99.572 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'len' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 101.033 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1 axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_sqrt_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.179 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/misc/axi4_sqrt_ap_fsqrt_14_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 111.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.919 sec.
Command   csynth_design done; 6.555 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.564 seconds; current allocated memory: 111.804 MB.
Command ap_source done; 7.105 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:36:14 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.172 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.306 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.419 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 862.942 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.244 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 864.205 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.135 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.137 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.787 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.788 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.252 sec.
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:7:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:7:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'input'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'output'
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.412 seconds; current allocated memory: 85.636 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 85.637 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 86.811 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 86.066 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 106.453 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:20:10)
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-2' in function 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 98.794 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.297 sec.
Command     elaborate done; 4.556 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 99.212 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 99.587 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'len' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 101.033 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1 axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_sqrt_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.179 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/misc/axi4_sqrt_ap_fsqrt_14_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 111.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.915 sec.
Command   csynth_design done; 6.478 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.487 seconds; current allocated memory: 111.804 MB.
Command ap_source done; 7.023 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 15:36:50 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.428 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=1
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi4_sqrt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi4_sqrt/solution1/impl/export.zip
Command   export_design done; 8.32 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.329 seconds; current allocated memory: 93.337 MB.
Command ap_source done; 8.888 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:33:49 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.263 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.177 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.446 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.768 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     add_library done; 0.135 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.143 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 863.368 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.405 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.568 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.653 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.602 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.741 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
ERROR: [HLS 214-124] use of undeclared identifier 'j': axi4_sqrt.cpp:17
Command       clang_tidy done; error code: 2; 0.774 sec.
Command     elaborate done; error code: 2; 3.068 sec.
Command   csynth_design done; error code: 2; 3.075 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.083 seconds; current allocated memory: 85.169 MB.
Command ap_source done; error code: 1; 4.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:34:49 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.126 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.304 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.51 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.379 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.594 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.425 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.703 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.733 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.412 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.569 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.446 seconds; current allocated memory: 85.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.227 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.229 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.796 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.797 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.251 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_10_1'(axi4_sqrt.cpp:10:20) has been inferred on port 'in' (axi4_sqrt.cpp:10:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_15_2'(axi4_sqrt.cpp:15:26) has been inferred on port 'out' (axi4_sqrt.cpp:15:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.564 seconds; current allocated memory: 86.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.396 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 87.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 86.809 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 107.093 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_15_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:12:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 99.208 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.259 sec.
Command     elaborate done; 7.292 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 99.529 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 99.757 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 100.806 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_in_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_in_r_m_axi
INFO-FLOW: Found component axi4_sqrt_out_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_out_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_in_r_m_axi axi4_sqrt_out_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_in_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_out_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=4
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 109.450 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.4 sec.
Command   csynth_design done; 8.697 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.705 seconds; current allocated memory: 109.953 MB.
Command ap_source done; 9.341 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:35:37 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.192 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.139 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.335 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.454 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=1
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=4 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi4_sqrt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi4_sqrt/solution1/impl/export.zip
Command   export_design done; 4.444 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.451 seconds; current allocated memory: 92.382 MB.
Command ap_source done; 5.038 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:46:32 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.311 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.519 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute     set_directive_interface -mode s_axilite axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.370 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.298 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.382 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.586 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.433 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.72 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.751 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.365 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.569 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.428 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.163 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.165 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.825 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.828 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.251 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_10_1'(axi4_sqrt.cpp:10:20) has been inferred on port 'in' (axi4_sqrt.cpp:10:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_15_2'(axi4_sqrt.cpp:15:26) has been inferred on port 'out' (axi4_sqrt.cpp:15:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.467 seconds; current allocated memory: 86.427 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.428 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 87.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 86.829 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 107.131 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_15_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:12:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 99.258 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.211 sec.
Command     elaborate done; 7.128 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 99.581 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 99.829 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 100.950 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_in_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_in_r_m_axi
INFO-FLOW: Found component axi4_sqrt_out_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_out_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_control_s_axi axi4_sqrt_in_r_m_axi axi4_sqrt_out_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_in_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_out_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 110.049 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.468 sec.
Command   csynth_design done; 8.603 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.611 seconds; current allocated memory: 110.656 MB.
Command ap_source done; 9.268 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:48:22 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.183 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.317 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.528 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.297 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.377 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.581 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.425 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.704 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.735 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.357 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.568 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.378 seconds; current allocated memory: 85.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.138 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.14 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.788 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.791 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.267 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_12_1'(axi4_sqrt.cpp:12:20) has been inferred on port 'output' (axi4_sqrt.cpp:12:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_17_2'(axi4_sqrt.cpp:17:26) has been inferred on port 'input' (axi4_sqrt.cpp:17:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.42 seconds; current allocated memory: 86.396 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 86.396 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 87.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 86.815 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 107.103 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_17_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 99.240 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.22 sec.
Command     elaborate done; 7.041 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 99.565 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 99.834 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 100.930 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_sqrt_s_axi axi4_sqrt_output_r_m_axi axi4_sqrt_input_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 110.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.441 sec.
Command   csynth_design done; 8.488 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.496 seconds; current allocated memory: 110.824 MB.
Command ap_source done; 9.152 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:50:19 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.177 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.512 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.297 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.393 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.586 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.704 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.731 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.357 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.566 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.406 seconds; current allocated memory: 85.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.159 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.16 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.795 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.798 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.269 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_12_1'(axi4_sqrt.cpp:12:20) has been inferred on port 'output' (axi4_sqrt.cpp:12:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_17_2'(axi4_sqrt.cpp:17:26) has been inferred on port 'input' (axi4_sqrt.cpp:17:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.446 seconds; current allocated memory: 86.396 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 86.397 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 87.553 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 86.833 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 107.141 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_17_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 99.369 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.273 sec.
Command     elaborate done; 7.149 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 99.721 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 100.047 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 101.243 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_control_s_axi axi4_sqrt_sqrt_s_axi axi4_sqrt_output_r_m_axi axi4_sqrt_input_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.112 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 110.950 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.576 sec.
Command   csynth_design done; 8.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.738 seconds; current allocated memory: 111.638 MB.
Command ap_source done; 9.377 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:51:16 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.172 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.126 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.304 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.502 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.294 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.375 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.582 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.427 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.709 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.736 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.364 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.57 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.385 seconds; current allocated memory: 85.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.146 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.148 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.799 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.802 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.247 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_12_1'(axi4_sqrt.cpp:12:20) has been inferred on port 'output' (axi4_sqrt.cpp:12:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_17_2'(axi4_sqrt.cpp:17:26) has been inferred on port 'input' (axi4_sqrt.cpp:17:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.413 seconds; current allocated memory: 86.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.396 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 87.553 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 86.833 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 107.140 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_17_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 99.369 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.267 sec.
Command     elaborate done; 7.088 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 99.720 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 100.047 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 101.243 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_control_s_axi axi4_sqrt_sqrt_s_axi axi4_sqrt_output_r_m_axi axi4_sqrt_input_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.112 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 110.950 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.577 sec.
Command   csynth_design done; 8.671 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.679 seconds; current allocated memory: 111.638 MB.
Command ap_source done; 9.305 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:52:49 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.306 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.505 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.376 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.584 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.428 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.7 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.727 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.362 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.567 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.377 seconds; current allocated memory: 85.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.124 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.126 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.803 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.806 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.249 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_12_1'(axi4_sqrt.cpp:12:20) has been inferred on port 'output' (axi4_sqrt.cpp:12:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_17_2'(axi4_sqrt.cpp:17:26) has been inferred on port 'input' (axi4_sqrt.cpp:17:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.401 seconds; current allocated memory: 86.396 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 86.396 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 87.542 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 86.814 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 107.100 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_17_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 99.228 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.209 sec.
Command     elaborate done; 7.008 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 99.551 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 99.815 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'size' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 100.907 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_sqrt_s_axi axi4_sqrt_output_r_m_axi axi4_sqrt_input_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 110.200 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.373 sec.
Command   csynth_design done; 8.387 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.395 seconds; current allocated memory: 110.852 MB.
Command ap_source done; 9.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 19:53:30 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.306 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.416 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=1
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=2 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi4_sqrt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi4_sqrt/solution1/impl/export.zip
Command   export_design done; 4.459 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.465 seconds; current allocated memory: 92.832 MB.
Command ap_source done; 5.013 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:04:57 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.179 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.312 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.514 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.295 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.377 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.582 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.427 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.699 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.726 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.359 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.565 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.365 seconds; current allocated memory: 85.160 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.132 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.134 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.776 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.779 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.26 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_12_1'(axi4_sqrt.cpp:12:20) has been inferred on port 'output' (axi4_sqrt.cpp:12:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_17_2'(axi4_sqrt.cpp:17:26) has been inferred on port 'input' (axi4_sqrt.cpp:17:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.391 seconds; current allocated memory: 86.396 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.396 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 87.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 86.815 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 107.103 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_17_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 99.240 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.219 sec.
Command     elaborate done; 6.998 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 99.565 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 99.834 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 100.930 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_sqrt_s_axi axi4_sqrt_output_r_m_axi axi4_sqrt_input_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 110.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.428 sec.
Command   csynth_design done; 8.431 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.439 seconds; current allocated memory: 110.808 MB.
Command ap_source done; 9.076 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:09:50 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.131 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.311 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.514 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.301 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.376 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.601 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.704 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.732 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.361 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.564 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.406 seconds; current allocated memory: 85.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.119 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.12 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.812 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.814 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.25 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_12_1'(axi4_sqrt.cpp:12:20) has been inferred on port 'output' (axi4_sqrt.cpp:12:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_17_2'(axi4_sqrt.cpp:17:26) has been inferred on port 'input' (axi4_sqrt.cpp:17:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 86.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.396 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 87.553 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 86.833 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 107.140 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_17_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 99.369 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.275 sec.
Command     elaborate done; 7.113 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 99.720 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 100.047 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 101.243 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_control_s_axi axi4_sqrt_sqrt_s_axi axi4_sqrt_output_r_m_axi axi4_sqrt_input_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 110.950 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.611 sec.
Command   csynth_design done; 8.729 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.738 seconds; current allocated memory: 111.638 MB.
Command ap_source done; 9.384 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:10:52 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.177 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.311 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.516 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.105 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.295 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.376 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.592 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.425 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.7 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.732 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.357 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.557 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.375 seconds; current allocated memory: 85.176 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.108 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.109 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.795 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.797 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.25 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_15_1'(axi4_sqrt.cpp:15:20) has been inferred on port 'output' (axi4_sqrt.cpp:15:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_20_2'(axi4_sqrt.cpp:20:26) has been inferred on port 'input' (axi4_sqrt.cpp:20:26)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.375 seconds; current allocated memory: 86.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.396 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 87.553 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 86.833 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 107.140 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'VITIS_LOOP_20_2' in function 'axi4_sqrt'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (axi4_sqrt.cpp:17:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 99.369 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.272 sec.
Command     elaborate done; 7.045 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 99.720 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 100.047 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port sqrt.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 101.243 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buf.
INFO-FLOW: Append model axi4_sqrt_buf
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_sqrt_s_axi.
INFO-FLOW: Append model axi4_sqrt_sqrt_s_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buf axi4_sqrt_control_s_axi axi4_sqrt_sqrt_s_axi axi4_sqrt_output_r_m_axi axi4_sqrt_input_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buf
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_sqrt_s_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buf_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./sqrt.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.113 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 110.950 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.569 sec.
Command   csynth_design done; 8.62 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.628 seconds; current allocated memory: 111.638 MB.
Command ap_source done; 9.276 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:19:59 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.507 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.297 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.386 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.595 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.433 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.699 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
ERROR: [HLS 214-124] use of undeclared identifier 'a': axi4_sqrt.cpp:23
Command       clang_tidy done; error code: 2; 0.73 sec.
Command     elaborate done; error code: 2; 2.477 sec.
Command   csynth_design done; error code: 2; 2.483 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.489 seconds; current allocated memory: 85.154 MB.
Command ap_source done; error code: 1; 3.117 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:20:18 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.309 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.506 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.370 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.375 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.592 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.429 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.698 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.727 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.362 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.562 sec.
WARNING: [HLS 207-5301] unused parameter 'size': axi4_sqrt.cpp:5:92
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.391 seconds; current allocated memory: 85.162 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.152 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.154 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.807 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.81 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.267 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:23:3) has been inferred on port 'in' (axi4_sqrt.cpp:23:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:29:3) has been inferred on port 'out' (axi4_sqrt.cpp:29:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.464 seconds; current allocated memory: 86.460 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.461 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 87.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 86.825 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 107.139 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:26:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 99.331 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.226 sec.
Command     elaborate done; 7.103 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 99.665 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 99.923 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'axi4_sqrt/size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 101.129 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_in_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_in_r_m_axi
INFO-FLOW: Found component axi4_sqrt_out_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_out_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_in_r_m_axi axi4_sqrt_out_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_in_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_out_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 110.241 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.495 sec.
Command   csynth_design done; 8.604 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.612 seconds; current allocated memory: 110.835 MB.
Command ap_source done; 9.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:20:39 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.307 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.504 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.297 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.376 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.584 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.434 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.701 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.726 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.36 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.568 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.38 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.153 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.155 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.788 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.789 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.248 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:23:3) has been inferred on port 'in' (axi4_sqrt.cpp:23:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:29:3) has been inferred on port 'out' (axi4_sqrt.cpp:29:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.426 seconds; current allocated memory: 86.412 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.413 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 87.544 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 86.799 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 107.122 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:26:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 99.350 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.224 sec.
Command     elaborate done; 7.054 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 99.702 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 99.964 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 101.159 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_in_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_in_r_m_axi
INFO-FLOW: Found component axi4_sqrt_out_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_out_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_in_r_m_axi axi4_sqrt_out_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_in_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_out_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 110.347 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.491 sec.
Command   csynth_design done; 8.55 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.558 seconds; current allocated memory: 110.925 MB.
Command ap_source done; 9.184 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:21:41 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.51 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.297 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.379 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.587 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.433 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.7 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.729 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.362 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.566 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.391 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.138 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.139 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.783 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.786 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.259 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:23:3) has been inferred on port 'input' (axi4_sqrt.cpp:23:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:29:3) has been inferred on port 'output' (axi4_sqrt.cpp:29:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.42 seconds; current allocated memory: 86.412 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.413 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 87.544 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 86.799 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 107.122 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:26:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 99.350 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.225 sec.
Command     elaborate done; 7.058 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 99.702 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 99.964 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 101.163 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 110.432 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.498 sec.
Command   csynth_design done; 8.562 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.57 seconds; current allocated memory: 111.028 MB.
Command ap_source done; 9.202 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:22:59 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.177 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.131 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.313 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.511 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.385 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.587 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.434 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.699 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.724 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.365 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.558 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.383 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.121 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.792 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.794 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.265 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:23:3) has been inferred on port 'input' (axi4_sqrt.cpp:23:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:29:3) has been inferred on port 'output' (axi4_sqrt.cpp:29:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.412 seconds; current allocated memory: 86.411 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.412 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 87.554 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 86.817 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 107.159 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:26:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 99.469 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.279 sec.
Command     elaborate done; 7.096 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/input' to 'axi4_sqrt/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/output' to 'axi4_sqrt/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/in' to 'axi4_sqrt/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'axi4_sqrt/out' to 'axi4_sqrt/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 99.851 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 100.169 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 101.434 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 110.982 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.566 sec.
Command   csynth_design done; 8.667 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.676 seconds; current allocated memory: 111.549 MB.
Command ap_source done; 9.311 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:24:08 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.182 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.317 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.513 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.104 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; error code: 1; 0.234 sec.
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:1:2
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:2:2
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:3:2
Command     elaborate done; error code: 2; 0.275 sec.
Command   csynth_design done; error code: 2; 0.28 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 863.824 MB.
Command ap_source done; error code: 1; 0.923 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:24:37 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.307 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.505 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; error code: 1; 0.237 sec.
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:1:2
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:2:2
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:3:2
Command     elaborate done; error code: 2; 0.274 sec.
Command   csynth_design done; error code: 2; 0.279 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 863.824 MB.
Command ap_source done; error code: 1; 0.913 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:24:52 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.309 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.506 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; error code: 1; 0.234 sec.
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:1:2
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:2:2
ERROR: [HLS 207-821] invalid preprocessing directive: axi4_sqrt.cpp:3:2
Command     elaborate done; error code: 2; 0.276 sec.
Command   csynth_design done; error code: 2; 0.282 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 863.824 MB.
Command ap_source done; error code: 1; 0.916 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:25:10 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.308 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.504 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; error code: 1; 0.283 sec.
ERROR: [HLS 207-812] 'strin_rg.h' file not found: axi4_sqrt.cpp:2:9
Command     elaborate done; error code: 2; 0.318 sec.
Command   csynth_design done; error code: 2; 0.323 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 863.839 MB.
Command ap_source done; error code: 1; 0.956 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:25:17 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.309 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.506 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.297 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.588 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.585 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.427 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.703 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.734 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.363 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; error code: 1; 0.564 sec.
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:10:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:11:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:13:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:14:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:15:9
ERROR: [HLS 207-3796] unknown type name 'in_rt': axi4_sqrt.cpp:23:22
ERROR: [HLS 207-1186] expected expression: axi4_sqrt.cpp:29:17
WARNING: [HLS 207-5301] unused parameter 'out_r': axi4_sqrt.cpp:5:79
Command     elaborate done; error code: 2; 3.636 sec.
Command   csynth_design done; error code: 2; 3.641 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.648 seconds; current allocated memory: 85.190 MB.
Command ap_source done; error code: 1; 4.276 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:25:45 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.307 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.505 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.377 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.581 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.432 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.705 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.731 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.36 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.568 sec.
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:10:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:11:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:13:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:14:9
WARNING: [HLS 207-1017] unknown pragma ignored: axi4_sqrt.cpp:15:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.409 seconds; current allocated memory: 85.193 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.141 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.797 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.8 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.269 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.401 seconds; current allocated memory: 86.390 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.391 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 87.513 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 86.758 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 107.098 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:26:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 99.278 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.185 sec.
Command     elaborate done; 7.017 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 99.611 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 99.863 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 100.280 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=8
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 107.221 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.24 MHz
Command     autosyn done; 0.858 sec.
Command   csynth_design done; 7.881 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.889 seconds; current allocated memory: 107.381 MB.
Command ap_source done; 8.516 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:26:30 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.308 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.508 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.583 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.428 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.699 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.727 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.356 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.558 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.365 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.134 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.136 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.785 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.787 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.252 sec.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'axi4_sqrt(float*, float*, int)' (axi4_sqrt.cpp:5:0)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:23:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:23:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:29:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:29:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.411 seconds; current allocated memory: 86.411 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.412 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 87.554 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 86.817 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 107.159 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:26:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 99.470 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.278 sec.
Command     elaborate done; 7.075 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 99.832 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 100.166 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 101.416 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 110.979 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.557 sec.
Command   csynth_design done; 8.638 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.647 seconds; current allocated memory: 111.546 MB.
Command ap_source done; 9.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:37:03 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.247 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.101 sec.
Command       add_library done; 0.149 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.401 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.628 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.113 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.117 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.311 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.421 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.602 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.447 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.708 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.733 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.367 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.567 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.49 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.207 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.208 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.836 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.839 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.258 sec.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:23:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:23:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:29:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:29:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.528 seconds; current allocated memory: 86.394 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.395 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 87.537 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 86.800 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (axi4_sqrt.cpp:19) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 107.142 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:26:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 99.452 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.271 sec.
Command     elaborate done; 7.313 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 99.830 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 100.149 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 101.398 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 110.993 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.551 sec.
Command   csynth_design done; 8.871 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.879 seconds; current allocated memory: 111.560 MB.
Command ap_source done; 9.645 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:40:02 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.51 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.101 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.295 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.376 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.584 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.438 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.69 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.722 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.36 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; error code: 1; 0.559 sec.
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction: axi4_sqrt.cpp:24:44
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction: axi4_sqrt.cpp:30:40
Command     elaborate done; error code: 2; 3.388 sec.
Command   csynth_design done; error code: 2; 3.393 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.399 seconds; current allocated memory: 85.142 MB.
Command ap_source done; error code: 1; 4.029 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:40:34 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.131 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.507 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.295 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.591 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.431 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.7 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.728 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.366 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.57 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.398 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.102 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.104 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.8 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.801 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.259 sec.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:24:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:24:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:30:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:30:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.385 seconds; current allocated memory: 86.394 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.395 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 87.538 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 86.802 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (axi4_sqrt.cpp:20) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 107.145 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:27:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 99.465 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.291 sec.
Command     elaborate done; 7.096 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 99.845 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 100.169 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 101.420 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 110.951 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.589 sec.
Command   csynth_design done; 8.691 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.699 seconds; current allocated memory: 111.549 MB.
Command ap_source done; 9.328 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:44:32 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.167 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.301 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.5 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.295 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.378 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.583 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.435 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.698 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.721 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.363 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.574 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.389 seconds; current allocated memory: 85.144 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.148 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.149 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.821 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.823 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.246 sec.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:24:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:24:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:30:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:30:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.437 seconds; current allocated memory: 86.393 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.394 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 87.537 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 86.801 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (axi4_sqrt.cpp:20) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 107.145 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:27:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 99.464 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.289 sec.
Command     elaborate done; 7.137 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 99.844 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 100.169 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 101.419 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 110.950 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.552 sec.
Command   csynth_design done; 8.695 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.704 seconds; current allocated memory: 111.549 MB.
Command ap_source done; 9.327 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:49:52 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.509 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.102 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.376 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.602 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.424 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.694 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.717 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.36 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.567 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.38 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.093 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.095 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.78 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.782 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.271 sec.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:24:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:24:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:30:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:30:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.367 seconds; current allocated memory: 86.394 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 86.395 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 87.538 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 86.801 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (axi4_sqrt.cpp:20) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 107.145 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:27:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 99.465 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.283 sec.
Command     elaborate done; 7.052 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 99.845 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 100.169 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 101.420 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 110.951 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.548 sec.
Command   csynth_design done; 8.605 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.613 seconds; current allocated memory: 111.549 MB.
Command ap_source done; 9.244 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 20:50:08 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.306 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.437 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=1
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi4_sqrt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi4_sqrt/solution1/impl/export.zip
Command   export_design done; 4.651 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.658 seconds; current allocated memory: 92.770 MB.
Command ap_source done; 5.232 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 21:05:11 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.135 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.316 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.526 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.316 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.392 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.585 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.425 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.689 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.715 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.367 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.565 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.401 seconds; current allocated memory: 85.144 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.177 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.178 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.826 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.827 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.258 sec.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:24:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:24:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:30:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:30:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.494 seconds; current allocated memory: 86.393 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.394 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 87.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 86.761 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 107.074 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 99.287 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.331 sec.
Command     elaborate done; 7.251 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 99.593 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 99.891 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 100.987 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.093 seconds; current allocated memory: 110.339 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.523 sec.
Command   csynth_design done; 8.779 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.788 seconds; current allocated memory: 110.951 MB.
Command ap_source done; 9.439 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 21:05:26 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.132 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.308 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.422 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=1
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi4_sqrt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi4_sqrt/solution1/impl/export.zip
Command   export_design done; 4.566 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.573 seconds; current allocated memory: 92.770 MB.
Command ap_source done; 5.124 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 21:08:39 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.182 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.317 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.515 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.103 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.298 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.379 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.581 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.422 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.689 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.711 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.358 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.562 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.349 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.141 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.142 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.821 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.823 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.253 sec.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:24:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:24:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:30:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:30:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.435 seconds; current allocated memory: 86.394 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 86.395 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 87.537 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 86.801 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (axi4_sqrt.cpp:20) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 107.145 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:27:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 99.464 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.293 sec.
Command     elaborate done; 7.1 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 99.845 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 100.169 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 101.419 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 110.950 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.562 sec.
Command   csynth_design done; 8.668 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.676 seconds; current allocated memory: 111.549 MB.
Command ap_source done; 9.315 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 21:08:55 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.125 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.301 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.41 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=1
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi4_sqrt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi4_sqrt/solution1/impl/export.zip
Command   export_design done; 4.54 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.548 seconds; current allocated memory: 92.770 MB.
Command ap_source done; 5.082 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 21:17:55 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.177 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.129 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.311 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.513 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 863.369 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_sqrt.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling axi4_sqrt.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang axi4_sqrt.cpp -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.cpp.err.log 
Command       ap_eval done; 0.296 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top axi4_sqrt -name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.381 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.585 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.423 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang-tidy.axi4_sqrt.pp.0.cpp.err.log 
Command         ap_eval done; 0.69 sec.
Execute         source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.716 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/xilinx-dataflow-lawyer.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.36 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.axi4_sqrt.pp.0.cpp.err.log 
Command       ap_eval done; 0.562 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.358 seconds; current allocated memory: 85.145 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.g.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.134 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.135 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -reflow-float-conversion -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.804 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.806 sec.
Execute       run_link_or_opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_sqrt -mllvm -hls-db-dir -mllvm C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.lto.bc > C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.269 sec.
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:24:3) has been inferred on port 'input_r' (axi4_sqrt.cpp:24:3)
INFO: [HLS 214-115] Multiple burst writes of length 50 and bit width 32 in loop 'anonymous'(axi4_sqrt.cpp:30:3) has been inferred on port 'output_r' (axi4_sqrt.cpp:30:3)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.439 seconds; current allocated memory: 86.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 86.410 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_sqrt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.0.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 87.554 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 86.821 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.g.1.bc to C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (axi4_sqrt.cpp:20) in function 'axi4_sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'axi4_sqrt' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 107.168 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.2.bc -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (axi4_sqrt.cpp:27:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 99.511 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.291 sec.
Command     elaborate done; 7.109 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_sqrt' ...
Execute       ap_set_top_model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_sqrt 
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_sqrt
INFO-FLOW: Configuring Module : axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       apply_spec_resource_limit axi4_sqrt 
INFO-FLOW: Model list for preprocess: axi4_sqrt
INFO-FLOW: Preprocessing Module: axi4_sqrt ...
Execute       set_default_model axi4_sqrt 
Execute       cdfg_preprocess -model axi4_sqrt 
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for synthesis: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_sqrt 
Execute       schedule -model axi4_sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 99.909 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_sqrt.
Execute       set_default_model axi4_sqrt 
Execute       bind -model axi4_sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 100.285 MB.
Execute       syn_report -verbosereport -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.bind.adb -f 
INFO-FLOW: Finish binding axi4_sqrt.
Execute       get_model_list axi4_sqrt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_sqrt 
INFO-FLOW: Model list for RTL generation: axi4_sqrt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi4_sqrt -top_prefix  -sub_prefix axi4_sqrt_ -mg_file C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_sqrt/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_sqrt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'len' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 101.702 MB.
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vhdl -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/vhdl/axi4_sqrt 
Execute       gen_rtl axi4_sqrt -istop -style xilinx -f -lang vlog -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/verilog/axi4_sqrt 
Execute       syn_report -csynth -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/axi4_sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi4_sqrt -f -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.adb 
Execute       gen_tb_info axi4_sqrt -p C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       syn_report -designview -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml 
Execute       syn_report -csynthDesign -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_sqrt -o C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks axi4_sqrt 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain axi4_sqrt 
INFO-FLOW: Model list for RTL component generation: axi4_sqrt
INFO-FLOW: Handling components in module [axi4_sqrt] ... 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
INFO-FLOW: Found component axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component axi4_sqrt_buff.
INFO-FLOW: Append model axi4_sqrt_buff
INFO-FLOW: Found component axi4_sqrt_control_s_axi.
INFO-FLOW: Append model axi4_sqrt_control_s_axi
INFO-FLOW: Found component axi4_sqrt_input_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_input_r_m_axi
INFO-FLOW: Found component axi4_sqrt_output_r_m_axi.
INFO-FLOW: Append model axi4_sqrt_output_r_m_axi
INFO-FLOW: Append model axi4_sqrt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1 axi4_sqrt_buff axi4_sqrt_control_s_axi axi4_sqrt_input_r_m_axi axi4_sqrt_output_r_m_axi axi4_sqrt
INFO-FLOW: To file: write model axi4_sqrt_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model axi4_sqrt_buff
INFO-FLOW: To file: write model axi4_sqrt_control_s_axi
INFO-FLOW: To file: write model axi4_sqrt_input_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt_output_r_m_axi
INFO-FLOW: To file: write model axi4_sqrt
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'axi4_sqrt_buff_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.173 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Xilinx/axi4_burst/axi4_sqrt/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=0
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=0
Execute       source C:/Xilinx/VITIS_~1/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute       sc_get_clocks axi4_sqrt 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/misc/axi4_sqrt_ap_fsqrt_14_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 111.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_sqrt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_sqrt.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model axi4_sqrt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.812 sec.
Command   csynth_design done; 8.927 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.936 seconds; current allocated memory: 112.360 MB.
Command ap_source done; 9.578 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/axi4_burst/axi4_sqrt/solution1 opened at Sat Sep 18 21:18:11 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.128 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.309 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.425 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/VITIS_~1/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./axi4_sqrt/solution1/directives.tcl 
Execute     set_directive_top -name axi4_sqrt axi4_sqrt 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_sqrt axi4_sqrt 
INFO-FLOW: Setting directive 'TOP' name=axi4_sqrt 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): axi4_sqrt
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=axi4_sqrt xml_exists=1
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to axi4_sqrt
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.compgen.dataonly.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=axi4_sqrt
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.rtl_wrap.cfg.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.constraint.tcl 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/axi4_sqrt.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Xilinx/axi4_burst/axi4_sqrt/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/VITIS_~1/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Xilinx/axi4_burst/axi4_sqrt/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s axi4_sqrt/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file axi4_sqrt/solution1/impl/export.zip
Command   export_design done; 8.016 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.023 seconds; current allocated memory: 93.132 MB.
Command ap_source done; 8.577 sec.
Execute cleanup_all 
Execute   vitis_hls_bin 
INFO: [HLS 200-10] Bringing up Vitis HLS GUI ... 
Execute     cleanup_all 
