

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Thu Jul 21 16:46:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.574 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25678|    45998|  0.267 ms|  0.478 ms|  25679|  45999|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_620                      |convolution1_fix                      |     3097|     3097|  32.209 us|  32.209 us|  3097|  3097|       no|
        |grp_convolution2_fix_fu_654                      |convolution2_fix                      |      730|      730|   7.592 us|   7.592 us|   730|   730|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_498_1_fu_726  |master_fix_Pipeline_VITIS_LOOP_498_1  |        9|        9|  93.600 ns|  93.600 ns|     9|     9|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_509_3_fu_738  |master_fix_Pipeline_VITIS_LOOP_509_3  |       84|       84|   0.874 us|   0.874 us|    84|    84|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_422_1     |      176|    20496|  22 ~ 2562|          -|          -|        8|        no|
        | + VITIS_LOOP_424_2    |       20|     2560|         20|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_430_3  |        6|        6|          2|          -|          -|        3|        no|
        |- VITIS_LOOP_443_1     |     2720|     2720|        170|          -|          -|       16|        no|
        | + VITIS_LOOP_445_2    |      168|      168|          4|          -|          -|       42|        no|
        |- VITIS_LOOP_464_1     |    18416|    18416|       1151|          -|          -|       16|        no|
        | + VITIS_LOOP_467_2    |     1148|     1148|         82|          -|          -|       14|        no|
        |  ++ VITIS_LOOP_471_4  |       80|       80|          5|          -|          -|       16|        no|
        |- VITIS_LOOP_485_1     |      328|      328|         82|          -|          -|        4|        no|
        | + VITIS_LOOP_488_2    |       80|       80|          5|          -|          -|       16|        no|
        |- VITIS_LOOP_504_2     |      108|      108|         27|          -|          -|        4|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    864|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  185|   28842|  25326|    -|
|Memory           |       48|    -|      91|     15|    0|
|Multiplexer      |        -|    -|       -|    803|    -|
|Register         |        -|    -|    1195|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|  185|   30128|  27008|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|   84|      28|     50|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution1_fix_fu_620                      |convolution1_fix                      |        0|   24|   5543|   4968|    0|
    |grp_convolution2_fix_fu_654                      |convolution2_fix                      |        0|  128|  19378|  14358|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U323              |dadd_64ns_64ns_64_7_full_dsp_1        |        0|    3|    630|   1141|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U324             |dexp_64ns_64ns_64_18_full_dsp_1       |        0|   26|   1549|   2599|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_498_1_fu_726  |master_fix_Pipeline_VITIS_LOOP_498_1  |        0|    0|    853|   1883|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_509_3_fu_738  |master_fix_Pipeline_VITIS_LOOP_509_3  |        0|    0|    421|    110|    0|
    |mul_19s_35ns_54_2_1_U329                         |mul_19s_35ns_54_2_1                   |        0|    2|    187|     69|    0|
    |mul_21s_35ns_55_2_1_U327                         |mul_21s_35ns_55_2_1                   |        0|    2|    187|     69|    0|
    |mul_7ns_9ns_15_1_1_U325                          |mul_7ns_9ns_15_1_1                    |        0|    0|      0|     51|    0|
    |mux_42_36_1_1_x_U328                             |mux_42_36_1_1_x                       |        0|    0|      0|     20|    0|
    |mux_42_64_1_1_U330                               |mux_42_64_1_1                         |        0|    0|      0|     20|    0|
    |urem_7ns_3ns_2_11_seq_1_U326                     |urem_7ns_3ns_2_11_seq_1               |        0|    0|     94|     38|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |Total                                            |                                      |        0|  185|  28842|  25326|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U            |conv1            |        8|   0|   0|    0|  3072|   35|     1|       107520|
    |conv2_0_U          |conv2_0          |        2|   0|   0|    0|   672|   35|     1|        23520|
    |den1_V_0_U         |den1_V_0         |        0|  70|   9|    0|    16|   35|     1|          560|
    |firstDense_f_V_U   |firstDense_f_V   |        6|   0|   0|    0|  3584|   21|     1|        75264|
    |max1_V_0_U         |max1_V_0         |       30|   0|   0|    0|   336|   36|     1|        12096|
    |max2_V_0_U         |max2_V_0         |        1|   0|   0|    0|   224|   35|     1|         7840|
    |secondDense_f_V_U  |secondDense_f_V  |        1|   0|   0|    0|    64|   19|     1|         1216|
    |thirdBias_f_V_U    |thirdBias_f_V    |        0|  21|   6|    0|    16|   21|     1|          336|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                 |       48|  91|  15|    0|  7984|  237|     8|       228352|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_fu_1260_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1171_1_fu_1440_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln1171_2_fu_1250_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln1171_fu_1184_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln415_1_fu_1358_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_fu_1565_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln422_fu_791_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln424_fu_834_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln426_fu_858_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln428_fu_894_p2      |         +|   0|  0|  14|           9|           9|
    |add_ln430_fu_948_p2      |         +|   0|  0|  10|           2|           1|
    |add_ln432_1_fu_932_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln432_fu_921_p2      |         +|   0|  0|  12|          12|          12|
    |add_ln443_fu_997_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln445_fu_1032_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln449_fu_1072_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln453_1_fu_1082_p2   |         +|   0|  0|  14|           6|           1|
    |add_ln453_fu_1016_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln464_fu_1165_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln467_fu_1211_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln471_fu_1276_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln485_fu_1385_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln488_fu_1456_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln504_fu_1592_p2     |         +|   0|  0|  11|           3|           1|
    |next_mul_fu_1038_p2      |         +|   0|  0|  12|          12|           7|
    |ret_V_2_fu_1513_p2       |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_1306_p2         |         +|   0|  0|  62|          55|          55|
    |sub_ln1171_fu_1153_p2    |         -|   0|  0|  15|           8|           8|
    |sub_ln432_fu_818_p2      |         -|   0|  0|  12|          11|          11|
    |and_ln412_1_fu_1348_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_1555_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1548_1_fu_958_p2  |      icmp|   0|  0|  19|          36|          36|
    |icmp_ln1548_fu_1106_p2   |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln422_fu_785_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln424_fu_828_p2     |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln426_fu_864_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln427_fu_907_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln430_fu_942_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln443_fu_991_p2     |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln445_fu_1026_p2    |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln448_fu_1048_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln453_fu_1088_p2    |      icmp|   0|  0|  10|           6|           2|
    |icmp_ln464_fu_1159_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln467_fu_1205_p2    |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln471_fu_1270_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln485_fu_1379_p2    |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln488_fu_1450_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln504_fu_1586_p2    |      icmp|   0|  0|   9|           3|           4|
    |r_1_fu_1337_p2           |      icmp|   0|  0|  13|          18|           1|
    |r_fu_1544_p2             |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_1_fu_1342_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_1549_p2      |        or|   0|  0|   2|           1|           1|
    |den1_V_0_d0              |    select|   0|  0|  35|           1|           1|
    |select_ln433_fu_968_p3   |    select|   0|  0|  35|           1|          35|
    |select_ln453_fu_1094_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln454_fu_1112_p3  |    select|   0|  0|  35|           1|          35|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 864|         545|         530|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_566  |    9|          2|   36|         72|
    |ap_NS_fsm                         |  313|         69|    1|         69|
    |conv1_address0                    |   14|          3|   12|         36|
    |conv1_ce0                         |   14|          3|    1|          3|
    |conv1_we0                         |    9|          2|    1|          2|
    |conv2_0_address0                  |   14|          3|   10|         30|
    |conv2_0_ce0                       |   14|          3|    1|          3|
    |conv2_0_we0                       |    9|          2|    1|          2|
    |d_1_fu_340                        |    9|          2|    5|         10|
    |d_2_fu_344                        |    9|          2|    5|         10|
    |d_3_fu_348                        |    9|          2|    3|          6|
    |d_fu_300                          |    9|          2|    4|          8|
    |den1_V_0_address0                 |   14|          3|    4|         12|
    |den2_V_0_0_reg_610                |    9|          2|   36|         72|
    |empty_42_reg_500                  |    9|          2|   36|         72|
    |grp_fu_753_ce                     |    9|          2|    1|          2|
    |grp_fu_753_p1                     |   14|          3|   64|        192|
    |h_reg_576                         |    9|          2|    5|         10|
    |i_1_reg_522                       |    9|          2|    6|         12|
    |i_2_reg_555                       |    9|          2|    4|          8|
    |i_3_fu_372                        |    9|          2|    3|          6|
    |i_4_reg_599                       |    9|          2|    5|         10|
    |i_reg_489                         |    9|          2|    8|         16|
    |j_reg_511                         |    9|          2|    2|          4|
    |lhs_2_reg_587                     |    9|          2|   36|         72|
    |max1_V_0_address0                 |   20|          4|    9|         36|
    |max1_V_0_ce0                      |   14|          3|    1|          3|
    |max1_V_0_ce1                      |    9|          2|    1|          2|
    |max1_V_0_ce10                     |    9|          2|    1|          2|
    |max1_V_0_ce11                     |    9|          2|    1|          2|
    |max1_V_0_ce12                     |    9|          2|    1|          2|
    |max1_V_0_ce13                     |    9|          2|    1|          2|
    |max1_V_0_ce14                     |    9|          2|    1|          2|
    |max1_V_0_ce15                     |    9|          2|    1|          2|
    |max1_V_0_ce2                      |    9|          2|    1|          2|
    |max1_V_0_ce3                      |    9|          2|    1|          2|
    |max1_V_0_ce4                      |    9|          2|    1|          2|
    |max1_V_0_ce5                      |    9|          2|    1|          2|
    |max1_V_0_ce6                      |    9|          2|    1|          2|
    |max1_V_0_ce7                      |    9|          2|    1|          2|
    |max1_V_0_ce8                      |    9|          2|    1|          2|
    |max1_V_0_ce9                      |    9|          2|    1|          2|
    |max1_V_0_d0                       |   14|          3|   36|        108|
    |max2_V_0_address0                 |   20|          4|    8|         32|
    |max2_V_0_d0                       |   14|          3|   35|        105|
    |phi_mul_reg_533                   |    9|          2|   12|         24|
    |phi_urem_reg_544                  |    9|          2|    6|         12|
    |sum_fu_368                        |    9|          2|   64|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  803|        176|  476|       1217|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_566                              |  36|   0|   36|          0|
    |add_ln422_reg_1665                                            |   4|   0|    4|          0|
    |add_ln424_reg_1685                                            |   8|   0|    8|          0|
    |add_ln428_reg_1698                                            |   9|   0|    9|          0|
    |add_ln430_reg_1724                                            |   2|   0|    2|          0|
    |add_ln443_reg_1747                                            |   5|   0|    5|          0|
    |add_ln445_reg_1767                                            |   6|   0|    6|          0|
    |add_ln464_reg_1803                                            |   5|   0|    5|          0|
    |add_ln467_reg_1867                                            |   4|   0|    4|          0|
    |add_ln471_reg_1885                                            |   5|   0|    5|          0|
    |add_ln485_reg_1937                                            |   3|   0|    3|          0|
    |add_ln488_reg_1989                                            |   5|   0|    5|          0|
    |ap_CS_fsm                                                     |  68|   0|   68|          0|
    |conv2_0_addr_reg_1759                                         |  10|   0|   10|          0|
    |d_1_fu_340                                                    |   5|   0|    5|          0|
    |d_2_fu_344                                                    |   5|   0|    5|          0|
    |d_3_fu_348                                                    |   3|   0|    3|          0|
    |d_fu_300                                                      |   4|   0|    4|          0|
    |den1_V_0_addr_reg_1813                                        |   4|   0|    4|          0|
    |den2_V_0_0_reg_610                                            |  36|   0|   36|          0|
    |den2_V_0_3_1_fu_356                                           |  36|   0|   36|          0|
    |den2_V_0_3_2_fu_360                                           |  36|   0|   36|          0|
    |den2_V_0_3_3_fu_364                                           |  36|   0|   36|          0|
    |den2_V_0_3_fu_352                                             |  36|   0|   36|          0|
    |empty_42_reg_500                                              |  36|   0|   36|          0|
    |firstDense_f_V_load_reg_1895                                  |  21|   0|   21|          0|
    |grp_convolution1_fix_fu_620_ap_start_reg                      |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_654_ap_start_reg                      |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_498_1_fu_726_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_509_3_fu_738_ap_start_reg  |   1|   0|    1|          0|
    |h_reg_576                                                     |   5|   0|    5|          0|
    |i_1_reg_522                                                   |   6|   0|    6|          0|
    |i_2_reg_555                                                   |   4|   0|    4|          0|
    |i_3_fu_372                                                    |   3|   0|    3|          0|
    |i_4_reg_599                                                   |   5|   0|    5|          0|
    |i_reg_489                                                     |   8|   0|    8|          0|
    |j_reg_511                                                     |   2|   0|    2|          0|
    |lhs_2_reg_587                                                 |  36|   0|   36|          0|
    |max1_V_0_addr_reg_1706                                        |   9|   0|    9|          0|
    |max2_V_0_addr_reg_1780                                        |   8|   0|    8|          0|
    |next_mul_reg_1772                                             |  12|   0|   12|          0|
    |phi_mul_reg_533                                               |  12|   0|   12|          0|
    |phi_urem_reg_544                                              |   6|   0|    6|          0|
    |r_V_2_reg_1890                                                |  35|   0|   35|          0|
    |r_V_4_reg_1910                                                |  55|   0|   55|          0|
    |r_V_5_reg_2019                                                |  54|   0|   54|          0|
    |r_V_reg_1999                                                  |  35|   0|   35|          0|
    |reg_763                                                       |  64|   0|   64|          0|
    |secondDense_f_V_load_reg_2004                                 |  19|   0|   19|          0|
    |select_ln453_reg_1785                                         |   6|   0|    6|          0|
    |select_ln454_reg_1790                                         |  35|   0|   35|          0|
    |sub_ln1171_reg_1795                                           |   7|   0|    8|          1|
    |sum_1_reg_2060                                                |  64|   0|   64|          0|
    |sum_fu_368                                                    |  64|   0|   64|          0|
    |tmp_16_cast_reg_1929                                          |   2|   0|    6|          4|
    |tmp_18_cast_reg_1854                                          |   8|   0|   12|          4|
    |tmp_5_reg_2050                                                |  64|   0|   64|          0|
    |tmp_7_reg_2055                                                |  64|   0|   64|          0|
    |tmp_8_reg_1859                                                |   4|   0|    8|          4|
    |trunc_ln1171_1_reg_1925                                       |   2|   0|    2|          0|
    |trunc_ln727_1_reg_1915                                        |  18|   0|   18|          0|
    |trunc_ln727_reg_2025                                          |  18|   0|   18|          0|
    |zext_ln422_1_reg_1657                                         |   4|   0|    9|          5|
    |zext_ln422_reg_1652                                           |   4|   0|   12|          8|
    |zext_ln424_reg_1677                                           |  11|   0|   12|          1|
    |zext_ln443_1_reg_1739                                         |   5|   0|   10|          5|
    |zext_ln443_reg_1734                                           |   5|   0|    8|          3|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |1195|   0| 1230|         35|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

