#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec 29 11:45:16 2023
# Process ID: 6396
# Current directory: D:/nils/dev/vhdl/addierer/bit.runs/synth_1
# Command line: vivado.exe -log Four_Bit_Adder_Arch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Four_Bit_Adder_Arch.tcl
# Log file: D:/nils/dev/vhdl/addierer/bit.runs/synth_1/Four_Bit_Adder_Arch.vds
# Journal file: D:/nils/dev/vhdl/addierer/bit.runs/synth_1\vivado.jou
# Running On: DESKTOP-8K4SORE, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 34289 MB
#-----------------------------------------------------------
source Four_Bit_Adder_Arch.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 454.559 ; gain = 162.895
Command: read_checkpoint -auto_incremental -incremental D:/nils/dev/vhdl/addierer/bit.srcs/utils_1/imports/synth_1/One_Bit_Adder_Arch.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/nils/dev/vhdl/addierer/bit.srcs/utils_1/imports/synth_1/One_Bit_Adder_Arch.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Four_Bit_Adder_Arch -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.578 ; gain = 409.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Four_Bit_Adder_Arch' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:52]
INFO: [Synth 8-638] synthesizing module 'One_Bit_Adder_Arch' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'One_Bit_Adder_Arch' (0#1) [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Four_Bit_Adder_Arch' (0#1) [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1360.363 ; gain = 500.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1360.363 ; gain = 500.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1360.363 ; gain = 500.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1360.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/nils/dev/vhdl/addierer/bit.srcs/constrs_1/new/constraints_clock.xdc]
Finished Parsing XDC File [D:/nils/dev/vhdl/addierer/bit.srcs/constrs_1/new/constraints_clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1418.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/nils/dev/vhdl/addierer/bit.srcs/utils_1/imports/synth_1/One_Bit_Adder_Arch.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Sum_Out_Pin1_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'Sum_Out_Pin2_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'Sum_Out_Pin3_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'Sum_Out_Pin4_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'Carry_Out_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'S1_A1_Carry_Bit_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'S2_A2_Carry_Bit_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'S3_A3_Carry_Bit_reg' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                1 Bit    Registers := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin1_OBUF with 1st driver pin 'Sum_Out_Pin1_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:65]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin1_OBUF with 2nd driver pin 'FIRST_ADDER/Sum_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin S1_A1_Carry_Bit with 1st driver pin 'FIRST_ADDER/Carry_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin S1_A1_Carry_Bit with 2nd driver pin 'S1_A1_Carry_Bit_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:66]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin2_OBUF with 1st driver pin 'Sum_Out_Pin2_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin2_OBUF with 2nd driver pin 'SECOND_ADDER/Sum_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin S2_A2_Carry_Bit with 1st driver pin 'SECOND_ADDER/Carry_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin S2_A2_Carry_Bit with 2nd driver pin 'S2_A2_Carry_Bit_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin3_OBUF with 1st driver pin 'Sum_Out_Pin3_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin3_OBUF with 2nd driver pin 'THIRD_ADDER/Sum_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin S3_A3_Carry_Bit with 1st driver pin 'THIRD_ADDER/Carry_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin S3_A3_Carry_Bit with 2nd driver pin 'S3_A3_Carry_Bit_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin4_OBUF with 1st driver pin 'Sum_Out_Pin4_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:95]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Sum_Out_Pin4_OBUF with 2nd driver pin 'FOURTH_ADDER/Sum_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Carry_Out_OBUF with 1st driver pin 'Carry_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/4_Bit_Adder_Arch.vhd:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Carry_Out_OBUF with 2nd driver pin 'FOURTH_ADDER/Carry_Out_reg/Q' [D:/nils/dev/vhdl/addierer/bit.srcs/sources_1/new/1_Bit_Adder_Arch.vhd:56]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT2 |    20|
|4     |FDCE |    20|
|5     |LD   |     8|
|6     |IBUF |    11|
|7     |OBUF |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 17 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1418.504 ; gain = 500.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1418.504 ; gain = 558.805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE (inverted pins: G): 8 instances

Synth Design complete | Checksum: d4fbe8a2
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 9 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1418.504 ; gain = 939.090
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/nils/dev/vhdl/addierer/bit.runs/synth_1/Four_Bit_Adder_Arch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Four_Bit_Adder_Arch_utilization_synth.rpt -pb Four_Bit_Adder_Arch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 11:46:38 2023...
