//Module implementing a 2-bit counter with asynchronous reset and enable
`timescale 1ns / 1ps   //sets time scale to 1 nanosecond per 1 picosecond

module counter(
input clk,             //input clock signal
input rst,             //input asynchronous reset signal
input en,              //input enable signal
output reg [1:0] count //2-bit output register for count value
);

always @(posedge clk or negedge rst) begin
    if(rst == 0)      //if reset is low
        count <= 2'b00; //reset count to 0

    else if(en == 1)  //if enable is high
        count <= count + 2'b01; //increment count by 1

end

endmodule