{
  "module_name": "dcn10_stream_encoder.h",
  "hash_id": "4583595e798441b5ac160050b164b786a92e261af246364f1b85adfefe0cc982",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_stream_encoder.h",
  "human_readable_source": " \n\n#ifndef __DC_STREAM_ENCODER_DCN10_H__\n#define __DC_STREAM_ENCODER_DCN10_H__\n\n#include \"stream_encoder.h\"\n\n#define DCN10STRENC_FROM_STRENC(stream_encoder)\\\n\tcontainer_of(stream_encoder, struct dcn10_stream_encoder, base)\n\n#define SE_COMMON_DCN_REG_LIST(id) \\\n\tSRI(AFMT_CNTL, DIG, id), \\\n\tSRI(AFMT_GENERIC_0, DIG, id), \\\n\tSRI(AFMT_GENERIC_1, DIG, id), \\\n\tSRI(AFMT_GENERIC_2, DIG, id), \\\n\tSRI(AFMT_GENERIC_3, DIG, id), \\\n\tSRI(AFMT_GENERIC_4, DIG, id), \\\n\tSRI(AFMT_GENERIC_5, DIG, id), \\\n\tSRI(AFMT_GENERIC_6, DIG, id), \\\n\tSRI(AFMT_GENERIC_7, DIG, id), \\\n\tSRI(AFMT_GENERIC_HDR, DIG, id), \\\n\tSRI(AFMT_INFOFRAME_CONTROL0, DIG, id), \\\n\tSRI(AFMT_VBI_PACKET_CONTROL, DIG, id), \\\n\tSRI(AFMT_VBI_PACKET_CONTROL1, DIG, id), \\\n\tSRI(AFMT_AUDIO_PACKET_CONTROL, DIG, id), \\\n\tSRI(AFMT_AUDIO_PACKET_CONTROL2, DIG, id), \\\n\tSRI(AFMT_AUDIO_SRC_CONTROL, DIG, id), \\\n\tSRI(AFMT_60958_0, DIG, id), \\\n\tSRI(AFMT_60958_1, DIG, id), \\\n\tSRI(AFMT_60958_2, DIG, id), \\\n\tSRI(DIG_FE_CNTL, DIG, id), \\\n\tSRI(DIG_FIFO_STATUS, DIG, id), \\\n\tSRI(HDMI_CONTROL, DIG, id), \\\n\tSRI(HDMI_DB_CONTROL, DIG, id), \\\n\tSRI(HDMI_GC, DIG, id), \\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL0, DIG, id), \\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL1, DIG, id), \\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL2, DIG, id), \\\n\tSRI(HDMI_GENERIC_PACKET_CONTROL3, DIG, id), \\\n\tSRI(HDMI_INFOFRAME_CONTROL0, DIG, id), \\\n\tSRI(HDMI_INFOFRAME_CONTROL1, DIG, id), \\\n\tSRI(HDMI_VBI_PACKET_CONTROL, DIG, id), \\\n\tSRI(HDMI_AUDIO_PACKET_CONTROL, DIG, id),\\\n\tSRI(HDMI_ACR_PACKET_CONTROL, DIG, id),\\\n\tSRI(HDMI_ACR_32_0, DIG, id),\\\n\tSRI(HDMI_ACR_32_1, DIG, id),\\\n\tSRI(HDMI_ACR_44_0, DIG, id),\\\n\tSRI(HDMI_ACR_44_1, DIG, id),\\\n\tSRI(HDMI_ACR_48_0, DIG, id),\\\n\tSRI(HDMI_ACR_48_1, DIG, id),\\\n\tSRI(DP_DB_CNTL, DP, id), \\\n\tSRI(DP_MSA_MISC, DP, id), \\\n\tSRI(DP_MSA_VBID_MISC, DP, id), \\\n\tSRI(DP_MSA_COLORIMETRY, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM1, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM2, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM3, DP, id), \\\n\tSRI(DP_MSA_TIMING_PARAM4, DP, id), \\\n\tSRI(DP_MSE_RATE_CNTL, DP, id), \\\n\tSRI(DP_MSE_RATE_UPDATE, DP, id), \\\n\tSRI(DP_PIXEL_FORMAT, DP, id), \\\n\tSRI(DP_SEC_CNTL, DP, id), \\\n\tSRI(DP_SEC_CNTL1, DP, id), \\\n\tSRI(DP_SEC_CNTL2, DP, id), \\\n\tSRI(DP_SEC_CNTL5, DP, id), \\\n\tSRI(DP_SEC_CNTL6, DP, id), \\\n\tSRI(DP_STEER_FIFO, DP, id), \\\n\tSRI(DP_VID_M, DP, id), \\\n\tSRI(DP_VID_N, DP, id), \\\n\tSRI(DP_VID_STREAM_CNTL, DP, id), \\\n\tSRI(DP_VID_TIMING, DP, id), \\\n\tSRI(DP_SEC_AUD_N, DP, id), \\\n\tSRI(DP_SEC_AUD_N_READBACK, DP, id), \\\n\tSRI(DP_SEC_AUD_M_READBACK, DP, id), \\\n\tSRI(DP_SEC_TIMESTAMP, DP, id), \\\n\tSRI(DIG_CLOCK_PATTERN, DIG, id)\n\n#define SE_DCN_REG_LIST(id)\\\n\tSE_COMMON_DCN_REG_LIST(id)\n\n\nstruct dcn10_stream_enc_registers {\n\tuint32_t AFMT_CNTL;\n\tuint32_t AFMT_AVI_INFO0;\n\tuint32_t AFMT_AVI_INFO1;\n\tuint32_t AFMT_AVI_INFO2;\n\tuint32_t AFMT_AVI_INFO3;\n\tuint32_t AFMT_GENERIC_0;\n\tuint32_t AFMT_GENERIC_1;\n\tuint32_t AFMT_GENERIC_2;\n\tuint32_t AFMT_GENERIC_3;\n\tuint32_t AFMT_GENERIC_4;\n\tuint32_t AFMT_GENERIC_5;\n\tuint32_t AFMT_GENERIC_6;\n\tuint32_t AFMT_GENERIC_7;\n\tuint32_t AFMT_GENERIC_HDR;\n\tuint32_t AFMT_INFOFRAME_CONTROL0;\n\tuint32_t AFMT_VBI_PACKET_CONTROL;\n\tuint32_t AFMT_VBI_PACKET_CONTROL1;\n\tuint32_t AFMT_AUDIO_PACKET_CONTROL;\n\tuint32_t AFMT_AUDIO_PACKET_CONTROL2;\n\tuint32_t AFMT_AUDIO_SRC_CONTROL;\n\tuint32_t AFMT_60958_0;\n\tuint32_t AFMT_60958_1;\n\tuint32_t AFMT_60958_2;\n\tuint32_t DIG_FE_CNTL;\n\tuint32_t DIG_FE_CNTL2;\n\tuint32_t DIG_FIFO_STATUS;\n\tuint32_t DP_MSE_RATE_CNTL;\n\tuint32_t DP_MSE_RATE_UPDATE;\n\tuint32_t DP_PIXEL_FORMAT;\n\tuint32_t DP_SEC_CNTL;\n\tuint32_t DP_SEC_CNTL1;\n\tuint32_t DP_SEC_CNTL2;\n\tuint32_t DP_SEC_CNTL5;\n\tuint32_t DP_SEC_CNTL6;\n\tuint32_t DP_STEER_FIFO;\n\tuint32_t DP_VID_M;\n\tuint32_t DP_VID_N;\n\tuint32_t DP_VID_STREAM_CNTL;\n\tuint32_t DP_VID_TIMING;\n\tuint32_t DP_SEC_AUD_N;\n\tuint32_t DP_SEC_AUD_N_READBACK;\n\tuint32_t DP_SEC_AUD_M_READBACK;\n\tuint32_t DP_SEC_TIMESTAMP;\n\tuint32_t HDMI_CONTROL;\n\tuint32_t HDMI_GC;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL0;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL1;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL2;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL3;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL4;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL5;\n\tuint32_t HDMI_INFOFRAME_CONTROL0;\n\tuint32_t HDMI_INFOFRAME_CONTROL1;\n\tuint32_t HDMI_VBI_PACKET_CONTROL;\n\tuint32_t HDMI_AUDIO_PACKET_CONTROL;\n\tuint32_t HDMI_ACR_PACKET_CONTROL;\n\tuint32_t HDMI_ACR_32_0;\n\tuint32_t HDMI_ACR_32_1;\n\tuint32_t HDMI_ACR_44_0;\n\tuint32_t HDMI_ACR_44_1;\n\tuint32_t HDMI_ACR_48_0;\n\tuint32_t HDMI_ACR_48_1;\n\tuint32_t DP_DB_CNTL;\n\tuint32_t DP_MSA_MISC;\n\tuint32_t DP_MSA_VBID_MISC;\n\tuint32_t DP_MSA_COLORIMETRY;\n\tuint32_t DP_MSA_TIMING_PARAM1;\n\tuint32_t DP_MSA_TIMING_PARAM2;\n\tuint32_t DP_MSA_TIMING_PARAM3;\n\tuint32_t DP_MSA_TIMING_PARAM4;\n\tuint32_t HDMI_DB_CONTROL;\n\tuint32_t DP_DSC_CNTL;\n\tuint32_t DP_DSC_BYTES_PER_PIXEL;\n\tuint32_t DME_CONTROL;\n\tuint32_t DP_SEC_METADATA_TRANSMISSION;\n\tuint32_t HDMI_METADATA_PACKET_CONTROL;\n\tuint32_t DP_SEC_FRAMING4;\n\tuint32_t DP_GSP11_CNTL;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL6;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL7;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL8;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL9;\n\tuint32_t HDMI_GENERIC_PACKET_CONTROL10;\n\tuint32_t DIG_CLOCK_PATTERN;\n\tuint32_t DIG_FIFO_CTRL0;\n};\n\n\n#define SE_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define SE_COMMON_MASK_SH_LIST_SOC(mask_sh)\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_INDEX, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB0, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB1, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB2, mask_sh),\\\n\tSE_SF(DIG0_AFMT_GENERIC_HDR, AFMT_GENERIC_HB3, mask_sh),\\\n\tSE_SF(DP0_DP_PIXEL_FORMAT, DP_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DP0_DP_PIXEL_FORMAT, DP_COMPONENT_DEPTH, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_PACKET_GEN_VERSION, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_KEEPOUT_MODE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_NO_EXTRA_NULL_PACKET_FILLED, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_ACP_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, mask_sh),\\\n\tSE_SF(DIG0_AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GC, HDMI_GC_AVMUTE, mask_sh),\\\n\tSE_SF(DP0_DP_MSE_RATE_CNTL, DP_MSE_RATE_X, mask_sh),\\\n\tSE_SF(DP0_DP_MSE_RATE_CNTL, DP_MSE_RATE_Y, mask_sh),\\\n\tSE_SF(DP0_DP_MSE_RATE_UPDATE, DP_MSE_RATE_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP0_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP1_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP2_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP3_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_MPG_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL2, DP_SEC_GSP4_SEND, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL2, DP_SEC_GSP4_SEND_PENDING, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL4, DP_SEC_GSP4_LINE_NUM, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL2, DP_SEC_GSP4_SEND_ANY_LINE, mask_sh),\\\n\tSE_SF(DP0_DP_VID_STREAM_CNTL, DP_VID_STREAM_DIS_DEFER, mask_sh),\\\n\tSE_SF(DP0_DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, mask_sh),\\\n\tSE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\\\n\tSE_SF(DP0_DP_VID_TIMING, DP_VID_M_N_GEN_EN, mask_sh),\\\n\tSE_SF(DP0_DP_VID_N, DP_VID_N, mask_sh),\\\n\tSE_SF(DP0_DP_VID_M, DP_VID_M, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_START, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_CHANNEL_ENABLE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL2, AFMT_AUDIO_LAYOUT_OVRD, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL2, AFMT_60958_OSF_OVRD, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUDIO_PRIORITY, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_32_1, HDMI_ACR_N_32, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_48_0, HDMI_ACR_CTS_48, mask_sh),\\\n\tSE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_0, AFMT_60958_CS_CLOCK_ACCURACY, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, mask_sh),\\\n\tSE_SF(DIG0_AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_AUD_N, DP_SEC_AUD_N, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_AUD_N_READBACK, DP_SEC_AUD_N_READBACK, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_AUD_M_READBACK, DP_SEC_AUD_M_READBACK, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_TIMESTAMP, DP_SEC_TIMESTAMP_MODE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_ASP_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_ATP_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_AIP_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_ACM_ENABLE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, mask_sh),\\\n\tSE_SF(DIG0_AFMT_CNTL, AFMT_AUDIO_CLOCK_EN, mask_sh),\\\n\tSE_SF(DIG0_HDMI_CONTROL, HDMI_CLOCK_CHANNEL_RATE, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, TMDS_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, TMDS_COLOR_FORMAT, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_LEVEL_ERROR, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_USE_OVERWRITE_LEVEL, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_OVERWRITE_LEVEL, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_ERROR_ACK, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_CAL_AVERAGE_LEVEL, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_MAXIMUM_LEVEL, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_MINIMUM_LEVEL, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_READ_CLOCK_SRC, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_CALIBRATED, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_FORCE_RECAL_AVERAGE, mask_sh),\\\n\tSE_SF(DIG0_DIG_FIFO_STATUS, DIG_FIFO_FORCE_RECOMP_MINMAX, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_LOCK_STATUS, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL, AFMT_GENERIC_CONFLICT_CLR, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC0_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC1_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC2_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC3_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC4_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC4_IMMEDIATE_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC5_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC6_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC7_FRAME_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC0_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC1_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC2_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC3_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC4_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC0_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC1_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC2_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC3_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC4_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC5_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC6_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC7_IMMEDIATE_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC5_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC6_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DIG0_AFMT_VBI_PACKET_CONTROL1, AFMT_GENERIC7_FRAME_UPDATE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP4_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP5_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP6_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL, DP_SEC_GSP7_ENABLE, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL2, DP_SEC_GSP7_PPS, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL2, DP_SEC_GSP7_SEND, mask_sh),\\\n\tSE_SF(DP0_DP_SEC_CNTL6, DP_SEC_GSP7_LINE_NUM, mask_sh),\\\n\tSE_SF(DP0_DP_DB_CNTL, DP_DB_DISABLE, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_COLORIMETRY, DP_MSA_MISC0, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM1, DP_MSA_HTOTAL, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM1, DP_MSA_VTOTAL, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM2, DP_MSA_HSTART, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM2, DP_MSA_VSTART, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_HSYNCWIDTH, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_HSYNCPOLARITY, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_VSYNCWIDTH, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM3, DP_MSA_VSYNCPOLARITY, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM4, DP_MSA_HWIDTH, mask_sh),\\\n\tSE_SF(DP0_DP_MSA_TIMING_PARAM4, DP_MSA_VHEIGHT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_DB_CONTROL, HDMI_DB_DISABLE, mask_sh),\\\n\tSE_SF(DP0_DP_VID_TIMING, DP_VID_N_MUL, mask_sh),\\\n\tSE_SF(DIG0_DIG_FE_CNTL, DIG_SOURCE_SELECT, mask_sh),\\\n\tSE_SF(DIG0_DIG_CLOCK_PATTERN, DIG_CLOCK_PATTERN, mask_sh)\n\n#define SE_COMMON_MASK_SH_LIST_DCN10(mask_sh)\\\n\tSE_COMMON_MASK_SH_LIST_SOC(mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_CONT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC0_LINE, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_CONT, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_SEND, mask_sh),\\\n\tSE_SF(DIG0_HDMI_GENERIC_PACKET_CONTROL0, HDMI_GENERIC1_LINE, mask_sh)\n\n\n#define SE_REG_FIELD_LIST_DCN1_0(type) \\\n\ttype AFMT_GENERIC_INDEX;\\\n\ttype AFMT_GENERIC_HB0;\\\n\ttype AFMT_GENERIC_HB1;\\\n\ttype AFMT_GENERIC_HB2;\\\n\ttype AFMT_GENERIC_HB3;\\\n\ttype AFMT_GENERIC_LOCK_STATUS;\\\n\ttype AFMT_GENERIC_CONFLICT;\\\n\ttype AFMT_GENERIC_CONFLICT_CLR;\\\n\ttype AFMT_GENERIC0_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC1_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC2_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC3_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC4_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC4_IMMEDIATE_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC5_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC6_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC7_FRAME_UPDATE_PENDING;\\\n\ttype AFMT_GENERIC0_FRAME_UPDATE;\\\n\ttype AFMT_GENERIC1_FRAME_UPDATE;\\\n\ttype AFMT_GENERIC2_FRAME_UPDATE;\\\n\ttype AFMT_GENERIC3_FRAME_UPDATE;\\\n\ttype AFMT_GENERIC4_FRAME_UPDATE;\\\n\ttype AFMT_GENERIC0_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC1_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC2_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC3_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC4_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC5_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC6_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC7_IMMEDIATE_UPDATE;\\\n\ttype AFMT_GENERIC5_FRAME_UPDATE;\\\n\ttype AFMT_GENERIC6_FRAME_UPDATE;\\\n\ttype AFMT_GENERIC7_FRAME_UPDATE;\\\n\ttype HDMI_GENERIC0_CONT;\\\n\ttype HDMI_GENERIC0_SEND;\\\n\ttype HDMI_GENERIC0_LINE;\\\n\ttype HDMI_GENERIC1_CONT;\\\n\ttype HDMI_GENERIC1_SEND;\\\n\ttype HDMI_GENERIC1_LINE;\\\n\ttype HDMI_GENERIC2_CONT;\\\n\ttype HDMI_GENERIC2_SEND;\\\n\ttype HDMI_GENERIC2_LINE;\\\n\ttype HDMI_GENERIC3_CONT;\\\n\ttype HDMI_GENERIC3_SEND;\\\n\ttype HDMI_GENERIC3_LINE;\\\n\ttype HDMI_GENERIC4_CONT;\\\n\ttype HDMI_GENERIC4_SEND;\\\n\ttype HDMI_GENERIC4_LINE;\\\n\ttype HDMI_GENERIC5_CONT;\\\n\ttype HDMI_GENERIC5_SEND;\\\n\ttype HDMI_GENERIC5_LINE;\\\n\ttype HDMI_GENERIC6_CONT;\\\n\ttype HDMI_GENERIC6_SEND;\\\n\ttype HDMI_GENERIC6_LINE;\\\n\ttype HDMI_GENERIC7_CONT;\\\n\ttype HDMI_GENERIC7_SEND;\\\n\ttype HDMI_GENERIC7_LINE;\\\n\ttype DP_PIXEL_ENCODING;\\\n\ttype DP_COMPONENT_DEPTH;\\\n\ttype HDMI_PACKET_GEN_VERSION;\\\n\ttype HDMI_KEEPOUT_MODE;\\\n\ttype HDMI_DEEP_COLOR_ENABLE;\\\n\ttype HDMI_CLOCK_CHANNEL_RATE;\\\n\ttype HDMI_DEEP_COLOR_DEPTH;\\\n\ttype HDMI_GC_CONT;\\\n\ttype HDMI_GC_SEND;\\\n\ttype HDMI_NULL_SEND;\\\n\ttype HDMI_DATA_SCRAMBLE_EN;\\\n\ttype HDMI_NO_EXTRA_NULL_PACKET_FILLED;\\\n\ttype HDMI_AUDIO_INFO_SEND;\\\n\ttype AFMT_AUDIO_INFO_UPDATE;\\\n\ttype HDMI_AUDIO_INFO_LINE;\\\n\ttype HDMI_GC_AVMUTE;\\\n\ttype DP_MSE_RATE_X;\\\n\ttype DP_MSE_RATE_Y;\\\n\ttype DP_MSE_RATE_UPDATE_PENDING;\\\n\ttype DP_SEC_GSP0_ENABLE;\\\n\ttype DP_SEC_STREAM_ENABLE;\\\n\ttype DP_SEC_GSP1_ENABLE;\\\n\ttype DP_SEC_GSP2_ENABLE;\\\n\ttype DP_SEC_GSP3_ENABLE;\\\n\ttype DP_SEC_GSP4_ENABLE;\\\n\ttype DP_SEC_GSP5_ENABLE;\\\n\ttype DP_SEC_GSP5_LINE_NUM;\\\n\ttype DP_SEC_GSP5_LINE_REFERENCE;\\\n\ttype DP_SEC_GSP6_ENABLE;\\\n\ttype DP_SEC_GSP7_ENABLE;\\\n\ttype DP_SEC_GSP7_PPS;\\\n\ttype DP_SEC_GSP7_SEND;\\\n\ttype DP_SEC_GSP4_SEND;\\\n\ttype DP_SEC_GSP4_SEND_PENDING;\\\n\ttype DP_SEC_GSP4_LINE_NUM;\\\n\ttype DP_SEC_GSP4_SEND_ANY_LINE;\\\n\ttype DP_SEC_MPG_ENABLE;\\\n\ttype DP_VID_STREAM_DIS_DEFER;\\\n\ttype DP_VID_STREAM_ENABLE;\\\n\ttype DP_VID_STREAM_STATUS;\\\n\ttype DP_STEER_FIFO_RESET;\\\n\ttype DP_VID_M_N_GEN_EN;\\\n\ttype DP_VID_N;\\\n\ttype DP_VID_M;\\\n\ttype DIG_START;\\\n\ttype AFMT_AUDIO_SRC_SELECT;\\\n\ttype AFMT_AUDIO_CHANNEL_ENABLE;\\\n\ttype HDMI_AUDIO_PACKETS_PER_LINE;\\\n\ttype HDMI_AUDIO_DELAY_EN;\\\n\ttype AFMT_60958_CS_UPDATE;\\\n\ttype AFMT_AUDIO_LAYOUT_OVRD;\\\n\ttype AFMT_60958_OSF_OVRD;\\\n\ttype HDMI_ACR_AUTO_SEND;\\\n\ttype HDMI_ACR_SOURCE;\\\n\ttype HDMI_ACR_AUDIO_PRIORITY;\\\n\ttype HDMI_ACR_CTS_32;\\\n\ttype HDMI_ACR_N_32;\\\n\ttype HDMI_ACR_CTS_44;\\\n\ttype HDMI_ACR_N_44;\\\n\ttype HDMI_ACR_CTS_48;\\\n\ttype HDMI_ACR_N_48;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_L;\\\n\ttype AFMT_60958_CS_CLOCK_ACCURACY;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_R;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_2;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_3;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_4;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_5;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_6;\\\n\ttype AFMT_60958_CS_CHANNEL_NUMBER_7;\\\n\ttype DP_SEC_AUD_N;\\\n\ttype DP_SEC_AUD_N_READBACK;\\\n\ttype DP_SEC_AUD_M_READBACK;\\\n\ttype DP_SEC_TIMESTAMP_MODE;\\\n\ttype DP_SEC_ASP_ENABLE;\\\n\ttype DP_SEC_ATP_ENABLE;\\\n\ttype DP_SEC_AIP_ENABLE;\\\n\ttype DP_SEC_ACM_ENABLE;\\\n\ttype DP_SEC_GSP7_LINE_NUM;\\\n\ttype AFMT_AUDIO_SAMPLE_SEND;\\\n\ttype AFMT_AUDIO_CLOCK_EN;\\\n\ttype TMDS_PIXEL_ENCODING;\\\n\ttype TMDS_COLOR_FORMAT;\\\n\ttype DIG_STEREOSYNC_SELECT;\\\n\ttype DIG_STEREOSYNC_GATE_EN;\\\n\ttype DP_DB_DISABLE;\\\n\ttype DP_MSA_MISC0;\\\n\ttype DP_MSA_HTOTAL;\\\n\ttype DP_MSA_VTOTAL;\\\n\ttype DP_MSA_HSTART;\\\n\ttype DP_MSA_VSTART;\\\n\ttype DP_MSA_HSYNCWIDTH;\\\n\ttype DP_MSA_HSYNCPOLARITY;\\\n\ttype DP_MSA_VSYNCWIDTH;\\\n\ttype DP_MSA_VSYNCPOLARITY;\\\n\ttype DP_MSA_HWIDTH;\\\n\ttype DP_MSA_VHEIGHT;\\\n\ttype HDMI_DB_DISABLE;\\\n\ttype DP_VID_N_MUL;\\\n\ttype DP_VID_M_DOUBLE_VALUE_EN;\\\n\ttype DIG_SOURCE_SELECT;\\\n\ttype DIG_FIFO_LEVEL_ERROR;\\\n\ttype DIG_FIFO_USE_OVERWRITE_LEVEL;\\\n\ttype DIG_FIFO_OVERWRITE_LEVEL;\\\n\ttype DIG_FIFO_ERROR_ACK;\\\n\ttype DIG_FIFO_CAL_AVERAGE_LEVEL;\\\n\ttype DIG_FIFO_MAXIMUM_LEVEL;\\\n\ttype DIG_FIFO_MINIMUM_LEVEL;\\\n\ttype DIG_FIFO_READ_CLOCK_SRC;\\\n\ttype DIG_FIFO_CALIBRATED;\\\n\ttype DIG_FIFO_FORCE_RECAL_AVERAGE;\\\n\ttype DIG_FIFO_FORCE_RECOMP_MINMAX;\\\n\ttype DIG_CLOCK_PATTERN\n\n#define SE_REG_FIELD_LIST_DCN2_0(type) \\\n\ttype DP_DSC_MODE;\\\n\ttype DP_DSC_SLICE_WIDTH;\\\n\ttype DP_DSC_BYTES_PER_PIXEL;\\\n\ttype DP_VBID6_LINE_REFERENCE;\\\n\ttype DP_VBID6_LINE_NUM;\\\n\ttype METADATA_ENGINE_EN;\\\n\ttype METADATA_HUBP_REQUESTOR_ID;\\\n\ttype METADATA_STREAM_TYPE;\\\n\ttype DP_SEC_METADATA_PACKET_ENABLE;\\\n\ttype DP_SEC_METADATA_PACKET_LINE_REFERENCE;\\\n\ttype DP_SEC_METADATA_PACKET_LINE;\\\n\ttype HDMI_METADATA_PACKET_ENABLE;\\\n\ttype HDMI_METADATA_PACKET_LINE_REFERENCE;\\\n\ttype HDMI_METADATA_PACKET_LINE;\\\n\ttype DOLBY_VISION_EN;\\\n\ttype DP_PIXEL_COMBINE;\\\n\ttype DP_SST_SDP_SPLITTING\n\n#define SE_REG_FIELD_LIST_DCN3_0(type) \\\n\ttype HDMI_GENERIC8_CONT;\\\n\ttype HDMI_GENERIC8_SEND;\\\n\ttype HDMI_GENERIC8_LINE;\\\n\ttype HDMI_GENERIC9_CONT;\\\n\ttype HDMI_GENERIC9_SEND;\\\n\ttype HDMI_GENERIC9_LINE;\\\n\ttype HDMI_GENERIC10_CONT;\\\n\ttype HDMI_GENERIC10_SEND;\\\n\ttype HDMI_GENERIC10_LINE;\\\n\ttype HDMI_GENERIC11_CONT;\\\n\ttype HDMI_GENERIC11_SEND;\\\n\ttype HDMI_GENERIC11_LINE;\\\n\ttype HDMI_GENERIC12_CONT;\\\n\ttype HDMI_GENERIC12_SEND;\\\n\ttype HDMI_GENERIC12_LINE;\\\n\ttype HDMI_GENERIC13_CONT;\\\n\ttype HDMI_GENERIC13_SEND;\\\n\ttype HDMI_GENERIC13_LINE;\\\n\ttype HDMI_GENERIC14_CONT;\\\n\ttype HDMI_GENERIC14_SEND;\\\n\ttype HDMI_GENERIC14_LINE;\\\n\ttype DP_SEC_GSP11_PPS;\\\n\ttype DP_SEC_GSP11_ENABLE;\\\n\ttype DP_SEC_GSP11_LINE_NUM\n\n#define SE_REG_FIELD_LIST_DCN3_2(type) \\\n\ttype DIG_FIFO_OUTPUT_PIXEL_MODE;\\\n\ttype DP_PIXEL_PER_CYCLE_PROCESSING_MODE;\\\n\ttype DIG_SYMCLK_FE_ON;\\\n\ttype DIG_FIFO_READ_START_LEVEL;\\\n\ttype DIG_FIFO_ENABLE;\\\n\ttype DIG_FIFO_RESET;\\\n\ttype DIG_FIFO_RESET_DONE\n\nstruct dcn10_stream_encoder_shift {\n\tSE_REG_FIELD_LIST_DCN1_0(uint8_t);\n\tuint8_t HDMI_ACP_SEND;\n\tSE_REG_FIELD_LIST_DCN2_0(uint8_t);\n\tSE_REG_FIELD_LIST_DCN3_0(uint8_t);\n\tSE_REG_FIELD_LIST_DCN3_2(uint8_t);\n\n};\n\nstruct dcn10_stream_encoder_mask {\n\tSE_REG_FIELD_LIST_DCN1_0(uint32_t);\n\tuint32_t HDMI_ACP_SEND;\n\tSE_REG_FIELD_LIST_DCN2_0(uint32_t);\n\tSE_REG_FIELD_LIST_DCN3_0(uint32_t);\n\tSE_REG_FIELD_LIST_DCN3_2(uint32_t);\n\n};\n\nstruct dcn10_stream_encoder {\n\tstruct stream_encoder base;\n\tconst struct dcn10_stream_enc_registers *regs;\n\tconst struct dcn10_stream_encoder_shift *se_shift;\n\tconst struct dcn10_stream_encoder_mask *se_mask;\n};\n\nvoid dcn10_stream_encoder_construct(\n\tstruct dcn10_stream_encoder *enc1,\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bp,\n\tenum engine_id eng_id,\n\tconst struct dcn10_stream_enc_registers *regs,\n\tconst struct dcn10_stream_encoder_shift *se_shift,\n\tconst struct dcn10_stream_encoder_mask *se_mask);\n\nvoid enc1_update_generic_info_packet(\n\tstruct dcn10_stream_encoder *enc1,\n\tuint32_t packet_index,\n\tconst struct dc_info_packet *info_packet);\n\nvoid enc1_stream_encoder_dp_set_stream_attribute(\n\tstruct stream_encoder *enc,\n\tstruct dc_crtc_timing *crtc_timing,\n\tenum dc_color_space output_color_space,\n\tbool use_vsc_sdp_for_colorimetry,\n\tuint32_t enable_sdp_splitting);\n\nvoid enc1_stream_encoder_hdmi_set_stream_attribute(\n\tstruct stream_encoder *enc,\n\tstruct dc_crtc_timing *crtc_timing,\n\tint actual_pix_clk_khz,\n\tbool enable_audio);\n\nvoid enc1_stream_encoder_dvi_set_stream_attribute(\n\tstruct stream_encoder *enc,\n\tstruct dc_crtc_timing *crtc_timing,\n\tbool is_dual_link);\n\nvoid enc1_stream_encoder_set_throttled_vcp_size(\n\tstruct stream_encoder *enc,\n\tstruct fixed31_32 avg_time_slots_per_mtp);\n\nvoid enc1_stream_encoder_update_dp_info_packets(\n\tstruct stream_encoder *enc,\n\tconst struct encoder_info_frame *info_frame);\n\nvoid enc1_stream_encoder_send_immediate_sdp_message(\n\tstruct stream_encoder *enc,\n\tconst uint8_t *custom_sdp_message,\n\t\t\t\tunsigned int sdp_message_size);\n\nvoid enc1_stream_encoder_stop_dp_info_packets(\n\tstruct stream_encoder *enc);\n\nvoid enc1_stream_encoder_reset_fifo(\n\tstruct stream_encoder *enc);\n\nvoid enc1_stream_encoder_dp_blank(\n\tstruct dc_link *link,\n\tstruct stream_encoder *enc);\n\nvoid enc1_stream_encoder_dp_unblank(\n\tstruct dc_link *link,\n\tstruct stream_encoder *enc,\n\tconst struct encoder_unblank_param *param);\n\nvoid enc1_setup_stereo_sync(\n\tstruct stream_encoder *enc,\n\tint tg_inst, bool enable);\n\nvoid enc1_stream_encoder_set_avmute(\n\tstruct stream_encoder *enc,\n\tbool enable);\n\nvoid enc1_se_audio_mute_control(\n\tstruct stream_encoder *enc,\n\tbool mute);\n\nvoid enc1_se_dp_audio_setup(\n\tstruct stream_encoder *enc,\n\tunsigned int az_inst,\n\tstruct audio_info *info);\n\nvoid enc1_se_dp_audio_enable(\n\tstruct stream_encoder *enc);\n\nvoid enc1_se_dp_audio_disable(\n\tstruct stream_encoder *enc);\n\nvoid enc1_se_hdmi_audio_setup(\n\tstruct stream_encoder *enc,\n\tunsigned int az_inst,\n\tstruct audio_info *info,\n\tstruct audio_crtc_info *audio_crtc_info);\n\nvoid enc1_se_hdmi_audio_disable(\n\tstruct stream_encoder *enc);\n\nvoid enc1_dig_connect_to_otg(\n\tstruct stream_encoder *enc,\n\tint tg_inst);\n\nunsigned int enc1_dig_source_otg(\n\tstruct stream_encoder *enc);\n\nvoid enc1_stream_encoder_set_stream_attribute_helper(\n\tstruct dcn10_stream_encoder *enc1,\n\tstruct dc_crtc_timing *crtc_timing);\n\nvoid enc1_se_enable_audio_clock(\n\tstruct stream_encoder *enc,\n\tbool enable);\n\nvoid enc1_se_enable_dp_audio(\n\tstruct stream_encoder *enc);\n\nvoid get_audio_clock_info(\n\tenum dc_color_depth color_depth,\n\tuint32_t crtc_pixel_clock_100Hz,\n\tuint32_t actual_pixel_clock_100Hz,\n\tstruct audio_clock_info *audio_clock_info);\n\nvoid enc1_reset_hdmi_stream_attribute(\n\tstruct stream_encoder *enc);\n\nbool enc1_stream_encoder_dp_get_pixel_format(\n\tstruct stream_encoder *enc,\n\tenum dc_pixel_encoding *encoding,\n\tenum dc_color_depth *depth);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}