<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>wr_data_direct</TopModelName>
        <TargetClockPeriod>6.00</TargetClockPeriod>
        <ClockUncertainty>1.62</ClockUncertainty>
        <TargetInitiationInterval>1</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.250</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>5</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>6</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>1</DSP>
            <FF>579</FF>
            <LUT>513</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_Axi_lite_AWVALID</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_AWREADY</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_AWADDR</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_WVALID</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_WREADY</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_WDATA</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_WSTRB</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_ARVALID</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_ARREADY</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_ARADDR</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_RVALID</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_RREADY</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_RDATA</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_RRESP</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_BVALID</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_BREADY</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_Axi_lite_BRESP</name>
            <Object>Axi_lite</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>wr_data_direct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>wr_data_direct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TDATA</name>
            <Object>strm_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TVALID</name>
            <Object>strm_in_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TREADY</name>
            <Object>strm_in_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TDEST</name>
            <Object>strm_in_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TKEEP</name>
            <Object>strm_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TSTRB</name>
            <Object>strm_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TUSER</name>
            <Object>strm_in_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TLAST</name>
            <Object>strm_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TID</name>
            <Object>strm_in_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_dir_TDATA</name>
            <Object>s_dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_dir_TVALID</name>
            <Object>s_dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_dir_TREADY</name>
            <Object>s_dir</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_data_TDATA</name>
            <Object>s_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_data_TVALID</name>
            <Object>s_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_data_TREADY</name>
            <Object>s_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>wr_data_direct</ModuleName>
            <BindInstances>mac_muladd_12ns_11ns_11ns_22_4_1_U1 mac_muladd_12ns_11ns_11ns_22_4_1_U1 s_dir_TDATA_int_regslice add_ln66_fu_211_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>wr_data_direct</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.250</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>579</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>513</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_11ns_11ns_22_4_1_U1" SOURCE="../hls_src/wr_data_dir.cpp:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_11ns_11ns_22_4_1_U1" SOURCE="../hls_src/wr_data_dir.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="s_dir_TDATA_int_regslice" SOURCE="../hls_src/wr_data_dir.cpp:61" URAM="0" VARIABLE="addr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_211_p2" SOURCE="../hls_src/wr_data_dir.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="strm_in" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="strm_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_dir" index="1" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_dir" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_data" index="2" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_data" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width_img" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Axi_lite" name="width_img" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="base_addr" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Axi_lite" name="base_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="statistics" index="5" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_Axi_lite" name="statistics" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_Axi_lite" name="statistics_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_Axi_lite" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_Axi_lite_" paramPrefix="C_S_AXI_AXI_LITE_">
            <ports>
                <port>s_axi_Axi_lite_ARADDR</port>
                <port>s_axi_Axi_lite_ARREADY</port>
                <port>s_axi_Axi_lite_ARVALID</port>
                <port>s_axi_Axi_lite_AWADDR</port>
                <port>s_axi_Axi_lite_AWREADY</port>
                <port>s_axi_Axi_lite_AWVALID</port>
                <port>s_axi_Axi_lite_BREADY</port>
                <port>s_axi_Axi_lite_BRESP</port>
                <port>s_axi_Axi_lite_BVALID</port>
                <port>s_axi_Axi_lite_RDATA</port>
                <port>s_axi_Axi_lite_RREADY</port>
                <port>s_axi_Axi_lite_RRESP</port>
                <port>s_axi_Axi_lite_RVALID</port>
                <port>s_axi_Axi_lite_WDATA</port>
                <port>s_axi_Axi_lite_WREADY</port>
                <port>s_axi_Axi_lite_WSTRB</port>
                <port>s_axi_Axi_lite_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="width_img" access="W" description="Data signal of width_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="width_img" access="W" description="Bit 31 to 0 of width_img"/>
                    </fields>
                </register>
                <register offset="0x18" name="base_addr" access="W" description="Data signal of base_addr" range="32">
                    <fields>
                        <field offset="0" width="32" name="base_addr" access="W" description="Bit 31 to 0 of base_addr"/>
                    </fields>
                </register>
                <register offset="0x20" name="statistics" access="R" description="Data signal of statistics" range="32">
                    <fields>
                        <field offset="0" width="32" name="statistics" access="R" description="Bit 31 to 0 of statistics"/>
                    </fields>
                </register>
                <register offset="0x24" name="statistics_ctrl" access="R" description="Control signal of statistics" range="32">
                    <fields>
                        <field offset="0" width="1" name="statistics_ap_vld" access="R" description="Control signal statistics_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="width_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="base_addr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="statistics"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_Axi_lite:strm_in:s_dir:s_data</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="strm_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="strm_in_">
            <ports>
                <port>strm_in_TDATA</port>
                <port>strm_in_TDEST</port>
                <port>strm_in_TID</port>
                <port>strm_in_TKEEP</port>
                <port>strm_in_TLAST</port>
                <port>strm_in_TREADY</port>
                <port>strm_in_TSTRB</port>
                <port>strm_in_TUSER</port>
                <port>strm_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="strm_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_dir" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="s_dir_">
            <ports>
                <port>s_dir_TDATA</port>
                <port>s_dir_TREADY</port>
                <port>s_dir_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_dir"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_data" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="s_data_">
            <ports>
                <port>s_data_TDATA</port>
                <port>s_data_TREADY</port>
                <port>s_data_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_data"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_Axi_lite">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_Axi_lite">width_img, 0x10, 32, W, Data signal of width_img, </column>
                    <column name="s_axi_Axi_lite">base_addr, 0x18, 32, W, Data signal of base_addr, </column>
                    <column name="s_axi_Axi_lite">statistics, 0x20, 32, R, Data signal of statistics, </column>
                    <column name="s_axi_Axi_lite">statistics_ctrl, 0x24, 32, R, Control signal of statistics, 0=statistics_ap_vld</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="s_data">out, both, 32, , , , , 1, , , 1</column>
                    <column name="s_dir">out, both, 32, , , , , 1, , , 1</column>
                    <column name="strm_in">in, both, 64, 1, 1, 8, 1, 1, 8, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="strm_in">in, stream&lt;hls::axis&lt;ap_uint&lt;64&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="s_dir">out, unsigned int&amp;</column>
                    <column name="s_data">out, unsigned int&amp;</column>
                    <column name="width_img">in, unsigned int</column>
                    <column name="base_addr">in, unsigned int</column>
                    <column name="statistics">out, unsigned int&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="strm_in">strm_in, interface, </column>
                    <column name="s_dir">s_dir, interface, </column>
                    <column name="s_data">s_data, interface, </column>
                    <column name="width_img">s_axi_Axi_lite, register, name=width_img offset=0x10 range=32</column>
                    <column name="base_addr">s_axi_Axi_lite, register, name=base_addr offset=0x18 range=32</column>
                    <column name="statistics">s_axi_Axi_lite, register, name=statistics offset=0x20 range=32</column>
                    <column name="statistics">s_axi_Axi_lite, register, name=statistics_ctrl offset=0x24 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="../hls_src/wr_data_dir.cpp:27" status="valid" parentFunction="wr_data_direct" variable="strm_in" isDirective="0" options="axis register both port=strm_in"/>
        <Pragma type="interface" location="../hls_src/wr_data_dir.cpp:28" status="valid" parentFunction="wr_data_direct" variable="s_data" isDirective="0" options="axis register port=s_data"/>
        <Pragma type="interface" location="../hls_src/wr_data_dir.cpp:29" status="valid" parentFunction="wr_data_direct" variable="s_dir" isDirective="0" options="axis register port=s_dir"/>
        <Pragma type="interface" location="../hls_src/wr_data_dir.cpp:30" status="valid" parentFunction="wr_data_direct" variable="statistics" isDirective="0" options="s_axilite port=statistics bundle=Axi_lite"/>
        <Pragma type="interface" location="../hls_src/wr_data_dir.cpp:31" status="valid" parentFunction="wr_data_direct" variable="width_img" isDirective="0" options="s_axilite port=width_img bundle=Axi_lite"/>
        <Pragma type="interface" location="../hls_src/wr_data_dir.cpp:32" status="valid" parentFunction="wr_data_direct" variable="base_addr" isDirective="0" options="s_axilite port=base_addr bundle=Axi_lite"/>
        <Pragma type="interface" location="../hls_src/wr_data_dir.cpp:34" status="valid" parentFunction="wr_data_direct" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="../hls_src/wr_data_dir.cpp:46" status="valid" parentFunction="wr_data_direct" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

