{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 01:05:10 2024 " "Info: Processing started: Tue Jun 18 01:05:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "true_clk " "Info: Assuming node \"true_clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "true_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps1 " "Info: Assuming node \"ps1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps0 " "Info: Assuming node \"ps0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~37 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~37 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~44 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~44\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~42 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~42\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~43 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~43\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~41 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~41\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~35 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~37 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~38 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~38\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~34 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~0 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~0\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register passwd_register:set_password1\|register:r3\|q\[0\] register error_counter:error_cnt\|error_count\[0\] 38.46 MHz 26.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 38.46 MHz between source register \"passwd_register:set_password1\|register:r3\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[0\]\" (period= 26.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.200 ns + Longest register register " "Info: + Longest register to register delay is 7.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password1\|register:r3\|q\[0\] 1 REG LC4_A8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A8; Fanout = 1; REG Node = 'passwd_register:set_password1\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 1.600 ns judge:jg1\|Equal2~5 2 COMB LC6_A9 1 " "Info: 2: + IC(0.600 ns) + CELL(1.000 ns) = 1.600 ns; Loc. = LC6_A9; Fanout = 1; COMB Node = 'judge:jg1\|Equal2~5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.600 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 2.800 ns res_tmp~1290 3 COMB LC2_A9 1 " "Info: 3: + IC(0.100 ns) + CELL(1.100 ns) = 2.800 ns; Loc. = LC2_A9; Fanout = 1; COMB Node = 'res_tmp~1290'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { judge:jg1|Equal2~5 res_tmp~1290 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.400 ns) 3.800 ns res_tmp~1410 4 COMB LC5_A7 1 " "Info: 4: + IC(0.600 ns) + CELL(0.400 ns) = 3.800 ns; Loc. = LC5_A7; Fanout = 1; COMB Node = 'res_tmp~1410'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1290 res_tmp~1410 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.800 ns res_tmp~1346 5 COMB LC6_A7 1 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 4.800 ns; Loc. = LC6_A7; Fanout = 1; COMB Node = 'res_tmp~1346'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1410 res_tmp~1346 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 5.500 ns res_tmp~1390 6 COMB LC2_A7 1 " "Info: 6: + IC(0.100 ns) + CELL(0.600 ns) = 5.500 ns; Loc. = LC2_A7; Fanout = 1; COMB Node = 'res_tmp~1390'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res_tmp~1346 res_tmp~1390 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 6.500 ns res_tmp~1341 7 COMB LC3_A7 3 " "Info: 7: + IC(0.000 ns) + CELL(1.000 ns) = 6.500 ns; Loc. = LC3_A7; Fanout = 3; COMB Node = 'res_tmp~1341'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1390 res_tmp~1341 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 7.200 ns error_counter:error_cnt\|error_count\[0\] 8 REG LC1_A7 4 " "Info: 8: + IC(0.100 ns) + CELL(0.600 ns) = 7.200 ns; Loc. = LC1_A7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res_tmp~1341 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 79.17 % ) " "Info: Total cell delay = 5.700 ns ( 79.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 20.83 % ) " "Info: Total interconnect delay = 1.500 ns ( 20.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.200 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1290 res_tmp~1410 res_tmp~1346 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.200 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1290 res_tmp~1410 res_tmp~1346 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } { 0.000ns 0.600ns 0.100ns 0.600ns 0.000ns 0.100ns 0.000ns 0.100ns } { 0.000ns 1.000ns 1.100ns 0.400ns 1.000ns 0.600ns 1.000ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.100 ns - Smallest " "Info: - Smallest clock skew is -5.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 3.900 ns error_counter:error_cnt\|error_count\[0\] 2 REG LC1_A7 4 " "Info: 2: + IC(1.100 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_A7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 71.79 % ) " "Info: Total cell delay = 2.800 ns ( 71.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 28.21 % ) " "Info: Total interconnect delay = 1.100 ns ( 28.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.900 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.100ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 5.700 ns passwd_register:set_password4\|comb~40 2 COMB LC1_A28 4 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC1_A28; Fanout = 4; COMB Node = 'passwd_register:set_password4\|comb~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.900 ns" { clk passwd_register:set_password4|comb~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 7.200 ns passwd_register:set_password1\|comb~39 3 COMB LC2_A32 8 " "Info: 3: + IC(0.700 ns) + CELL(0.800 ns) = 7.200 ns; Loc. = LC2_A32; Fanout = 8; COMB Node = 'passwd_register:set_password1\|comb~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { passwd_register:set_password4|comb~40 passwd_register:set_password1|comb~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 9.000 ns passwd_register:set_password1\|register:r3\|q\[0\] 4 REG LC4_A8 1 " "Info: 4: + IC(1.800 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC4_A8; Fanout = 1; REG Node = 'passwd_register:set_password1\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { passwd_register:set_password1|comb~39 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 51.11 % ) " "Info: Total cell delay = 4.600 ns ( 51.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 48.89 % ) " "Info: Total interconnect delay = 4.400 ns ( 48.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.000 ns" { clk passwd_register:set_password4|comb~40 passwd_register:set_password1|comb~39 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.000 ns" { clk clk~out passwd_register:set_password4|comb~40 passwd_register:set_password1|comb~39 passwd_register:set_password1|register:r3|q[0] } { 0.000ns 0.000ns 1.900ns 0.700ns 1.800ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.900 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.100ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.000 ns" { clk passwd_register:set_password4|comb~40 passwd_register:set_password1|comb~39 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.000 ns" { clk clk~out passwd_register:set_password4|comb~40 passwd_register:set_password1|comb~39 passwd_register:set_password1|register:r3|q[0] } { 0.000ns 0.000ns 1.900ns 0.700ns 1.800ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.200 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1290 res_tmp~1410 res_tmp~1346 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.200 ns" { passwd_register:set_password1|register:r3|q[0] judge:jg1|Equal2~5 res_tmp~1290 res_tmp~1410 res_tmp~1346 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } { 0.000ns 0.600ns 0.100ns 0.600ns 0.000ns 0.100ns 0.000ns 0.100ns } { 0.000ns 1.000ns 1.100ns 0.400ns 1.000ns 0.600ns 1.000ns 0.600ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.900 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.100ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.000 ns" { clk passwd_register:set_password4|comb~40 passwd_register:set_password1|comb~39 passwd_register:set_password1|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.000 ns" { clk clk~out passwd_register:set_password4|comb~40 passwd_register:set_password1|comb~39 passwd_register:set_password1|register:r3|q[0] } { 0.000ns 0.000ns 1.900ns 0.700ns 1.800ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "true_clk register register led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\] 250.0 MHz Internal " "Info: Clock \"true_clk\" Internal fmax is restricted to 250.0 MHz between source register \"led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]\" and destination register \"led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.0 ns 2.0 ns 4.0 ns " "Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.900 ns + Longest register register " "Info: + Longest register to register delay is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 1 REG LC7_A36 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A36; Fanout = 2; REG Node = 'led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns led_flasher:led_fls\|LessThan0~22 2 COMB LC1_A36 7 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC1_A36; Fanout = 7; COMB Node = 'led_flasher:led_fls\|LessThan0~22'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] led_flasher:led_fls|LessThan0~22 } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 1.900 ns led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\] 3 REG LC6_A36 4 " "Info: 3: + IC(0.100 ns) + CELL(0.700 ns) = 1.900 ns; Loc. = LC6_A36; Fanout = 4; REG Node = 'led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.800 ns" { led_flasher:led_fls|LessThan0~22 led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 89.47 % ) " "Info: Total cell delay = 1.700 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 10.53 % ) " "Info: Total interconnect delay = 0.200 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] led_flasher:led_fls|LessThan0~22 led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.900 ns" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] led_flasher:led_fls|LessThan0~22 led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } { 0.000ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.700ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk destination 5.000 ns + Shortest register " "Info: + Shortest clock path from clock \"true_clk\" to destination register is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns true_clk 1 CLK PIN_67 7 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 7; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 5.000 ns led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\] 2 REG LC6_A36 4 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 5.000 ns; Loc. = LC6_A36; Fanout = 4; REG Node = 'led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 56.00 % ) " "Info: Total cell delay = 2.800 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 44.00 % ) " "Info: Total interconnect delay = 2.200 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.000 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.000 ns" { true_clk true_clk~out led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } { 0.000ns 0.000ns 2.200ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 5.000 ns - Longest register " "Info: - Longest clock path from clock \"true_clk\" to source register is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns true_clk 1 CLK PIN_67 7 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 7; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 5.000 ns led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC7_A36 2 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 5.000 ns; Loc. = LC7_A36; Fanout = 2; REG Node = 'led_flasher:led_fls\|lpm_counter:second_count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 56.00 % ) " "Info: Total cell delay = 2.800 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 44.00 % ) " "Info: Total interconnect delay = 2.200 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.000 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.000 ns" { true_clk true_clk~out led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } { 0.000ns 0.000ns 2.200ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.000 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.000 ns" { true_clk true_clk~out led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } { 0.000ns 0.000ns 2.200ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.000 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.000 ns" { true_clk true_clk~out led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } { 0.000ns 0.000ns 2.200ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] led_flasher:led_fls|LessThan0~22 led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.900 ns" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] led_flasher:led_fls|LessThan0~22 led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } { 0.000ns 0.100ns 0.100ns } { 0.000ns 1.000ns 0.700ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.000 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.000 ns" { true_clk true_clk~out led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } { 0.000ns 0.000ns 2.200ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.000 ns" { true_clk led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.000 ns" { true_clk true_clk~out led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[3] } { 0.000ns 0.000ns 2.200ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { led_flasher:led_fls|lpm_counter:second_count_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } {  } {  } } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf" 271 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a0 " "Info: No valid register-to-register data paths exist for clock \"a0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a1 " "Info: No valid register-to-register data paths exist for clock \"a1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps1 " "Info: No valid register-to-register data paths exist for clock \"ps1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps0 " "Info: No valid register-to-register data paths exist for clock \"ps0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "error_counter:error_cnt\|error_count\[0\] a1 clk 7.800 ns register " "Info: tsu for register \"error_counter:error_cnt\|error_count\[0\]\" (data pin = \"a1\", clock pin = \"clk\") is 7.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns + Longest pin register " "Info: + Longest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns a1 1 CLK PIN_137 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_137; Fanout = 16; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.000 ns) 4.900 ns yima2to4:yima_mode\|Decoder0~13 2 COMB LC6_A31 7 " "Info: 2: + IC(1.100 ns) + CELL(1.000 ns) = 4.900 ns; Loc. = LC6_A31; Fanout = 7; COMB Node = 'yima2to4:yima_mode\|Decoder0~13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.100 ns" { a1 yima2to4:yima_mode|Decoder0~13 } "NODE_NAME" } } { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.600 ns) 7.100 ns res_tmp~1428 3 COMB LC3_A17 1 " "Info: 3: + IC(1.600 ns) + CELL(0.600 ns) = 7.100 ns; Loc. = LC3_A17; Fanout = 1; COMB Node = 'res_tmp~1428'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { yima2to4:yima_mode|Decoder0~13 res_tmp~1428 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 8.100 ns res_tmp~1351 4 COMB LC4_A17 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 8.100 ns; Loc. = LC4_A17; Fanout = 1; COMB Node = 'res_tmp~1351'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1428 res_tmp~1351 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.700 ns) 9.600 ns res_tmp~1390 5 COMB LC2_A7 1 " "Info: 5: + IC(0.800 ns) + CELL(0.700 ns) = 9.600 ns; Loc. = LC2_A7; Fanout = 1; COMB Node = 'res_tmp~1390'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { res_tmp~1351 res_tmp~1390 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 10.600 ns res_tmp~1341 6 COMB LC3_A7 3 " "Info: 6: + IC(0.000 ns) + CELL(1.000 ns) = 10.600 ns; Loc. = LC3_A7; Fanout = 3; COMB Node = 'res_tmp~1341'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1390 res_tmp~1341 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 11.300 ns error_counter:error_cnt\|error_count\[0\] 7 REG LC1_A7 4 " "Info: 7: + IC(0.100 ns) + CELL(0.600 ns) = 11.300 ns; Loc. = LC1_A7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res_tmp~1341 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 68.14 % ) " "Info: Total cell delay = 7.700 ns ( 68.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 31.86 % ) " "Info: Total interconnect delay = 3.600 ns ( 31.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.300 ns" { a1 yima2to4:yima_mode|Decoder0~13 res_tmp~1428 res_tmp~1351 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.300 ns" { a1 a1~out yima2to4:yima_mode|Decoder0~13 res_tmp~1428 res_tmp~1351 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.100ns 1.600ns 0.000ns 0.800ns 0.000ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.600ns 1.000ns 0.700ns 1.000ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 3.900 ns error_counter:error_cnt\|error_count\[0\] 2 REG LC1_A7 4 " "Info: 2: + IC(1.100 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_A7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 71.79 % ) " "Info: Total cell delay = 2.800 ns ( 71.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 28.21 % ) " "Info: Total interconnect delay = 1.100 ns ( 28.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.900 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.100ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.300 ns" { a1 yima2to4:yima_mode|Decoder0~13 res_tmp~1428 res_tmp~1351 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.300 ns" { a1 a1~out yima2to4:yima_mode|Decoder0~13 res_tmp~1428 res_tmp~1351 res_tmp~1390 res_tmp~1341 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.100ns 1.600ns 0.000ns 0.800ns 0.000ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.600ns 1.000ns 0.700ns 1.000ns 0.600ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.900 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.100ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out1\[0\] out1_reg\[0\] 10.700 ns register " "Info: tco from clock \"clk\" to destination pin \"out1\[0\]\" through register \"out1_reg\[0\]\" is 10.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 4.500 ns out1_reg\[0\] 2 REG LC7_D2 2 " "Info: 2: + IC(1.700 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = LC7_D2; Fanout = 2; REG Node = 'out1_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { clk out1_reg[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 62.22 % ) " "Info: Total cell delay = 2.800 ns ( 62.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 37.78 % ) " "Info: Total interconnect delay = 1.700 ns ( 37.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.500 ns" { clk out1_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.500 ns" { clk clk~out out1_reg[0] } { 0.000ns 0.000ns 1.700ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns + Longest register pin " "Info: + Longest register to pin delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out1_reg\[0\] 1 REG LC7_D2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D2; Fanout = 2; REG Node = 'out1_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { out1_reg[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(3.800 ns) 5.900 ns out1\[0\] 2 PIN PIN_8 0 " "Info: 2: + IC(2.100 ns) + CELL(3.800 ns) = 5.900 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'out1\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.900 ns" { out1_reg[0] out1[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 64.41 % ) " "Info: Total cell delay = 3.800 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 35.59 % ) " "Info: Total interconnect delay = 2.100 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.900 ns" { out1_reg[0] out1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.900 ns" { out1_reg[0] out1[0] } { 0.000ns 2.100ns } { 0.000ns 3.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.500 ns" { clk out1_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.500 ns" { clk clk~out out1_reg[0] } { 0.000ns 0.000ns 1.700ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.900 ns" { out1_reg[0] out1[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.900 ns" { out1_reg[0] out1[0] } { 0.000ns 2.100ns } { 0.000ns 3.800ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:set_password2\|register:r4\|q\[3\] inB\[3\] clk 5.300 ns register " "Info: th for register \"passwd_register:set_password2\|register:r4\|q\[3\]\" (data pin = \"inB\[3\]\", clock pin = \"clk\") is 5.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 37 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 5.700 ns passwd_register:set_password4\|comb~40 2 COMB LC1_A28 4 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 5.700 ns; Loc. = LC1_A28; Fanout = 4; COMB Node = 'passwd_register:set_password4\|comb~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.900 ns" { clk passwd_register:set_password4|comb~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.000 ns) 7.400 ns passwd_register:set_password2\|comb~37 3 COMB LC5_A32 8 " "Info: 3: + IC(0.700 ns) + CELL(1.000 ns) = 7.400 ns; Loc. = LC5_A32; Fanout = 8; COMB Node = 'passwd_register:set_password2\|comb~37'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { passwd_register:set_password4|comb~40 passwd_register:set_password2|comb~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 9.200 ns passwd_register:set_password2\|register:r4\|q\[3\] 4 REG LC1_A4 1 " "Info: 4: + IC(1.800 ns) + CELL(0.000 ns) = 9.200 ns; Loc. = LC1_A4; Fanout = 1; REG Node = 'passwd_register:set_password2\|register:r4\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { passwd_register:set_password2|comb~37 passwd_register:set_password2|register:r4|q[3] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 52.17 % ) " "Info: Total cell delay = 4.800 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 47.83 % ) " "Info: Total interconnect delay = 4.400 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.200 ns" { clk passwd_register:set_password4|comb~40 passwd_register:set_password2|comb~37 passwd_register:set_password2|register:r4|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.200 ns" { clk clk~out passwd_register:set_password4|comb~40 passwd_register:set_password2|comb~37 passwd_register:set_password2|register:r4|q[3] } { 0.000ns 0.000ns 1.900ns 0.700ns 1.800ns } { 0.000ns 2.800ns 1.000ns 1.000ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns inB\[3\] 1 PIN PIN_120 66 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_120; Fanout = 66; PIN Node = 'inB\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.400 ns) 4.600 ns passwd_register:set_password2\|register:r4\|q\[3\] 2 REG LC1_A4 1 " "Info: 2: + IC(1.400 ns) + CELL(0.400 ns) = 4.600 ns; Loc. = LC1_A4; Fanout = 1; REG Node = 'passwd_register:set_password2\|register:r4\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { inB[3] passwd_register:set_password2|register:r4|q[3] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 69.57 % ) " "Info: Total cell delay = 3.200 ns ( 69.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 30.43 % ) " "Info: Total interconnect delay = 1.400 ns ( 30.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.600 ns" { inB[3] passwd_register:set_password2|register:r4|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.600 ns" { inB[3] inB[3]~out passwd_register:set_password2|register:r4|q[3] } { 0.000ns 0.000ns 1.400ns } { 0.000ns 2.800ns 0.400ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.200 ns" { clk passwd_register:set_password4|comb~40 passwd_register:set_password2|comb~37 passwd_register:set_password2|register:r4|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.200 ns" { clk clk~out passwd_register:set_password4|comb~40 passwd_register:set_password2|comb~37 passwd_register:set_password2|register:r4|q[3] } { 0.000ns 0.000ns 1.900ns 0.700ns 1.800ns } { 0.000ns 2.800ns 1.000ns 1.000ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.600 ns" { inB[3] passwd_register:set_password2|register:r4|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.600 ns" { inB[3] inB[3]~out passwd_register:set_password2|register:r4|q[3] } { 0.000ns 0.000ns 1.400ns } { 0.000ns 2.800ns 0.400ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 01:05:10 2024 " "Info: Processing ended: Tue Jun 18 01:05:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
