Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneivgx
Quartus root          :  c:/altera/11.1sp2/quartus/bin/
Quartus sim root      :  c:/altera/11.1sp2/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  Exercicio_4.vho
Sim SDF file          :  Exercicio_4__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/11.1sp2/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Exercicio_4_run_msim_gate_vhdl.do already exists - backing up current file as Exercicio_4_run_msim_gate_vhdl.do.bak9
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/11.1sp2/modelsim_ase/tcl/vsim/pref.tcl 
ModelSim-Altera Info: # do Exercicio_4_run_msim_gate_vhdl.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying C:\altera\11.1sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied C:\altera\11.1sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {Exercicio_4.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package cycloneiv_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneiv_components
ModelSim-Altera Info: # -- Compiling entity problema_4
ModelSim-Altera Info: # -- Compiling architecture structure of problema_4
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim -voptargs=+acc work.problema_4
ModelSim-Altera Info: # vsim -voptargs=+acc work.problema_4 
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_components
ModelSim-Altera Info: # Loading work.problema_4(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_io_obuf(arch)
ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_io_ibuf(arch)
ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/problema_4/saida \
ModelSim-Altera Info: sim:/problema_4/clk \
ModelSim-Altera Info: sim:/problema_4/reset
ModelSim-Altera Info: force -freeze sim:/problema_4/reset 1 0
ModelSim-Altera Info: force -freeze sim:/problema_4/clk 1 0, 0 {100000 ps} -r 200ns
ModelSim-Altera Info: run 500ns
ModelSim-Altera Info: noforce sim:/problema_4/reset
ModelSim-Altera Info: run 1500ns
Info: NativeLink simulation flow was successful
