vendor_name = ModelSim
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.cmp
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform4.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform3.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform2.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform1.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R1.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/qmegawiz_errors_log.txt
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro_2.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/Waveform1.vwf
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartus/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/db/mux_0kc.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/db/altsyncram_rev3.tdf
design_name = ElMicro
instance = comp, \cacheOut[7]~output\, cacheOut[7]~output, ElMicro, 1
instance = comp, \cacheOut[6]~output\, cacheOut[6]~output, ElMicro, 1
instance = comp, \cacheOut[5]~output\, cacheOut[5]~output, ElMicro, 1
instance = comp, \cacheOut[4]~output\, cacheOut[4]~output, ElMicro, 1
instance = comp, \cacheOut[3]~output\, cacheOut[3]~output, ElMicro, 1
instance = comp, \cacheOut[2]~output\, cacheOut[2]~output, ElMicro, 1
instance = comp, \cacheOut[1]~output\, cacheOut[1]~output, ElMicro, 1
instance = comp, \cacheOut[0]~output\, cacheOut[0]~output, ElMicro, 1
instance = comp, \Outd[7]~output\, Outd[7]~output, ElMicro, 1
instance = comp, \Outd[6]~output\, Outd[6]~output, ElMicro, 1
instance = comp, \Outd[5]~output\, Outd[5]~output, ElMicro, 1
instance = comp, \Outd[4]~output\, Outd[4]~output, ElMicro, 1
instance = comp, \Outd[3]~output\, Outd[3]~output, ElMicro, 1
instance = comp, \Outd[2]~output\, Outd[2]~output, ElMicro, 1
instance = comp, \Outd[1]~output\, Outd[1]~output, ElMicro, 1
instance = comp, \Outd[0]~output\, Outd[0]~output, ElMicro, 1
instance = comp, \CLK~input\, CLK~input, ElMicro, 1
instance = comp, \CLK~inputCLKENA0\, CLK~inputCLKENA0, ElMicro, 1
instance = comp, \SelBus[2]~input\, SelBus[2]~input, ElMicro, 1
instance = comp, \SelBus[1]~input\, SelBus[1]~input, ElMicro, 1
instance = comp, \SelBus[3]~input\, SelBus[3]~input, ElMicro, 1
instance = comp, \SelBus[0]~input\, SelBus[0]~input, ElMicro, 1
instance = comp, \inst3|Regist[6]~0\, inst3|Regist[6]~0, ElMicro, 1
instance = comp, \muxSel[4]~input\, muxSel[4]~input, ElMicro, 1
instance = comp, \muxSel[2]~input\, muxSel[2]~input, ElMicro, 1
instance = comp, \muxSel[5]~input\, muxSel[5]~input, ElMicro, 1
instance = comp, \muxSel[1]~input\, muxSel[1]~input, ElMicro, 1
instance = comp, \muxSel[3]~input\, muxSel[3]~input, ElMicro, 1
instance = comp, \muxSel[0]~input\, muxSel[0]~input, ElMicro, 1
instance = comp, \inst16|_~6\, inst16|_~6, ElMicro, 1
instance = comp, \inst16|_~8\, inst16|_~8, ElMicro, 1
instance = comp, \inst16|_~11\, inst16|_~11, ElMicro, 1
instance = comp, \inst16|_~10\, inst16|_~10, ElMicro, 1
instance = comp, \inst16|_~9\, inst16|_~9, ElMicro, 1
instance = comp, \inst10|Mux4~1\, inst10|Mux4~1, ElMicro, 1
instance = comp, \Destino[2]~input\, Destino[2]~input, ElMicro, 1
instance = comp, \inst16|_~14\, inst16|_~14, ElMicro, 1
instance = comp, \inst16|_~13\, inst16|_~13, ElMicro, 1
instance = comp, \inst16|_~12\, inst16|_~12, ElMicro, 1
instance = comp, \inst18|Regist[0]~0\, inst18|Regist[0]~0, ElMicro, 1
instance = comp, \inst18|Regist[0]~2\, inst18|Regist[0]~2, ElMicro, 1
instance = comp, \inst19|Regist[7]~0\, inst19|Regist[7]~0, ElMicro, 1
instance = comp, \inst16|_~0\, inst16|_~0, ElMicro, 1
instance = comp, \inst16|_~2\, inst16|_~2, ElMicro, 1
instance = comp, \inst16|_~1\, inst16|_~1, ElMicro, 1
instance = comp, \inst18|Regist[0]~1\, inst18|Regist[0]~1, ElMicro, 1
instance = comp, \inst18|Regist[0]~3\, inst18|Regist[0]~3, ElMicro, 1
instance = comp, \MUX_MDR~input\, MUX_MDR~input, ElMicro, 1
instance = comp, \WR~input\, WR~input, ElMicro, 1
instance = comp, \MUX_RAM~input\, MUX_RAM~input, ElMicro, 1
instance = comp, \MUX_MAR~input\, MUX_MAR~input, ElMicro, 1
instance = comp, \Destino[0]~input\, Destino[0]~input, ElMicro, 1
instance = comp, \inst16|result[0]~311\, inst16|result[0]~311, ElMicro, 1
instance = comp, \AluSel[0]~input\, AluSel[0]~input, ElMicro, 1
instance = comp, \AluSel[1]~input\, AluSel[1]~input, ElMicro, 1
instance = comp, \AluSel[2]~input\, AluSel[2]~input, ElMicro, 1
instance = comp, \inst24|Mux2~0\, inst24|Mux2~0, ElMicro, 1
instance = comp, \inst24|Mux4~0\, inst24|Mux4~0, ElMicro, 1
instance = comp, \inst4|Mux4~1\, inst4|Mux4~1, ElMicro, 1
instance = comp, \inst4|Mux3~1\, inst4|Mux3~1, ElMicro, 1
instance = comp, \inst4|Mux1~0\, inst4|Mux1~0, ElMicro, 1
instance = comp, \inst10|Mux2~1\, inst10|Mux2~1, ElMicro, 1
instance = comp, \inst10|Mux3~0\, inst10|Mux3~0, ElMicro, 1
instance = comp, \inst10|Mux3~1\, inst10|Mux3~1, ElMicro, 1
instance = comp, \inst10|Add0~17\, inst10|Add0~17, ElMicro, 1
instance = comp, \inst10|Add0~13\, inst10|Add0~13, ElMicro, 1
instance = comp, \inst10|Mux3~2\, inst10|Mux3~2, ElMicro, 1
instance = comp, \CLR~input\, CLR~input, ElMicro, 1
instance = comp, \CLR~inputCLKENA0\, CLR~inputCLKENA0, ElMicro, 1
instance = comp, \inst3|Regist[6]~1\, inst3|Regist[6]~1, ElMicro, 1
instance = comp, \EnDec~input\, EnDec~input, ElMicro, 1
instance = comp, \inst8|Regist[1]~0\, inst8|Regist[1]~0, ElMicro, 1
instance = comp, \SelRegD[0]~input\, SelRegD[0]~input, ElMicro, 1
instance = comp, \SelRegD[3]~input\, SelRegD[3]~input, ElMicro, 1
instance = comp, \inst5|Regist[6]~0\, inst5|Regist[6]~0, ElMicro, 1
instance = comp, \SelRegD[1]~input\, SelRegD[1]~input, ElMicro, 1
instance = comp, \SelRegD[2]~input\, SelRegD[2]~input, ElMicro, 1
instance = comp, \inst10|Regist[6]~0\, inst10|Regist[6]~0, ElMicro, 1
instance = comp, \inst10|Regist[4]\, inst10|Regist[4], ElMicro, 1
instance = comp, \inst10|Add0~9\, inst10|Add0~9, ElMicro, 1
instance = comp, \inst10|Mux2~0\, inst10|Mux2~0, ElMicro, 1
instance = comp, \inst10|Mux2~2\, inst10|Mux2~2, ElMicro, 1
instance = comp, \inst10|Regist[5]\, inst10|Regist[5], ElMicro, 1
instance = comp, \inst19|Regist[7]~1\, inst19|Regist[7]~1, ElMicro, 1
instance = comp, \inst10|Add0~29\, inst10|Add0~29, ElMicro, 1
instance = comp, \Destino[1]~input\, Destino[1]~input, ElMicro, 1
instance = comp, \inst17|Mux4~1\, inst17|Mux4~1, ElMicro, 1
instance = comp, \inst17|Mux3~0\, inst17|Mux3~0, ElMicro, 1
instance = comp, \inst17|Mux3~1\, inst17|Mux3~1, ElMicro, 1
instance = comp, \inst17|Add0~29\, inst17|Add0~29, ElMicro, 1
instance = comp, \inst17|Add0~25\, inst17|Add0~25, ElMicro, 1
instance = comp, \inst17|Add0~21\, inst17|Add0~21, ElMicro, 1
instance = comp, \inst17|Add0~17\, inst17|Add0~17, ElMicro, 1
instance = comp, \inst17|Add0~13\, inst17|Add0~13, ElMicro, 1
instance = comp, \inst17|Mux3~2\, inst17|Mux3~2, ElMicro, 1
instance = comp, \inst17|Regist[6]~0\, inst17|Regist[6]~0, ElMicro, 1
instance = comp, \inst17|Regist[4]\, inst17|Regist[4], ElMicro, 1
instance = comp, \inst17|Mux4~0\, inst17|Mux4~0, ElMicro, 1
instance = comp, \inst17|Mux4~2\, inst17|Mux4~2, ElMicro, 1
instance = comp, \inst17|Regist[3]\, inst17|Regist[3], ElMicro, 1
instance = comp, \inst17|Mux5~0\, inst17|Mux5~0, ElMicro, 1
instance = comp, \inst17|Mux5~1\, inst17|Mux5~1, ElMicro, 1
instance = comp, \inst17|Regist[2]\, inst17|Regist[2], ElMicro, 1
instance = comp, \inst17|Mux6~0\, inst17|Mux6~0, ElMicro, 1
instance = comp, \inst17|Mux6~1\, inst17|Mux6~1, ElMicro, 1
instance = comp, \inst17|Regist[1]\, inst17|Regist[1], ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w1_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst1|Mux6~1\, inst1|Mux6~1, ElMicro, 1
instance = comp, \inst1|Mux6~0\, inst1|Mux6~0, ElMicro, 1
instance = comp, \inst1|Add0~29\, inst1|Add0~29, ElMicro, 1
instance = comp, \inst1|Add0~25\, inst1|Add0~25, ElMicro, 1
instance = comp, \inst1|Mux6~2\, inst1|Mux6~2, ElMicro, 1
instance = comp, \inst1|Regist[6]~0\, inst1|Regist[6]~0, ElMicro, 1
instance = comp, \inst1|Regist[1]\, inst1|Regist[1], ElMicro, 1
instance = comp, \inst16|result[1]~305\, inst16|result[1]~305, ElMicro, 1
instance = comp, \inst20|Mux4~1\, inst20|Mux4~1, ElMicro, 1
instance = comp, \inst3|Mux7~0\, inst3|Mux7~0, ElMicro, 1
instance = comp, \inst3|Mux2~0\, inst3|Mux2~0, ElMicro, 1
instance = comp, \inst3|Mux2~1\, inst3|Mux2~1, ElMicro, 1
instance = comp, \inst3|Add0~13\, inst3|Add0~13, ElMicro, 1
instance = comp, \inst3|Add0~9\, inst3|Add0~9, ElMicro, 1
instance = comp, \inst3|Mux2~2\, inst3|Mux2~2, ElMicro, 1
instance = comp, \inst8|Regist[1]~1\, inst8|Regist[1]~1, ElMicro, 1
instance = comp, \inst3|Regist[6]~2\, inst3|Regist[6]~2, ElMicro, 1
instance = comp, \inst3|Regist[5]\, inst3|Regist[5], ElMicro, 1
instance = comp, \inst3|Add0~5\, inst3|Add0~5, ElMicro, 1
instance = comp, \inst3|Mux1~1\, inst3|Mux1~1, ElMicro, 1
instance = comp, \inst3|Mux1~0\, inst3|Mux1~0, ElMicro, 1
instance = comp, \inst3|Mux1~2\, inst3|Mux1~2, ElMicro, 1
instance = comp, \inst3|Regist[6]\, inst3|Regist[6], ElMicro, 1
instance = comp, \inst3|Add0~1\, inst3|Add0~1, ElMicro, 1
instance = comp, \inst3|Mux0~0\, inst3|Mux0~0, ElMicro, 1
instance = comp, \inst3|Mux0~1\, inst3|Mux0~1, ElMicro, 1
instance = comp, \inst19|Regist[7]~2\, inst19|Regist[7]~2, ElMicro, 1
instance = comp, \inst3|Regist[7]\, inst3|Regist[7], ElMicro, 1
instance = comp, \inst3|Add0~29\, inst3|Add0~29, ElMicro, 1
instance = comp, \inst3|Mux7~1\, inst3|Mux7~1, ElMicro, 1
instance = comp, \inst18|Regist[0]~4\, inst18|Regist[0]~4, ElMicro, 1
instance = comp, \inst3|Regist[0]\, inst3|Regist[0], ElMicro, 1
instance = comp, \inst3|Add0~25\, inst3|Add0~25, ElMicro, 1
instance = comp, \inst3|Mux6~0\, inst3|Mux6~0, ElMicro, 1
instance = comp, \inst3|Mux6~1\, inst3|Mux6~1, ElMicro, 1
instance = comp, \inst3|Regist[1]\, inst3|Regist[1], ElMicro, 1
instance = comp, \inst3|Add0~21\, inst3|Add0~21, ElMicro, 1
instance = comp, \inst3|Mux5~0\, inst3|Mux5~0, ElMicro, 1
instance = comp, \inst3|Mux5~1\, inst3|Mux5~1, ElMicro, 1
instance = comp, \inst3|Regist[2]\, inst3|Regist[2], ElMicro, 1
instance = comp, \inst3|Add0~17\, inst3|Add0~17, ElMicro, 1
instance = comp, \inst3|Mux4~1\, inst3|Mux4~1, ElMicro, 1
instance = comp, \inst3|Mux4~0\, inst3|Mux4~0, ElMicro, 1
instance = comp, \inst3|Mux4~2\, inst3|Mux4~2, ElMicro, 1
instance = comp, \inst3|Regist[3]\, inst3|Regist[3], ElMicro, 1
instance = comp, \inst24|Add0~29\, inst24|Add0~29, ElMicro, 1
instance = comp, \inst24|Add0~25\, inst24|Add0~25, ElMicro, 1
instance = comp, \inst24|Add0~21\, inst24|Add0~21, ElMicro, 1
instance = comp, \inst24|Add0~17\, inst24|Add0~17, ElMicro, 1
instance = comp, \inst24|Mux5~1\, inst24|Mux5~1, ElMicro, 1
instance = comp, \inst24|Add1~29\, inst24|Add1~29, ElMicro, 1
instance = comp, \inst24|Add1~25\, inst24|Add1~25, ElMicro, 1
instance = comp, \inst24|Add1~21\, inst24|Add1~21, ElMicro, 1
instance = comp, \inst24|Add1~17\, inst24|Add1~17, ElMicro, 1
instance = comp, \inst24|Mux5~0\, inst24|Mux5~0, ElMicro, 1
instance = comp, \inst20|Mux4~0\, inst20|Mux4~0, ElMicro, 1
instance = comp, \inst24|Mux5~2\, inst24|Mux5~2, ElMicro, 1
instance = comp, \inst24|Mux6~1\, inst24|Mux6~1, ElMicro, 1
instance = comp, \inst24|Mux6~2\, inst24|Mux6~2, ElMicro, 1
instance = comp, \inst24|Mux7~1\, inst24|Mux7~1, ElMicro, 1
instance = comp, \inst24|Mux7~2\, inst24|Mux7~2, ElMicro, 1
instance = comp, \inst24|Mux8~0\, inst24|Mux8~0, ElMicro, 1
instance = comp, \inst20|Add0~29\, inst20|Add0~29, ElMicro, 1
instance = comp, \inst20|Add0~25\, inst20|Add0~25, ElMicro, 1
instance = comp, \inst20|Add0~21\, inst20|Add0~21, ElMicro, 1
instance = comp, \inst20|Add0~17\, inst20|Add0~17, ElMicro, 1
instance = comp, \inst20|Mux4~2\, inst20|Mux4~2, ElMicro, 1
instance = comp, \inst20|Regist[6]~0\, inst20|Regist[6]~0, ElMicro, 1
instance = comp, \inst20|Regist[3]\, inst20|Regist[3], ElMicro, 1
instance = comp, \inst20|Mux5~1\, inst20|Mux5~1, ElMicro, 1
instance = comp, \inst24|Mux6~0\, inst24|Mux6~0, ElMicro, 1
instance = comp, \inst20|Mux5~0\, inst20|Mux5~0, ElMicro, 1
instance = comp, \inst20|Mux5~2\, inst20|Mux5~2, ElMicro, 1
instance = comp, \inst20|Regist[2]\, inst20|Regist[2], ElMicro, 1
instance = comp, \inst20|Mux6~1\, inst20|Mux6~1, ElMicro, 1
instance = comp, \inst24|Mux7~0\, inst24|Mux7~0, ElMicro, 1
instance = comp, \inst20|Mux6~0\, inst20|Mux6~0, ElMicro, 1
instance = comp, \inst20|Mux6~2\, inst20|Mux6~2, ElMicro, 1
instance = comp, \inst20|Regist[1]\, inst20|Regist[1], ElMicro, 1
instance = comp, \inst16|result[7]~269\, inst16|result[7]~269, ElMicro, 1
instance = comp, \inst16|_~16\, inst16|_~16, ElMicro, 1
instance = comp, \inst16|_~15\, inst16|_~15, ElMicro, 1
instance = comp, \Fuente[1]~input\, Fuente[1]~input, ElMicro, 1
instance = comp, \inst19|Mux1~1\, inst19|Mux1~1, ElMicro, 1
instance = comp, \inst19|Mux3~1\, inst19|Mux3~1, ElMicro, 1
instance = comp, \inst19|Mux4~1\, inst19|Mux4~1, ElMicro, 1
instance = comp, \inst19|Add0~25\, inst19|Add0~25, ElMicro, 1
instance = comp, \inst19|Add0~21\, inst19|Add0~21, ElMicro, 1
instance = comp, \inst19|Mux5~0\, inst19|Mux5~0, ElMicro, 1
instance = comp, \inst19|Mux5~1\, inst19|Mux5~1, ElMicro, 1
instance = comp, \inst19|Regist[6]~3\, inst19|Regist[6]~3, ElMicro, 1
instance = comp, \inst19|Regist[2]\, inst19|Regist[2], ElMicro, 1
instance = comp, \inst19|Mux4~0\, inst19|Mux4~0, ElMicro, 1
instance = comp, \inst19|Add0~17\, inst19|Add0~17, ElMicro, 1
instance = comp, \inst19|Mux4~2\, inst19|Mux4~2, ElMicro, 1
instance = comp, \inst19|Regist[3]\, inst19|Regist[3], ElMicro, 1
instance = comp, \inst19|Mux3~0\, inst19|Mux3~0, ElMicro, 1
instance = comp, \inst19|Add0~13\, inst19|Add0~13, ElMicro, 1
instance = comp, \inst19|Mux3~2\, inst19|Mux3~2, ElMicro, 1
instance = comp, \inst19|Regist[4]\, inst19|Regist[4], ElMicro, 1
instance = comp, \inst19|Mux2~0\, inst19|Mux2~0, ElMicro, 1
instance = comp, \inst19|Add0~9\, inst19|Add0~9, ElMicro, 1
instance = comp, \inst19|Mux2~1\, inst19|Mux2~1, ElMicro, 1
instance = comp, \inst19|Mux2~2\, inst19|Mux2~2, ElMicro, 1
instance = comp, \inst19|Regist[5]\, inst19|Regist[5], ElMicro, 1
instance = comp, \inst19|Mux1~0\, inst19|Mux1~0, ElMicro, 1
instance = comp, \inst19|Add0~5\, inst19|Add0~5, ElMicro, 1
instance = comp, \inst19|Mux1~2\, inst19|Mux1~2, ElMicro, 1
instance = comp, \inst19|Regist[6]\, inst19|Regist[6], ElMicro, 1
instance = comp, \inst19|Mux0~0\, inst19|Mux0~0, ElMicro, 1
instance = comp, \inst19|Add0~1\, inst19|Add0~1, ElMicro, 1
instance = comp, \inst19|Mux0~1\, inst19|Mux0~1, ElMicro, 1
instance = comp, \inst19|Regist[7]\, inst19|Regist[7], ElMicro, 1
instance = comp, \inst19|Mux7~0\, inst19|Mux7~0, ElMicro, 1
instance = comp, \inst19|Add0~29\, inst19|Add0~29, ElMicro, 1
instance = comp, \inst19|Mux7~1\, inst19|Mux7~1, ElMicro, 1
instance = comp, \inst19|Regist[0]\, inst19|Regist[0], ElMicro, 1
instance = comp, \inst19|Mux6~0\, inst19|Mux6~0, ElMicro, 1
instance = comp, \inst19|Mux6~1\, inst19|Mux6~1, ElMicro, 1
instance = comp, \inst19|Regist[1]\, inst19|Regist[1], ElMicro, 1
instance = comp, \inst8|Mux1~1\, inst8|Mux1~1, ElMicro, 1
instance = comp, \inst8|Mux1~0\, inst8|Mux1~0, ElMicro, 1
instance = comp, \inst8|Add0~13\, inst8|Add0~13, ElMicro, 1
instance = comp, \inst8|Add0~17\, inst8|Add0~17, ElMicro, 1
instance = comp, \inst8|Mux5~0\, inst8|Mux5~0, ElMicro, 1
instance = comp, \inst8|Mux5~1\, inst8|Mux5~1, ElMicro, 1
instance = comp, \inst8|Regist[1]~2\, inst8|Regist[1]~2, ElMicro, 1
instance = comp, \inst8|Regist[2]\, inst8|Regist[2], ElMicro, 1
instance = comp, \inst8|Mux4~0\, inst8|Mux4~0, ElMicro, 1
instance = comp, \inst8|Mux4~1\, inst8|Mux4~1, ElMicro, 1
instance = comp, \inst8|Add0~21\, inst8|Add0~21, ElMicro, 1
instance = comp, \inst8|Mux4~2\, inst8|Mux4~2, ElMicro, 1
instance = comp, \inst8|Regist[3]\, inst8|Regist[3], ElMicro, 1
instance = comp, \inst8|Mux3~0\, inst8|Mux3~0, ElMicro, 1
instance = comp, \inst8|Mux3~1\, inst8|Mux3~1, ElMicro, 1
instance = comp, \inst8|Add0~25\, inst8|Add0~25, ElMicro, 1
instance = comp, \inst8|Mux3~2\, inst8|Mux3~2, ElMicro, 1
instance = comp, \inst8|Regist[4]\, inst8|Regist[4], ElMicro, 1
instance = comp, \inst8|Add0~1\, inst8|Add0~1, ElMicro, 1
instance = comp, \inst8|Add0~5\, inst8|Add0~5, ElMicro, 1
instance = comp, \inst8|Mux1~2\, inst8|Mux1~2, ElMicro, 1
instance = comp, \inst8|Regist[6]\, inst8|Regist[6], ElMicro, 1
instance = comp, \inst8|Mux0~0\, inst8|Mux0~0, ElMicro, 1
instance = comp, \inst8|Add0~29\, inst8|Add0~29, ElMicro, 1
instance = comp, \inst8|Mux0~1\, inst8|Mux0~1, ElMicro, 1
instance = comp, \inst8|Regist[7]\, inst8|Regist[7], ElMicro, 1
instance = comp, \inst8|Add0~9\, inst8|Add0~9, ElMicro, 1
instance = comp, \inst8|Mux7~0\, inst8|Mux7~0, ElMicro, 1
instance = comp, \inst8|Mux7~1\, inst8|Mux7~1, ElMicro, 1
instance = comp, \inst8|Regist[0]\, inst8|Regist[0], ElMicro, 1
instance = comp, \inst8|Mux6~0\, inst8|Mux6~0, ElMicro, 1
instance = comp, \inst8|Mux6~1\, inst8|Mux6~1, ElMicro, 1
instance = comp, \inst8|Regist[1]\, inst8|Regist[1], ElMicro, 1
instance = comp, \inst16|result[1]~306\, inst16|result[1]~306, ElMicro, 1
instance = comp, \inst16|result[1]~316\, inst16|result[1]~316, ElMicro, 1
instance = comp, \inst16|_~7\, inst16|_~7, ElMicro, 1
instance = comp, \dataC[1]~input\, dataC[1]~input, ElMicro, 1
instance = comp, \MUX_C~input\, MUX_C~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w1_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst9|Mux6~1\, inst9|Mux6~1, ElMicro, 1
instance = comp, \dataC[0]~input\, dataC[0]~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w0_n0_mux_dataout~0, ElMicro, 1
instance = comp, \dataC[7]~input\, dataC[7]~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w7_n0_mux_dataout~0, ElMicro, 1
instance = comp, \dataC[5]~input\, dataC[5]~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w5_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst9|Mux5~0\, inst9|Mux5~0, ElMicro, 1
instance = comp, \dataC[2]~input\, dataC[2]~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w2_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst9|Mux5~1\, inst9|Mux5~1, ElMicro, 1
instance = comp, \inst9|Add0~25\, inst9|Add0~25, ElMicro, 1
instance = comp, \inst9|Add0~21\, inst9|Add0~21, ElMicro, 1
instance = comp, \inst9|Mux5~2\, inst9|Mux5~2, ElMicro, 1
instance = comp, \inst9|Regist[6]~0\, inst9|Regist[6]~0, ElMicro, 1
instance = comp, \inst9|Regist[2]\, inst9|Regist[2], ElMicro, 1
instance = comp, \inst9|Mux4~0\, inst9|Mux4~0, ElMicro, 1
instance = comp, \dataC[3]~input\, dataC[3]~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w3_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst9|Mux4~1\, inst9|Mux4~1, ElMicro, 1
instance = comp, \inst9|Add0~17\, inst9|Add0~17, ElMicro, 1
instance = comp, \inst9|Mux4~2\, inst9|Mux4~2, ElMicro, 1
instance = comp, \inst9|Regist[3]\, inst9|Regist[3], ElMicro, 1
instance = comp, \inst9|Mux3~1\, inst9|Mux3~1, ElMicro, 1
instance = comp, \dataC[4]~input\, dataC[4]~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w4_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst9|Add0~13\, inst9|Add0~13, ElMicro, 1
instance = comp, \inst9|Mux3~0\, inst9|Mux3~0, ElMicro, 1
instance = comp, \inst9|Regist[4]\, inst9|Regist[4], ElMicro, 1
instance = comp, \inst9|Mux2~1\, inst9|Mux2~1, ElMicro, 1
instance = comp, \inst9|Add0~9\, inst9|Add0~9, ElMicro, 1
instance = comp, \inst9|Mux2~0\, inst9|Mux2~0, ElMicro, 1
instance = comp, \inst9|Regist[5]\, inst9|Regist[5], ElMicro, 1
instance = comp, \inst9|Mux1~1\, inst9|Mux1~1, ElMicro, 1
instance = comp, \dataC[6]~input\, dataC[6]~input, ElMicro, 1
instance = comp, \inst25|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst25|$00000|auto_generated|l1_w6_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst9|Add0~5\, inst9|Add0~5, ElMicro, 1
instance = comp, \inst9|Mux1~0\, inst9|Mux1~0, ElMicro, 1
instance = comp, \inst9|Regist[6]\, inst9|Regist[6], ElMicro, 1
instance = comp, \inst9|Mux0~0\, inst9|Mux0~0, ElMicro, 1
instance = comp, \inst9|Add0~1\, inst9|Add0~1, ElMicro, 1
instance = comp, \inst9|Mux0~1\, inst9|Mux0~1, ElMicro, 1
instance = comp, \inst9|Regist[7]\, inst9|Regist[7], ElMicro, 1
instance = comp, \inst9|Mux7~0\, inst9|Mux7~0, ElMicro, 1
instance = comp, \inst9|Add0~29\, inst9|Add0~29, ElMicro, 1
instance = comp, \inst9|Mux7~1\, inst9|Mux7~1, ElMicro, 1
instance = comp, \inst9|Regist[0]\, inst9|Regist[0], ElMicro, 1
instance = comp, \inst9|Mux6~0\, inst9|Mux6~0, ElMicro, 1
instance = comp, \inst9|Mux6~2\, inst9|Mux6~2, ElMicro, 1
instance = comp, \inst9|Regist[1]\, inst9|Regist[1], ElMicro, 1
instance = comp, \inst2|Mux7~0\, inst2|Mux7~0, ElMicro, 1
instance = comp, \inst2|Mux1~1\, inst2|Mux1~1, ElMicro, 1
instance = comp, \inst2|Add0~9\, inst2|Add0~9, ElMicro, 1
instance = comp, \inst2|Add0~5\, inst2|Add0~5, ElMicro, 1
instance = comp, \inst2|Mux1~0\, inst2|Mux1~0, ElMicro, 1
instance = comp, \inst2|Mux1~2\, inst2|Mux1~2, ElMicro, 1
instance = comp, \inst2|Regist[6]~0\, inst2|Regist[6]~0, ElMicro, 1
instance = comp, \inst2|Regist[6]\, inst2|Regist[6], ElMicro, 1
instance = comp, \inst2|Mux0~0\, inst2|Mux0~0, ElMicro, 1
instance = comp, \inst2|Add0~1\, inst2|Add0~1, ElMicro, 1
instance = comp, \inst2|Mux0~1\, inst2|Mux0~1, ElMicro, 1
instance = comp, \inst2|Regist[7]\, inst2|Regist[7], ElMicro, 1
instance = comp, \inst2|Add0~29\, inst2|Add0~29, ElMicro, 1
instance = comp, \inst2|Mux7~1\, inst2|Mux7~1, ElMicro, 1
instance = comp, \inst2|Regist[0]\, inst2|Regist[0], ElMicro, 1
instance = comp, \inst2|Add0~25\, inst2|Add0~25, ElMicro, 1
instance = comp, \inst2|Add0~21\, inst2|Add0~21, ElMicro, 1
instance = comp, \inst2|Add0~17\, inst2|Add0~17, ElMicro, 1
instance = comp, \inst2|Mux4~1\, inst2|Mux4~1, ElMicro, 1
instance = comp, \inst2|Mux3~1\, inst2|Mux3~1, ElMicro, 1
instance = comp, \inst2|Add0~13\, inst2|Add0~13, ElMicro, 1
instance = comp, \inst2|Mux3~0\, inst2|Mux3~0, ElMicro, 1
instance = comp, \inst2|Mux3~2\, inst2|Mux3~2, ElMicro, 1
instance = comp, \inst2|Regist[4]\, inst2|Regist[4], ElMicro, 1
instance = comp, \inst2|Mux4~0\, inst2|Mux4~0, ElMicro, 1
instance = comp, \inst2|Mux4~2\, inst2|Mux4~2, ElMicro, 1
instance = comp, \inst2|Regist[3]\, inst2|Regist[3], ElMicro, 1
instance = comp, \inst2|Mux5~0\, inst2|Mux5~0, ElMicro, 1
instance = comp, \inst2|Mux5~1\, inst2|Mux5~1, ElMicro, 1
instance = comp, \inst2|Regist[2]\, inst2|Regist[2], ElMicro, 1
instance = comp, \inst2|Mux6~0\, inst2|Mux6~0, ElMicro, 1
instance = comp, \inst2|Mux6~1\, inst2|Mux6~1, ElMicro, 1
instance = comp, \inst2|Regist[1]\, inst2|Regist[1], ElMicro, 1
instance = comp, \inst16|result[1]~304\, inst16|result[1]~304, ElMicro, 1
instance = comp, \inst16|_~4\, inst16|_~4, ElMicro, 1
instance = comp, \inst16|_~5\, inst16|_~5, ElMicro, 1
instance = comp, \inst16|_~3\, inst16|_~3, ElMicro, 1
instance = comp, \inst14|Mux2~1\, inst14|Mux2~1, ElMicro, 1
instance = comp, \inst14|Add0~29\, inst14|Add0~29, ElMicro, 1
instance = comp, \inst14|Add0~25\, inst14|Add0~25, ElMicro, 1
instance = comp, \inst14|Add0~21\, inst14|Add0~21, ElMicro, 1
instance = comp, \inst14|Mux5~0\, inst14|Mux5~0, ElMicro, 1
instance = comp, \inst14|Mux5~1\, inst14|Mux5~1, ElMicro, 1
instance = comp, \inst14|Regist[6]~0\, inst14|Regist[6]~0, ElMicro, 1
instance = comp, \inst14|Regist[2]\, inst14|Regist[2], ElMicro, 1
instance = comp, \inst14|Mux4~0\, inst14|Mux4~0, ElMicro, 1
instance = comp, \inst14|Mux4~1\, inst14|Mux4~1, ElMicro, 1
instance = comp, \inst14|Add0~17\, inst14|Add0~17, ElMicro, 1
instance = comp, \inst14|Mux4~2\, inst14|Mux4~2, ElMicro, 1
instance = comp, \inst14|Regist[3]\, inst14|Regist[3], ElMicro, 1
instance = comp, \inst14|Mux3~0\, inst14|Mux3~0, ElMicro, 1
instance = comp, \inst14|Mux3~1\, inst14|Mux3~1, ElMicro, 1
instance = comp, \inst14|Add0~13\, inst14|Add0~13, ElMicro, 1
instance = comp, \inst14|Mux3~2\, inst14|Mux3~2, ElMicro, 1
instance = comp, \inst14|Regist[4]\, inst14|Regist[4], ElMicro, 1
instance = comp, \inst14|Add0~9\, inst14|Add0~9, ElMicro, 1
instance = comp, \inst14|Mux2~0\, inst14|Mux2~0, ElMicro, 1
instance = comp, \inst14|Mux2~2\, inst14|Mux2~2, ElMicro, 1
instance = comp, \inst14|Regist[5]\, inst14|Regist[5], ElMicro, 1
instance = comp, \inst14|Mux1~0\, inst14|Mux1~0, ElMicro, 1
instance = comp, \inst14|Mux1~1\, inst14|Mux1~1, ElMicro, 1
instance = comp, \inst14|Add0~5\, inst14|Add0~5, ElMicro, 1
instance = comp, \inst14|Mux1~2\, inst14|Mux1~2, ElMicro, 1
instance = comp, \inst14|Regist[6]\, inst14|Regist[6], ElMicro, 1
instance = comp, \inst14|Mux0~0\, inst14|Mux0~0, ElMicro, 1
instance = comp, \inst14|Add0~1\, inst14|Add0~1, ElMicro, 1
instance = comp, \inst14|Mux0~1\, inst14|Mux0~1, ElMicro, 1
instance = comp, \inst14|Regist[7]\, inst14|Regist[7], ElMicro, 1
instance = comp, \inst14|Mux7~0\, inst14|Mux7~0, ElMicro, 1
instance = comp, \inst14|Mux7~1\, inst14|Mux7~1, ElMicro, 1
instance = comp, \inst14|Regist[0]\, inst14|Regist[0], ElMicro, 1
instance = comp, \inst14|Mux6~0\, inst14|Mux6~0, ElMicro, 1
instance = comp, \inst14|Mux6~1\, inst14|Mux6~1, ElMicro, 1
instance = comp, \inst14|Regist[1]\, inst14|Regist[1], ElMicro, 1
instance = comp, \dataB[1]~input\, dataB[1]~input, ElMicro, 1
instance = comp, \MUX_B~input\, MUX_B~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w1_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Mux6~1\, inst5|Mux6~1, ElMicro, 1
instance = comp, \dataB[3]~input\, dataB[3]~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w3_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Mux4~1\, inst5|Mux4~1, ElMicro, 1
instance = comp, \dataB[2]~input\, dataB[2]~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w2_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Mux5~1\, inst5|Mux5~1, ElMicro, 1
instance = comp, \inst5|Mux5~0\, inst5|Mux5~0, ElMicro, 1
instance = comp, \dataB[0]~input\, dataB[0]~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w0_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Add0~29\, inst5|Add0~29, ElMicro, 1
instance = comp, \inst5|Add0~25\, inst5|Add0~25, ElMicro, 1
instance = comp, \inst5|Add0~21\, inst5|Add0~21, ElMicro, 1
instance = comp, \inst5|Mux5~2\, inst5|Mux5~2, ElMicro, 1
instance = comp, \inst5|Regist[6]~1\, inst5|Regist[6]~1, ElMicro, 1
instance = comp, \inst5|Regist[2]\, inst5|Regist[2], ElMicro, 1
instance = comp, \inst5|Mux4~0\, inst5|Mux4~0, ElMicro, 1
instance = comp, \inst5|Add0~17\, inst5|Add0~17, ElMicro, 1
instance = comp, \inst5|Mux4~2\, inst5|Mux4~2, ElMicro, 1
instance = comp, \inst5|Regist[3]\, inst5|Regist[3], ElMicro, 1
instance = comp, \inst5|Mux3~1\, inst5|Mux3~1, ElMicro, 1
instance = comp, \dataB[4]~input\, dataB[4]~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w4_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Add0~13\, inst5|Add0~13, ElMicro, 1
instance = comp, \inst5|Mux3~0\, inst5|Mux3~0, ElMicro, 1
instance = comp, \inst5|Regist[4]\, inst5|Regist[4], ElMicro, 1
instance = comp, \inst5|Mux2~1\, inst5|Mux2~1, ElMicro, 1
instance = comp, \dataB[5]~input\, dataB[5]~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w5_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Add0~9\, inst5|Add0~9, ElMicro, 1
instance = comp, \inst5|Mux2~0\, inst5|Mux2~0, ElMicro, 1
instance = comp, \inst5|Regist[5]\, inst5|Regist[5], ElMicro, 1
instance = comp, \inst5|Mux1~1\, inst5|Mux1~1, ElMicro, 1
instance = comp, \dataB[6]~input\, dataB[6]~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w6_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Add0~5\, inst5|Add0~5, ElMicro, 1
instance = comp, \inst5|Mux1~0\, inst5|Mux1~0, ElMicro, 1
instance = comp, \inst5|Regist[6]\, inst5|Regist[6], ElMicro, 1
instance = comp, \dataB[7]~input\, dataB[7]~input, ElMicro, 1
instance = comp, \inst200|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst200|$00000|auto_generated|l1_w7_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst5|Mux0~0\, inst5|Mux0~0, ElMicro, 1
instance = comp, \inst5|Add0~1\, inst5|Add0~1, ElMicro, 1
instance = comp, \inst5|Mux0~1\, inst5|Mux0~1, ElMicro, 1
instance = comp, \inst5|Regist[7]\, inst5|Regist[7], ElMicro, 1
instance = comp, \inst5|Mux7~0\, inst5|Mux7~0, ElMicro, 1
instance = comp, \inst5|Mux7~1\, inst5|Mux7~1, ElMicro, 1
instance = comp, \inst5|Regist[0]\, inst5|Regist[0], ElMicro, 1
instance = comp, \inst5|Mux6~0\, inst5|Mux6~0, ElMicro, 1
instance = comp, \inst5|Mux6~2\, inst5|Mux6~2, ElMicro, 1
instance = comp, \inst5|Regist[1]\, inst5|Regist[1], ElMicro, 1
instance = comp, \inst18|Mux3~1\, inst18|Mux3~1, ElMicro, 1
instance = comp, \inst18|Mux0~0\, inst18|Mux0~0, ElMicro, 1
instance = comp, \inst18|Add0~29\, inst18|Add0~29, ElMicro, 1
instance = comp, \inst18|Mux7~0\, inst18|Mux7~0, ElMicro, 1
instance = comp, \inst18|Mux7~1\, inst18|Mux7~1, ElMicro, 1
instance = comp, \inst18|Regist[6]~5\, inst18|Regist[6]~5, ElMicro, 1
instance = comp, \inst18|Regist[0]\, inst18|Regist[0], ElMicro, 1
instance = comp, \inst18|Add0~25\, inst18|Add0~25, ElMicro, 1
instance = comp, \inst18|Add0~21\, inst18|Add0~21, ElMicro, 1
instance = comp, \inst18|Add0~17\, inst18|Add0~17, ElMicro, 1
instance = comp, \inst18|Add0~13\, inst18|Add0~13, ElMicro, 1
instance = comp, \inst18|Add0~9\, inst18|Add0~9, ElMicro, 1
instance = comp, \inst18|Add0~5\, inst18|Add0~5, ElMicro, 1
instance = comp, \inst18|Add0~1\, inst18|Add0~1, ElMicro, 1
instance = comp, \inst18|Mux0~1\, inst18|Mux0~1, ElMicro, 1
instance = comp, \inst18|Regist[7]\, inst18|Regist[7], ElMicro, 1
instance = comp, \inst18|Mux1~0\, inst18|Mux1~0, ElMicro, 1
instance = comp, \inst18|Mux1~1\, inst18|Mux1~1, ElMicro, 1
instance = comp, \inst18|Mux1~2\, inst18|Mux1~2, ElMicro, 1
instance = comp, \inst18|Regist[6]\, inst18|Regist[6], ElMicro, 1
instance = comp, \inst18|Mux2~0\, inst18|Mux2~0, ElMicro, 1
instance = comp, \inst18|Mux2~1\, inst18|Mux2~1, ElMicro, 1
instance = comp, \inst18|Mux2~2\, inst18|Mux2~2, ElMicro, 1
instance = comp, \inst18|Regist[5]\, inst18|Regist[5], ElMicro, 1
instance = comp, \inst18|Mux3~0\, inst18|Mux3~0, ElMicro, 1
instance = comp, \inst18|Mux3~2\, inst18|Mux3~2, ElMicro, 1
instance = comp, \inst18|Regist[4]\, inst18|Regist[4], ElMicro, 1
instance = comp, \inst18|Mux4~0\, inst18|Mux4~0, ElMicro, 1
instance = comp, \inst18|Mux4~1\, inst18|Mux4~1, ElMicro, 1
instance = comp, \inst18|Mux4~2\, inst18|Mux4~2, ElMicro, 1
instance = comp, \inst18|Regist[3]\, inst18|Regist[3], ElMicro, 1
instance = comp, \inst18|Mux5~0\, inst18|Mux5~0, ElMicro, 1
instance = comp, \inst18|Mux5~1\, inst18|Mux5~1, ElMicro, 1
instance = comp, \inst18|Regist[2]\, inst18|Regist[2], ElMicro, 1
instance = comp, \inst18|Mux6~0\, inst18|Mux6~0, ElMicro, 1
instance = comp, \inst18|Mux6~1\, inst18|Mux6~1, ElMicro, 1
instance = comp, \inst18|Regist[1]\, inst18|Regist[1], ElMicro, 1
instance = comp, \inst16|result[1]~303\, inst16|result[1]~303, ElMicro, 1
instance = comp, \inst11|Add0~29\, inst11|Add0~29, ElMicro, 1
instance = comp, \inst11|Mux7~0\, inst11|Mux7~0, ElMicro, 1
instance = comp, \inst11|Mux7~1\, inst11|Mux7~1, ElMicro, 1
instance = comp, \inst11|Regist[6]~0\, inst11|Regist[6]~0, ElMicro, 1
instance = comp, \inst11|Regist[0]\, inst11|Regist[0], ElMicro, 1
instance = comp, \inst11|Mux0~0\, inst11|Mux0~0, ElMicro, 1
instance = comp, \inst11|Add0~25\, inst11|Add0~25, ElMicro, 1
instance = comp, \inst11|Add0~21\, inst11|Add0~21, ElMicro, 1
instance = comp, \inst11|Add0~17\, inst11|Add0~17, ElMicro, 1
instance = comp, \inst11|Add0~13\, inst11|Add0~13, ElMicro, 1
instance = comp, \inst11|Add0~9\, inst11|Add0~9, ElMicro, 1
instance = comp, \inst11|Add0~5\, inst11|Add0~5, ElMicro, 1
instance = comp, \inst11|Add0~1\, inst11|Add0~1, ElMicro, 1
instance = comp, \inst11|Mux0~1\, inst11|Mux0~1, ElMicro, 1
instance = comp, \inst11|Regist[7]\, inst11|Regist[7], ElMicro, 1
instance = comp, \inst11|Mux1~0\, inst11|Mux1~0, ElMicro, 1
instance = comp, \inst11|Mux1~1\, inst11|Mux1~1, ElMicro, 1
instance = comp, \inst11|Mux1~2\, inst11|Mux1~2, ElMicro, 1
instance = comp, \inst11|Regist[6]\, inst11|Regist[6], ElMicro, 1
instance = comp, \inst11|Mux2~0\, inst11|Mux2~0, ElMicro, 1
instance = comp, \inst11|Mux2~1\, inst11|Mux2~1, ElMicro, 1
instance = comp, \inst11|Mux2~2\, inst11|Mux2~2, ElMicro, 1
instance = comp, \inst11|Regist[5]\, inst11|Regist[5], ElMicro, 1
instance = comp, \inst11|Mux3~0\, inst11|Mux3~0, ElMicro, 1
instance = comp, \inst11|Mux3~1\, inst11|Mux3~1, ElMicro, 1
instance = comp, \inst11|Mux3~2\, inst11|Mux3~2, ElMicro, 1
instance = comp, \inst11|Regist[4]\, inst11|Regist[4], ElMicro, 1
instance = comp, \inst11|Mux4~0\, inst11|Mux4~0, ElMicro, 1
instance = comp, \inst11|Mux4~1\, inst11|Mux4~1, ElMicro, 1
instance = comp, \inst11|Mux4~2\, inst11|Mux4~2, ElMicro, 1
instance = comp, \inst11|Regist[3]\, inst11|Regist[3], ElMicro, 1
instance = comp, \inst11|Mux5~0\, inst11|Mux5~0, ElMicro, 1
instance = comp, \inst11|Mux5~1\, inst11|Mux5~1, ElMicro, 1
instance = comp, \inst11|Regist[2]\, inst11|Regist[2], ElMicro, 1
instance = comp, \inst11|Mux6~0\, inst11|Mux6~0, ElMicro, 1
instance = comp, \inst11|Mux6~1\, inst11|Mux6~1, ElMicro, 1
instance = comp, \inst11|Regist[1]\, inst11|Regist[1], ElMicro, 1
instance = comp, \MUX_A~input\, MUX_A~input, ElMicro, 1
instance = comp, \dataA[1]~input\, dataA[1]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w1_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Mux6~1\, inst6|Mux6~1, ElMicro, 1
instance = comp, \dataA[0]~input\, dataA[0]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w0_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Mux7~0\, inst6|Mux7~0, ElMicro, 1
instance = comp, \dataA[3]~input\, dataA[3]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w3_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Mux4~1\, inst6|Mux4~1, ElMicro, 1
instance = comp, \dataA[2]~input\, dataA[2]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w2_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Mux5~1\, inst6|Mux5~1, ElMicro, 1
instance = comp, \inst6|Mux5~0\, inst6|Mux5~0, ElMicro, 1
instance = comp, \inst6|Add0~25\, inst6|Add0~25, ElMicro, 1
instance = comp, \inst6|Add0~21\, inst6|Add0~21, ElMicro, 1
instance = comp, \inst6|Mux5~2\, inst6|Mux5~2, ElMicro, 1
instance = comp, \inst6|Regist[6]~0\, inst6|Regist[6]~0, ElMicro, 1
instance = comp, \inst6|Regist[2]\, inst6|Regist[2], ElMicro, 1
instance = comp, \inst6|Mux4~0\, inst6|Mux4~0, ElMicro, 1
instance = comp, \inst6|Add0~17\, inst6|Add0~17, ElMicro, 1
instance = comp, \inst6|Mux4~2\, inst6|Mux4~2, ElMicro, 1
instance = comp, \inst6|Regist[3]\, inst6|Regist[3], ElMicro, 1
instance = comp, \inst6|Mux3~1\, inst6|Mux3~1, ElMicro, 1
instance = comp, \dataA[4]~input\, dataA[4]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w4_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Add0~13\, inst6|Add0~13, ElMicro, 1
instance = comp, \inst6|Mux3~0\, inst6|Mux3~0, ElMicro, 1
instance = comp, \inst6|Regist[4]\, inst6|Regist[4], ElMicro, 1
instance = comp, \inst6|Mux2~1\, inst6|Mux2~1, ElMicro, 1
instance = comp, \dataA[5]~input\, dataA[5]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w5_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Add0~9\, inst6|Add0~9, ElMicro, 1
instance = comp, \inst6|Mux2~0\, inst6|Mux2~0, ElMicro, 1
instance = comp, \inst6|Regist[5]\, inst6|Regist[5], ElMicro, 1
instance = comp, \inst6|Mux1~1\, inst6|Mux1~1, ElMicro, 1
instance = comp, \dataA[6]~input\, dataA[6]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w6_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Add0~5\, inst6|Add0~5, ElMicro, 1
instance = comp, \inst6|Mux1~0\, inst6|Mux1~0, ElMicro, 1
instance = comp, \inst6|Regist[6]\, inst6|Regist[6], ElMicro, 1
instance = comp, \dataA[7]~input\, dataA[7]~input, ElMicro, 1
instance = comp, \inst15|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst15|$00000|auto_generated|l1_w7_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst6|Mux0~0\, inst6|Mux0~0, ElMicro, 1
instance = comp, \inst6|Add0~1\, inst6|Add0~1, ElMicro, 1
instance = comp, \inst6|Mux0~1\, inst6|Mux0~1, ElMicro, 1
instance = comp, \inst6|Regist[7]\, inst6|Regist[7], ElMicro, 1
instance = comp, \inst6|Add0~29\, inst6|Add0~29, ElMicro, 1
instance = comp, \inst6|Mux7~1\, inst6|Mux7~1, ElMicro, 1
instance = comp, \inst6|Regist[0]\, inst6|Regist[0], ElMicro, 1
instance = comp, \inst6|Mux6~0\, inst6|Mux6~0, ElMicro, 1
instance = comp, \inst6|Mux6~2\, inst6|Mux6~2, ElMicro, 1
instance = comp, \inst6|Regist[1]\, inst6|Regist[1], ElMicro, 1
instance = comp, \inst16|result[1]~302\, inst16|result[1]~302, ElMicro, 1
instance = comp, \inst16|result[1]~307\, inst16|result[1]~307, ElMicro, 1
instance = comp, \inst10|Add0~25\, inst10|Add0~25, ElMicro, 1
instance = comp, \inst10|Add0~21\, inst10|Add0~21, ElMicro, 1
instance = comp, \inst10|Mux5~0\, inst10|Mux5~0, ElMicro, 1
instance = comp, \inst10|Mux5~1\, inst10|Mux5~1, ElMicro, 1
instance = comp, \inst10|Regist[2]\, inst10|Regist[2], ElMicro, 1
instance = comp, \inst10|Mux6~0\, inst10|Mux6~0, ElMicro, 1
instance = comp, \inst10|Mux6~1\, inst10|Mux6~1, ElMicro, 1
instance = comp, \inst10|Regist[1]\, inst10|Regist[1], ElMicro, 1
instance = comp, \inst10|Mux7~0\, inst10|Mux7~0, ElMicro, 1
instance = comp, \inst10|Mux7~1\, inst10|Mux7~1, ElMicro, 1
instance = comp, \inst10|Regist[0]\, inst10|Regist[0], ElMicro, 1
instance = comp, \inst10|Mux0~0\, inst10|Mux0~0, ElMicro, 1
instance = comp, \inst10|Add0~5\, inst10|Add0~5, ElMicro, 1
instance = comp, \inst10|Add0~1\, inst10|Add0~1, ElMicro, 1
instance = comp, \inst10|Mux0~1\, inst10|Mux0~1, ElMicro, 1
instance = comp, \inst10|Regist[7]\, inst10|Regist[7], ElMicro, 1
instance = comp, \inst10|Mux1~0\, inst10|Mux1~0, ElMicro, 1
instance = comp, \inst10|Mux1~1\, inst10|Mux1~1, ElMicro, 1
instance = comp, \inst10|Mux1~2\, inst10|Mux1~2, ElMicro, 1
instance = comp, \inst10|Regist[6]\, inst10|Regist[6], ElMicro, 1
instance = comp, \inst24|Add1~13\, inst24|Add1~13, ElMicro, 1
instance = comp, \inst24|Add1~9\, inst24|Add1~9, ElMicro, 1
instance = comp, \inst24|Add1~5\, inst24|Add1~5, ElMicro, 1
instance = comp, \inst24|Mux2~1\, inst24|Mux2~1, ElMicro, 1
instance = comp, \inst24|Mux2~2\, inst24|Mux2~2, ElMicro, 1
instance = comp, \inst24|Add0~13\, inst24|Add0~13, ElMicro, 1
instance = comp, \inst24|Add0~9\, inst24|Add0~9, ElMicro, 1
instance = comp, \inst24|Add0~5\, inst24|Add0~5, ElMicro, 1
instance = comp, \inst20|Mux1~0\, inst20|Mux1~0, ElMicro, 1
instance = comp, \inst20|Mux2~1\, inst20|Mux2~1, ElMicro, 1
instance = comp, \inst24|Mux3~1\, inst24|Mux3~1, ElMicro, 1
instance = comp, \inst24|Mux3~0\, inst24|Mux3~0, ElMicro, 1
instance = comp, \inst20|Mux2~0\, inst20|Mux2~0, ElMicro, 1
instance = comp, \inst24|Mux3~2\, inst24|Mux3~2, ElMicro, 1
instance = comp, \inst24|Mux4~2\, inst24|Mux4~2, ElMicro, 1
instance = comp, \inst24|Mux4~3\, inst24|Mux4~3, ElMicro, 1
instance = comp, \inst20|Add0~13\, inst20|Add0~13, ElMicro, 1
instance = comp, \inst20|Add0~9\, inst20|Add0~9, ElMicro, 1
instance = comp, \inst20|Mux2~2\, inst20|Mux2~2, ElMicro, 1
instance = comp, \inst20|Regist[5]\, inst20|Regist[5], ElMicro, 1
instance = comp, \inst20|Mux1~1\, inst20|Mux1~1, ElMicro, 1
instance = comp, \inst24|Mux2~3\, inst24|Mux2~3, ElMicro, 1
instance = comp, \inst20|Add0~5\, inst20|Add0~5, ElMicro, 1
instance = comp, \inst20|Mux1~2\, inst20|Mux1~2, ElMicro, 1
instance = comp, \inst20|Regist[6]\, inst20|Regist[6], ElMicro, 1
instance = comp, \Fuente[6]~input\, Fuente[6]~input, ElMicro, 1
instance = comp, \inst16|result[6]~276\, inst16|result[6]~276, ElMicro, 1
instance = comp, \Destino[6]~input\, Destino[6]~input, ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w7_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst1|Mux0~0\, inst1|Mux0~0, ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w6_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst1|Add0~21\, inst1|Add0~21, ElMicro, 1
instance = comp, \inst1|Add0~17\, inst1|Add0~17, ElMicro, 1
instance = comp, \inst1|Add0~13\, inst1|Add0~13, ElMicro, 1
instance = comp, \inst1|Add0~9\, inst1|Add0~9, ElMicro, 1
instance = comp, \inst1|Add0~5\, inst1|Add0~5, ElMicro, 1
instance = comp, \inst1|Add0~1\, inst1|Add0~1, ElMicro, 1
instance = comp, \inst1|Mux0~1\, inst1|Mux0~1, ElMicro, 1
instance = comp, \inst1|Regist[7]\, inst1|Regist[7], ElMicro, 1
instance = comp, \inst1|Mux1~1\, inst1|Mux1~1, ElMicro, 1
instance = comp, \inst1|Mux1~0\, inst1|Mux1~0, ElMicro, 1
instance = comp, \inst1|Regist[6]\, inst1|Regist[6], ElMicro, 1
instance = comp, \inst16|result[6]~275\, inst16|result[6]~275, ElMicro, 1
instance = comp, \inst16|result[6]~318\, inst16|result[6]~318, ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w1_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w2_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w3_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w4_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w5_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w6_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w7_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst7|Mux2~1\, inst7|Mux2~1, ElMicro, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0\, inst|altsyncram_component|auto_generated|ram_block1a0, ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w5_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w2_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w2_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w0_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst7|Add0~29\, inst7|Add0~29, ElMicro, 1
instance = comp, \inst7|Add0~25\, inst7|Add0~25, ElMicro, 1
instance = comp, \inst7|Add0~21\, inst7|Add0~21, ElMicro, 1
instance = comp, \inst7|Add0~17\, inst7|Add0~17, ElMicro, 1
instance = comp, \inst7|Add0~13\, inst7|Add0~13, ElMicro, 1
instance = comp, \inst7|Add0~9\, inst7|Add0~9, ElMicro, 1
instance = comp, \inst7|Mux2~0\, inst7|Mux2~0, ElMicro, 1
instance = comp, \inst7|Regist[6]~0\, inst7|Regist[6]~0, ElMicro, 1
instance = comp, \inst7|Regist[5]\, inst7|Regist[5], ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w4_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w4_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst7|Mux3~1\, inst7|Mux3~1, ElMicro, 1
instance = comp, \inst7|Mux3~0\, inst7|Mux3~0, ElMicro, 1
instance = comp, \inst7|Regist[4]\, inst7|Regist[4], ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w3_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w3_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst7|Mux4~1\, inst7|Mux4~1, ElMicro, 1
instance = comp, \inst7|Mux4~0\, inst7|Mux4~0, ElMicro, 1
instance = comp, \inst7|Mux4~2\, inst7|Mux4~2, ElMicro, 1
instance = comp, \inst7|Regist[3]\, inst7|Regist[3], ElMicro, 1
instance = comp, \inst7|Mux5~0\, inst7|Mux5~0, ElMicro, 1
instance = comp, \inst7|Mux5~1\, inst7|Mux5~1, ElMicro, 1
instance = comp, \inst7|Mux5~2\, inst7|Mux5~2, ElMicro, 1
instance = comp, \inst7|Regist[2]\, inst7|Regist[2], ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w6_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w6_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst7|Mux1~1\, inst7|Mux1~1, ElMicro, 1
instance = comp, \inst7|Add0~5\, inst7|Add0~5, ElMicro, 1
instance = comp, \inst7|Mux1~0\, inst7|Mux1~0, ElMicro, 1
instance = comp, \inst7|Regist[6]\, inst7|Regist[6], ElMicro, 1
instance = comp, \inst16|result[6]~272\, inst16|result[6]~272, ElMicro, 1
instance = comp, \inst16|result[6]~273\, inst16|result[6]~273, ElMicro, 1
instance = comp, \inst16|result[6]~274\, inst16|result[6]~274, ElMicro, 1
instance = comp, \inst16|result[6]~277\, inst16|result[6]~277, ElMicro, 1
instance = comp, \inst4|Mux1~1\, inst4|Mux1~1, ElMicro, 1
instance = comp, \inst4|Add0~29\, inst4|Add0~29, ElMicro, 1
instance = comp, \inst4|Add0~25\, inst4|Add0~25, ElMicro, 1
instance = comp, \inst4|Add0~21\, inst4|Add0~21, ElMicro, 1
instance = comp, \inst4|Add0~17\, inst4|Add0~17, ElMicro, 1
instance = comp, \inst4|Add0~13\, inst4|Add0~13, ElMicro, 1
instance = comp, \inst4|Add0~9\, inst4|Add0~9, ElMicro, 1
instance = comp, \inst4|Add0~5\, inst4|Add0~5, ElMicro, 1
instance = comp, \inst4|Mux1~2\, inst4|Mux1~2, ElMicro, 1
instance = comp, \inst4|Regist[3]~0\, inst4|Regist[3]~0, ElMicro, 1
instance = comp, \inst4|Regist[6]\, inst4|Regist[6], ElMicro, 1
instance = comp, \inst4|Mux2~0\, inst4|Mux2~0, ElMicro, 1
instance = comp, \inst4|Mux2~1\, inst4|Mux2~1, ElMicro, 1
instance = comp, \inst4|Mux2~2\, inst4|Mux2~2, ElMicro, 1
instance = comp, \inst4|Regist[5]\, inst4|Regist[5], ElMicro, 1
instance = comp, \inst4|Mux3~0\, inst4|Mux3~0, ElMicro, 1
instance = comp, \inst4|Mux3~2\, inst4|Mux3~2, ElMicro, 1
instance = comp, \inst4|Regist[4]\, inst4|Regist[4], ElMicro, 1
instance = comp, \inst4|Mux4~0\, inst4|Mux4~0, ElMicro, 1
instance = comp, \inst4|Mux4~2\, inst4|Mux4~2, ElMicro, 1
instance = comp, \inst4|Regist[3]\, inst4|Regist[3], ElMicro, 1
instance = comp, \inst4|Mux5~0\, inst4|Mux5~0, ElMicro, 1
instance = comp, \inst4|Mux5~1\, inst4|Mux5~1, ElMicro, 1
instance = comp, \inst4|Regist[2]\, inst4|Regist[2], ElMicro, 1
instance = comp, \inst4|Mux6~0\, inst4|Mux6~0, ElMicro, 1
instance = comp, \inst4|Mux6~1\, inst4|Mux6~1, ElMicro, 1
instance = comp, \inst4|Regist[1]\, inst4|Regist[1], ElMicro, 1
instance = comp, \inst4|Mux7~0\, inst4|Mux7~0, ElMicro, 1
instance = comp, \inst4|Mux7~1\, inst4|Mux7~1, ElMicro, 1
instance = comp, \inst4|Regist[0]\, inst4|Regist[0], ElMicro, 1
instance = comp, \inst4|Add0~1\, inst4|Add0~1, ElMicro, 1
instance = comp, \inst4|Mux0~0\, inst4|Mux0~0, ElMicro, 1
instance = comp, \inst4|Mux0~1\, inst4|Mux0~1, ElMicro, 1
instance = comp, \inst4|Regist[7]\, inst4|Regist[7], ElMicro, 1
instance = comp, \inst24|Mux1~0\, inst24|Mux1~0, ElMicro, 1
instance = comp, \inst24|Add0~1\, inst24|Add0~1, ElMicro, 1
instance = comp, \inst24|Add1~1\, inst24|Add1~1, ElMicro, 1
instance = comp, \inst24|Mux1~1\, inst24|Mux1~1, ElMicro, 1
instance = comp, \inst20|Add0~1\, inst20|Add0~1, ElMicro, 1
instance = comp, \inst20|Mux0~0\, inst20|Mux0~0, ElMicro, 1
instance = comp, \inst20|Mux0~1\, inst20|Mux0~1, ElMicro, 1
instance = comp, \inst20|Regist[7]\, inst20|Regist[7], ElMicro, 1
instance = comp, \inst20|Mux7~0\, inst20|Mux7~0, ElMicro, 1
instance = comp, \inst20|Mux7~1\, inst20|Mux7~1, ElMicro, 1
instance = comp, \inst20|Regist[0]\, inst20|Regist[0], ElMicro, 1
instance = comp, \Fuente[0]~input\, Fuente[0]~input, ElMicro, 1
instance = comp, \inst16|result[0]~312\, inst16|result[0]~312, ElMicro, 1
instance = comp, \inst16|result[0]~317\, inst16|result[0]~317, ElMicro, 1
instance = comp, \inst16|result[0]~308\, inst16|result[0]~308, ElMicro, 1
instance = comp, \inst16|result[0]~309\, inst16|result[0]~309, ElMicro, 1
instance = comp, \inst16|result[0]~310\, inst16|result[0]~310, ElMicro, 1
instance = comp, \inst16|result[0]~313\, inst16|result[0]~313, ElMicro, 1
instance = comp, \inst17|Mux7~0\, inst17|Mux7~0, ElMicro, 1
instance = comp, \inst17|Mux7~1\, inst17|Mux7~1, ElMicro, 1
instance = comp, \inst17|Regist[0]\, inst17|Regist[0], ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst1|Mux7~0\, inst1|Mux7~0, ElMicro, 1
instance = comp, \inst1|Mux7~1\, inst1|Mux7~1, ElMicro, 1
instance = comp, \inst1|Regist[0]\, inst1|Regist[0], ElMicro, 1
instance = comp, \inst22|$00000|auto_generated|l1_w0_n0_mux_dataout~0\, inst22|$00000|auto_generated|l1_w0_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w1_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w1_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst7|Mux6~1\, inst7|Mux6~1, ElMicro, 1
instance = comp, \inst7|Mux6~0\, inst7|Mux6~0, ElMicro, 1
instance = comp, \inst7|Mux6~2\, inst7|Mux6~2, ElMicro, 1
instance = comp, \inst7|Regist[1]\, inst7|Regist[1], ElMicro, 1
instance = comp, \inst7|Mux7~0\, inst7|Mux7~0, ElMicro, 1
instance = comp, \inst7|Mux7~1\, inst7|Mux7~1, ElMicro, 1
instance = comp, \inst7|Regist[0]\, inst7|Regist[0], ElMicro, 1
instance = comp, \inst23|$00000|auto_generated|l1_w7_n0_mux_dataout~0\, inst23|$00000|auto_generated|l1_w7_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst7|Add0~1\, inst7|Add0~1, ElMicro, 1
instance = comp, \inst7|Mux0~0\, inst7|Mux0~0, ElMicro, 1
instance = comp, \inst7|Mux0~1\, inst7|Mux0~1, ElMicro, 1
instance = comp, \inst7|Regist[7]\, inst7|Regist[7], ElMicro, 1
instance = comp, \inst16|result[7]~264\, inst16|result[7]~264, ElMicro, 1
instance = comp, \Destino[7]~input\, Destino[7]~input, ElMicro, 1
instance = comp, \inst16|result[7]~268\, inst16|result[7]~268, ElMicro, 1
instance = comp, \inst16|result[7]~267\, inst16|result[7]~267, ElMicro, 1
instance = comp, \Fuente[7]~input\, Fuente[7]~input, ElMicro, 1
instance = comp, \inst16|result[7]~270\, inst16|result[7]~270, ElMicro, 1
instance = comp, \inst16|result[7]~265\, inst16|result[7]~265, ElMicro, 1
instance = comp, \inst16|result[7]~266\, inst16|result[7]~266, ElMicro, 1
instance = comp, \inst16|result[7]~271\, inst16|result[7]~271, ElMicro, 1
instance = comp, \inst17|Mux0~0\, inst17|Mux0~0, ElMicro, 1
instance = comp, \inst17|Add0~9\, inst17|Add0~9, ElMicro, 1
instance = comp, \inst17|Add0~5\, inst17|Add0~5, ElMicro, 1
instance = comp, \inst17|Add0~1\, inst17|Add0~1, ElMicro, 1
instance = comp, \inst17|Mux0~1\, inst17|Mux0~1, ElMicro, 1
instance = comp, \inst17|Regist[7]\, inst17|Regist[7], ElMicro, 1
instance = comp, \inst17|Mux1~0\, inst17|Mux1~0, ElMicro, 1
instance = comp, \inst17|Mux1~1\, inst17|Mux1~1, ElMicro, 1
instance = comp, \inst17|Mux1~2\, inst17|Mux1~2, ElMicro, 1
instance = comp, \inst17|Regist[6]\, inst17|Regist[6], ElMicro, 1
instance = comp, \inst17|Mux2~0\, inst17|Mux2~0, ElMicro, 1
instance = comp, \inst17|Mux2~1\, inst17|Mux2~1, ElMicro, 1
instance = comp, \inst17|Mux2~2\, inst17|Mux2~2, ElMicro, 1
instance = comp, \inst17|Regist[5]\, inst17|Regist[5], ElMicro, 1
instance = comp, \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0\, inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0, ElMicro, 1
instance = comp, \inst1|Mux2~1\, inst1|Mux2~1, ElMicro, 1
instance = comp, \inst1|Mux2~0\, inst1|Mux2~0, ElMicro, 1
instance = comp, \inst1|Regist[5]\, inst1|Regist[5], ElMicro, 1
instance = comp, \inst1|Mux3~1\, inst1|Mux3~1, ElMicro, 1
instance = comp, \inst1|Mux3~0\, inst1|Mux3~0, ElMicro, 1
instance = comp, \inst1|Regist[4]\, inst1|Regist[4], ElMicro, 1
instance = comp, \inst1|Mux4~0\, inst1|Mux4~0, ElMicro, 1
instance = comp, \inst1|Mux4~1\, inst1|Mux4~1, ElMicro, 1
instance = comp, \inst1|Mux4~2\, inst1|Mux4~2, ElMicro, 1
instance = comp, \inst1|Regist[3]\, inst1|Regist[3], ElMicro, 1
instance = comp, \inst1|Mux5~0\, inst1|Mux5~0, ElMicro, 1
instance = comp, \inst1|Mux5~1\, inst1|Mux5~1, ElMicro, 1
instance = comp, \inst1|Mux5~2\, inst1|Mux5~2, ElMicro, 1
instance = comp, \inst1|Regist[2]\, inst1|Regist[2], ElMicro, 1
instance = comp, \inst16|result[2]~299\, inst16|result[2]~299, ElMicro, 1
instance = comp, \Fuente[2]~input\, Fuente[2]~input, ElMicro, 1
instance = comp, \inst16|result[2]~300\, inst16|result[2]~300, ElMicro, 1
instance = comp, \inst16|result[2]~315\, inst16|result[2]~315, ElMicro, 1
instance = comp, \inst16|result[2]~298\, inst16|result[2]~298, ElMicro, 1
instance = comp, \inst16|result[2]~297\, inst16|result[2]~297, ElMicro, 1
instance = comp, \inst16|result[2]~296\, inst16|result[2]~296, ElMicro, 1
instance = comp, \inst16|result[2]~301\, inst16|result[2]~301, ElMicro, 1
instance = comp, \inst10|Mux4~0\, inst10|Mux4~0, ElMicro, 1
instance = comp, \inst10|Mux4~2\, inst10|Mux4~2, ElMicro, 1
instance = comp, \inst10|Regist[3]\, inst10|Regist[3], ElMicro, 1
instance = comp, \Destino[3]~input\, Destino[3]~input, ElMicro, 1
instance = comp, \inst16|result[3]~293\, inst16|result[3]~293, ElMicro, 1
instance = comp, \Fuente[3]~input\, Fuente[3]~input, ElMicro, 1
instance = comp, \inst16|result[3]~294\, inst16|result[3]~294, ElMicro, 1
instance = comp, \inst16|result[3]~314\, inst16|result[3]~314, ElMicro, 1
instance = comp, \inst16|result[3]~290\, inst16|result[3]~290, ElMicro, 1
instance = comp, \inst16|result[3]~291\, inst16|result[3]~291, ElMicro, 1
instance = comp, \inst16|result[3]~292\, inst16|result[3]~292, ElMicro, 1
instance = comp, \inst16|result[3]~295\, inst16|result[3]~295, ElMicro, 1
instance = comp, \inst3|Mux3~1\, inst3|Mux3~1, ElMicro, 1
instance = comp, \inst3|Mux3~0\, inst3|Mux3~0, ElMicro, 1
instance = comp, \inst3|Mux3~2\, inst3|Mux3~2, ElMicro, 1
instance = comp, \inst3|Regist[4]\, inst3|Regist[4], ElMicro, 1
instance = comp, \inst24|Mux4~1\, inst24|Mux4~1, ElMicro, 1
instance = comp, \inst20|Mux3~0\, inst20|Mux3~0, ElMicro, 1
instance = comp, \inst20|Mux3~1\, inst20|Mux3~1, ElMicro, 1
instance = comp, \inst20|Mux3~2\, inst20|Mux3~2, ElMicro, 1
instance = comp, \inst20|Regist[4]\, inst20|Regist[4], ElMicro, 1
instance = comp, \Destino[4]~input\, Destino[4]~input, ElMicro, 1
instance = comp, \inst16|result[4]~287\, inst16|result[4]~287, ElMicro, 1
instance = comp, \Fuente[4]~input\, Fuente[4]~input, ElMicro, 1
instance = comp, \inst16|result[4]~288\, inst16|result[4]~288, ElMicro, 1
instance = comp, \inst16|result[4]~320\, inst16|result[4]~320, ElMicro, 1
instance = comp, \inst16|result[4]~286\, inst16|result[4]~286, ElMicro, 1
instance = comp, \inst16|result[4]~285\, inst16|result[4]~285, ElMicro, 1
instance = comp, \inst16|result[4]~284\, inst16|result[4]~284, ElMicro, 1
instance = comp, \inst16|result[4]~289\, inst16|result[4]~289, ElMicro, 1
instance = comp, \inst2|Mux2~1\, inst2|Mux2~1, ElMicro, 1
instance = comp, \inst2|Mux2~0\, inst2|Mux2~0, ElMicro, 1
instance = comp, \inst2|Mux2~2\, inst2|Mux2~2, ElMicro, 1
instance = comp, \inst2|Regist[5]\, inst2|Regist[5], ElMicro, 1
instance = comp, \inst16|result[5]~280\, inst16|result[5]~280, ElMicro, 1
instance = comp, \Destino[5]~input\, Destino[5]~input, ElMicro, 1
instance = comp, \inst16|result[5]~281\, inst16|result[5]~281, ElMicro, 1
instance = comp, \Fuente[5]~input\, Fuente[5]~input, ElMicro, 1
instance = comp, \inst16|result[5]~282\, inst16|result[5]~282, ElMicro, 1
instance = comp, \inst16|result[5]~319\, inst16|result[5]~319, ElMicro, 1
instance = comp, \inst16|result[5]~279\, inst16|result[5]~279, ElMicro, 1
instance = comp, \inst16|result[5]~278\, inst16|result[5]~278, ElMicro, 1
instance = comp, \inst16|result[5]~283\, inst16|result[5]~283, ElMicro, 1
instance = comp, \inst8|Mux2~1\, inst8|Mux2~1, ElMicro, 1
instance = comp, \inst8|Mux2~0\, inst8|Mux2~0, ElMicro, 1
instance = comp, \inst8|Mux2~2\, inst8|Mux2~2, ElMicro, 1
instance = comp, \inst8|Regist[5]\, inst8|Regist[5], ElMicro, 1
instance = comp, \inst252|ROM~0\, inst252|ROM~0, ElMicro, 1
instance = comp, \inst252|ROM~1\, inst252|ROM~1, ElMicro, 1
instance = comp, \inst252|data_out[6]~feeder\, inst252|data_out[6]~feeder, ElMicro, 1
instance = comp, \inst252|data_out[6]\, inst252|data_out[6], ElMicro, 1
instance = comp, \inst252|data_out[5]~feeder\, inst252|data_out[5]~feeder, ElMicro, 1
instance = comp, \inst252|data_out[5]\, inst252|data_out[5], ElMicro, 1
instance = comp, \inst252|data_out[0]~feeder\, inst252|data_out[0]~feeder, ElMicro, 1
instance = comp, \inst252|data_out[0]\, inst252|data_out[0], ElMicro, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ElMicro, 1
