<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>ADRV904x HDL reference design &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/style.min.css?v=a3ba2641" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=b3ba4146"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    <script defer="" src="../../_static/app.umd.js?v=7b10be7e"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="CN0363 HDL project" href="../cn0363/index.html" />
    <link rel="prev" title="ADRV9026 HDL reference design" href="../adrv9026/index.html" />
   
  
    <meta name="robots" content="noindex">
  
  <meta name="repo" content="hdl">
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <div class="banner"></div>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button value="search" class="icon"></button>
      <span id="search-progress"></span>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../../documentation/eval/index.html">Evaluation Boards</a>
  <a href="../../../documentation/university/index.html">University Program</a>
  <a href="../../index.html" class="current">HDL</a>
  <a href="../../../no-OS/index.html">no-OS</a>
  <a href="../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../doctools/index.html">Doctools</a>
  <a href="../../../PrecisionToolbox/index.html">Precision Toolbox</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header">On this page</div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">ADRV904x HDL reference design</a><ul>
<li><a class="reference internal" href="#supported-boards">Supported boards</a></li>
<li><a class="reference internal" href="#supported-carriers">Supported carriers</a></li>
<li><a class="reference internal" href="#block-design">Block design</a><ul>
<li><a class="reference internal" href="#block-diagram">Block diagram</a><ul>
<li><a class="reference internal" href="#example-block-design-for-single-link-m-16-l-8">Example block design for Single link; M=16; L=8</a></li>
</ul>
</li>
<li><a class="reference internal" href="#configuration-modes">Configuration modes</a></li>
<li><a class="reference internal" href="#clock-scheme">Clock scheme</a></li>
<li><a class="reference internal" href="#cpu-memory-interconnects-addresses">CPU/Memory interconnects addresses</a></li>
<li><a class="reference internal" href="#spi-connections">SPI connections</a></li>
<li><a class="reference internal" href="#gpios">GPIOs</a></li>
<li><a class="reference internal" href="#interrupts">Interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a></li>
<li><a class="reference internal" href="#other-considerations">Other considerations</a><ul>
<li><a class="reference internal" href="#adc-lane-mapping">ADC - lane mapping</a></li>
<li><a class="reference internal" href="#dac-lane-mapping">DAC - lane mapping</a></li>
</ul>
</li>
<li><a class="reference internal" href="#resources">Resources</a><ul>
<li><a class="reference internal" href="#systems-related">Systems related</a></li>
<li><a class="reference internal" href="#hardware-related">Hardware related</a></li>
<li><a class="reference internal" href="#hdl-related">HDL related</a></li>
<li><a class="reference internal" href="#software-related">Software related</a></li>
</ul>
</li>
<li><a class="reference internal" href="#more-information">More information</a></li>
<li><a class="reference internal" href="#support">Support</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../index.html">
      <img class="only-light" src="../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../../documentation/eval/index.html">Evaluation Boards</a>
  <a href="../../../documentation/university/index.html">University Program</a>
  <a href="../../index.html" class="current">HDL</a>
  <a href="../../../no-OS/index.html">no-OS</a>
  <a href="../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../doctools/index.html">Doctools</a>
  <a href="../../../PrecisionToolbox/index.html">Precision Toolbox</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">Projects</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../ad411x_ad717x/index.html">AD411x_AD717x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4170_asdz/index.html">AD4170-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad4630_fmc/index.html">AD4630-FMC/AD4030-FMC/ADAQ4224-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad469x_fmc/index.html">AD469X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad485x_fmcz/index.html">AD485X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7124_asdz/index.html">AD7124-4-ASDZ/AD7124-8-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9081_fmca_ebz/index.html">AD9081/AD9082/AD9986/AD9988</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9739a_fmc/index.html">AD9739A-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0577/index.html">CN0577</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../max96724/index.html">MAX96724</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pulsar_lvds/index.html">PULSAR-LVDS</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body" role="main">
            
  <section id="adrv904x-hdl-reference-design">
<span id="adrv904x"></span><h1>ADRV904x HDL reference design<a class="headerlink" href="#adrv904x-hdl-reference-design" title="Permalink to this heading">#</a></h1>
<p>The ADRV904x is a highly integrated, system on chip (SoC) radio frequency (RF)
agile transceiver with integrated digital front end (DFE). The SoC contains
eight transmitters, two observation receivers for monitoring transmitter
channels, eight receivers, integrated LO and clock synthesizers, and digital
signal processing functions. The SoC meets the high radio performance and low
power consumption demanded by cellular infrastructure applications including
small cell basestation radios, macro 3G/4G/5G systems, and massive MIMO base
stations.</p>
<section id="supported-boards">
<h2>Supported boards<a class="headerlink" href="#supported-boards" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p>EVAL-ADRV904x</p></li>
</ul>
</section>
<section id="supported-carriers">
<h2>Supported carriers<a class="headerlink" href="#supported-carriers" title="Permalink to this heading">#</a></h2>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 35.0%" />
<col style="width: 35.0%" />
<col style="width: 30.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Carrier</p></th>
<th class="head"><p>FMC slot</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>EVAL-ADRV904x</p></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a></p></td>
<td><p>FMC HPC0</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="block-design">
<h2>Block design<a class="headerlink" href="#block-design" title="Permalink to this heading">#</a></h2>
<section id="block-diagram">
<h3>Block diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading">#</a></h3>
<p>The data path and clock domains are depicted in the below diagrams:</p>
<section id="example-block-design-for-single-link-m-16-l-8">
<h4>Example block design for Single link; M=16; L=8<a class="headerlink" href="#example-block-design-for-single-link-m-16-l-8" title="Permalink to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/adrv904x_zcu102_jesd204c.svg"><img alt="ADRV904x JESD204C M=16 L=8 block diagram" class="align-center" src="../../_images/adrv904x_zcu102_jesd204c.svg" width="800" /></a>
<p>The Rx links (ADC Path) operate with the following parameters:</p>
<ul class="simple">
<li><p>Rx Deframer parameters: L=8, M=16, F=4, S=1, NP=16, N=16</p></li>
<li><p>Sample Rate: 491.52 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>RX_DEVICE_CLK: 245.76 MHz (Lane Rate/66)</p></li>
<li><p>REF_CLK: 491.52 MHz (Lane Rate/33)</p></li>
<li><p>JESD204C Lane Rate: 16.22 Gbps</p></li>
<li><p>QPLL0</p></li>
</ul>
<p>The Tx links (DAC Path) operate with the following parameters:</p>
<ul class="simple">
<li><p>Tx Deframer parameters: L=8, M=16, F=4, S=1, NP=16, N=16</p></li>
<li><p>Sample Rate: 491.52 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>TX_DEVICE_CLK: 245.76 MHz (Lane Rate/66)</p></li>
<li><p>REF_CLK: 491.52 MHz (Lane Rate/33)</p></li>
<li><p>JESD204C Lane Rate: 16.22 Gbps</p></li>
<li><p>QPLL0</p></li>
</ul>
</section>
</section>
<section id="configuration-modes">
<h3>Configuration modes<a class="headerlink" href="#configuration-modes" title="Permalink to this heading">#</a></h3>
<p>The block design supports configuration of parameters and scales.</p>
<p>We have listed a couple of examples at section
<a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a> and the default modes
for each project.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The parameters for Rx or Tx links can be changed from the
<strong>system_project.tcl</strong> file, located in
hdl/projects/adrv904x/$CARRIER/system_project.tcl</p>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><code class="docutils literal notranslate"><span class="pre">Lane</span> <span class="pre">Rate</span> <span class="pre">=</span> <span class="pre">I/Q</span> <span class="pre">Sample</span> <span class="pre">Rate</span> <span class="pre">x</span> <span class="pre">M</span> <span class="pre">x</span> <span class="pre">N'</span> <span class="pre">x</span> <span class="pre">(66</span> <span class="pre">\</span> <span class="pre">64)</span> <span class="pre">\</span> <span class="pre">L</span></code></p>
</div>
<p>The following are the parameters of this project that can be configured:</p>
<ul class="simple">
<li><p>JESD_MODE: used link layer encoder mode</p>
<ul>
<li><p>64B66B - 64b66b link layer defined in JESD204C</p></li>
<li><p>8B10B  - 8b10b link layer defined in JESD204B</p></li>
</ul>
</li>
<li><p>RX_LANE_RATE: lane rate of the Rx link</p></li>
<li><p>TX_LANE_RATE: lane rate of the Tx link</p></li>
<li><p>[RX/TX]_JESD_M: number of converters per link</p></li>
<li><p>[RX/TX]_JESD_L: number of lanes per link</p></li>
<li><p>[RX/TX]_JESD_S: number of samples per frame</p></li>
<li><p>[RX/TX]_JESD_NP: number of bits per sample</p></li>
<li><p>[RX/TX]_NUM_LINKS: number of links</p></li>
</ul>
</section>
<section id="clock-scheme">
<h3>Clock scheme<a class="headerlink" href="#clock-scheme" title="Permalink to this heading">#</a></h3>
<a class="reference internal image-reference" href="../../_images/adrv904x_zcu102_clocking.svg"><img alt="ADRV904x ZCU102 clock scheme" class="align-center" src="../../_images/adrv904x_zcu102_clocking.svg" width="500" /></a>
</section>
<section id="cpu-memory-interconnects-addresses">
<h3>CPU/Memory interconnects addresses<a class="headerlink" href="#cpu-memory-interconnects-addresses" title="Permalink to this heading">#</a></h3>
<p>The addresses are dependent on the architecture of the FPGA, having an offset
added to the base address from HDL (see more at <a class="reference internal" href="../../user_guide/architecture.html#architecture"><span class="std std-ref">HDL Architecture</span></a>).</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance</p></th>
<th class="head"><p>ZynqMP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_adrv904x_tx_jesd</p></td>
<td><p>0x84A90000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_adrv904x_rx_jesd</p></td>
<td><p>0x84AA0000</p></td>
</tr>
<tr class="row-even"><td><p>axi_adrv904x_tx_dma</p></td>
<td><p>0x9c420000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_adrv904x_rx_dma</p></td>
<td><p>0x9c400000</p></td>
</tr>
<tr class="row-even"><td><p>tx_adrv904x_tpl_core</p></td>
<td><p>0x84A04000</p></td>
</tr>
<tr class="row-odd"><td><p>rx_adrv904x_tpl_core</p></td>
<td><p>0x84A00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_adrv904x_tx_xcvr</p></td>
<td><p>0x84A80000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_adrv904x_rx_xcvr</p></td>
<td><p>0x84A60000</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="spi-connections">
<h3>SPI connections<a class="headerlink" href="#spi-connections" title="Permalink to this heading">#</a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>SPI type</p></th>
<th class="head"><p>SPI manager instance</p></th>
<th class="head"><p>SPI subordinate</p></th>
<th class="head"><p>CS</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS</p></td>
<td><p>spi0</p></td>
<td><p>ADRV904x</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td><p>AD9528</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="gpios">
<h3>GPIOs<a class="headerlink" href="#gpios" title="Permalink to this heading">#</a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 31.2%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 18.8%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>GPIO signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>HDL GPIO EMIO</p></th>
<th class="head"><p>Software GPIO</p></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head"><p>(from FPGA view)</p></th>
<th class="head"></th>
<th class="head"><p>Zynq MP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>ad9528_reset_b</p></td>
<td><p>INOUT</p></td>
<td><p>69</p></td>
<td><p>147</p></td>
</tr>
<tr class="row-even"><td><p>ad9528_sysref_req</p></td>
<td><p>INOUT</p></td>
<td><p>68</p></td>
<td><p>146</p></td>
</tr>
<tr class="row-odd"><td><p>adrv904x_trx0_enable</p></td>
<td><p>INOUT</p></td>
<td><p>67</p></td>
<td><p>145</p></td>
</tr>
<tr class="row-even"><td><p>adrv904x_trx1_enable</p></td>
<td><p>INOUT</p></td>
<td><p>66</p></td>
<td><p>144</p></td>
</tr>
<tr class="row-odd"><td><p>adrv904x_trx2_enable</p></td>
<td><p>INOUT</p></td>
<td><p>65</p></td>
<td><p>143</p></td>
</tr>
<tr class="row-even"><td><p>adrv904x_trx3_enable</p></td>
<td><p>INOUT</p></td>
<td><p>64</p></td>
<td><p>142</p></td>
</tr>
<tr class="row-odd"><td><p>adrv904x_trx4_enable</p></td>
<td><p>INOUT</p></td>
<td><p>63</p></td>
<td><p>141</p></td>
</tr>
<tr class="row-even"><td><p>adrv904x_trx5_enable</p></td>
<td><p>INOUT</p></td>
<td><p>62</p></td>
<td><p>140</p></td>
</tr>
<tr class="row-odd"><td><p>adrv904x_trx6_enable</p></td>
<td><p>INOUT</p></td>
<td><p>61</p></td>
<td><p>139</p></td>
</tr>
<tr class="row-even"><td><p>adrv904x_trx7_enable</p></td>
<td><p>INOUT</p></td>
<td><p>60</p></td>
<td><p>138</p></td>
</tr>
<tr class="row-odd"><td><p>adrv904x_orx0_enable</p></td>
<td><p>INOUT</p></td>
<td><p>59</p></td>
<td><p>137</p></td>
</tr>
<tr class="row-even"><td><p>adrv904x_orx1_enable</p></td>
<td><p>INOUT</p></td>
<td><p>58</p></td>
<td><p>136</p></td>
</tr>
<tr class="row-odd"><td><p>adrv904x_test</p></td>
<td><p>INOUT</p></td>
<td><p>57</p></td>
<td><p>135</p></td>
</tr>
<tr class="row-even"><td><p>adrv904x_reset_b</p></td>
<td><p>INOUT</p></td>
<td><p>56</p></td>
<td><p>134</p></td>
</tr>
<tr class="row-odd"><td><p>adrv904x_gpio[0:23]</p></td>
<td><p>INOUT</p></td>
<td><p>55:32</p></td>
<td><p>133:110</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="interrupts">
<h3>Interrupts<a class="headerlink" href="#interrupts" title="Permalink to this heading">#</a></h3>
<p>Below are the Programmable Logic interrupts used in this project.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance name</p></th>
<th class="head"><p>HDL</p></th>
<th class="head"><p>Linux ZynqMP</p></th>
<th class="head"><p>Actual ZynqMP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_adrv904x_tx_jesd</p></td>
<td><p>10</p></td>
<td><p>106</p></td>
<td><p>138</p></td>
</tr>
<tr class="row-odd"><td><p>axi_adrv904x_rx_jesd</p></td>
<td><p>11</p></td>
<td><p>107</p></td>
<td><p>139</p></td>
</tr>
<tr class="row-even"><td><p>axi_adrv904x_tx_dma</p></td>
<td><p>13</p></td>
<td><p>108</p></td>
<td><p>140</p></td>
</tr>
<tr class="row-odd"><td><p>axi_adrv904x_rx_dma</p></td>
<td><p>14</p></td>
<td><p>109</p></td>
<td><p>141</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="building-the-hdl-project">
<h2>Building the HDL project<a class="headerlink" href="#building-the-hdl-project" title="Permalink to this heading">#</a></h2>
<p>The design is built upon ADI’s generic HDL reference design framework.
ADI distributes the bit/elf files of these projects as part of the
<a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-software/kuiper-linux">ADI Kuiper Linux</a>.
If you want to build the sources, ADI makes them available on the
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/">HDL repository</a>. To get the source you must
<a class="reference external" href="https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository">clone</a>
the HDL repository.</p>
<p>Then go to the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv904x">projects/adrv904x</a>
location and run the make command by typing in your command prompt:</p>
<p><strong>Linux/Cygwin/WSL</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span>user@analog:~$ cd hdl/projects/adrv904x/zcu102
<span class="linenos">2</span>user@analog:~/hdl/projects/adrv904x/zcu102$ make
</pre></div>
</div>
<p>The following dropdowns contain tables with the parameters that can be used to
configure this project, depending on the carrier used.
Where a cell contains a — (dash) it means that the parameter doesn’t exist
for that project (adrv904x/carrier or adrv904x/carrier).</p>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="7dcb0f8ff5b29ae675688de275a77e04b8b10a86" name="7dcb0f8ff5b29ae675688de275a77e04b8b10a86" type="checkbox"></input><label for="7dcb0f8ff5b29ae675688de275a77e04b8b10a86"><p>Default values of the ``make`` parameters for ADRV904x</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Parameter</p></th>
<th class="head" colspan="2"><p>Default value of the parameters depending on carrier</p></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head" colspan="2"><p>ZCU102</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>JESD_MODE</p></td>
<td colspan="2"><p>64B66B</p></td>
</tr>
<tr class="row-even"><td><p>RX_LANE_RATE</p></td>
<td colspan="2"><p>16.22</p></td>
</tr>
<tr class="row-odd"><td><p>TX_LANE_RATE</p></td>
<td colspan="2"><p>16.22</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_M</p></td>
<td colspan="2"><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_L</p></td>
<td colspan="2"><p>8</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_S</p></td>
<td colspan="2"><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_M</p></td>
<td colspan="2"><p>16</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_L</p></td>
<td colspan="2"><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_S</p></td>
<td colspan="2"><p>1</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div><p>A more comprehensive build guide can be found in the <a class="reference internal" href="../../user_guide/build_hdl.html#build-hdl"><span class="std std-ref">Build an HDL project</span></a> user guide.</p>
</section>
<section id="other-considerations">
<h2>Other considerations<a class="headerlink" href="#other-considerations" title="Permalink to this heading">#</a></h2>
<section id="adc-lane-mapping">
<h3>ADC - lane mapping<a class="headerlink" href="#adc-lane-mapping" title="Permalink to this heading">#</a></h3>
<p>Due to physical constraints, Rx lanes are reordered as described in the
following table.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>ADC phy Lane</p></th>
<th class="head"><p>FPGA Rx lane / Logical Lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="dac-lane-mapping">
<h3>DAC - lane mapping<a class="headerlink" href="#dac-lane-mapping" title="Permalink to this heading">#</a></h3>
<p>Due to physical constraints, Tx lanes are reordered as described in the
following table.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DAC phy lane</p></th>
<th class="head"><p>FPGA Tx lane / Logical lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>4</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="resources">
<h2>Resources<a class="headerlink" href="#resources" title="Permalink to this heading">#</a></h2>
<section id="systems-related">
<h3>Systems related<a class="headerlink" href="#systems-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/adrv904x">[Wiki] ADRV904x Prototyping Platform User Guide</a></p></li>
</ul>
<p>Here you can find the quick start guides available for these evaluation boards:</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 50.0%" />
<col style="width: 50.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Zynq UltraScale+ MP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ADRV904x</p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/adrv904x/quickstart/zynqmp">ZCU102</a></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="hardware-related">
<h3>Hardware related<a class="headerlink" href="#hardware-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p>Product datasheets:</p>
<ul>
<li><p><a class="reference external" href="https://www.analog.com/media/radioverse-adrv9026/adrv9040.pdf">https://www.analog.com/media/radioverse-adrv9026/adrv9040.pdf</a></p></li>
</ul>
</li>
</ul>
</section>
<section id="hdl-related">
<h3>HDL related<a class="headerlink" href="#hdl-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adrv904x">ADRV904x HDL project source code</a></p></li>
</ul>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 28.6%" />
<col style="width: 38.1%" />
<col style="width: 33.3%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>IP name</p></th>
<th class="head"><p>Source code link</p></th>
<th class="head"><p>Documentation link</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_DMAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_dmac">library/axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_SYSID</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_sysid">library/axi_sysid</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_sysid/index.html#axi-sysid"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-even"><td><p>SYSID_ROM</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/sysid_rom">library/sysid_rom</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_sysid/index.html#axi-sysid"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_CPACK2</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_cpack2">library/util_pack/util_cpack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_cpack2.html#util-cpack2"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_UPACK2</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_pack/util_upack2">library/util_pack/util_upack2</a></p></td>
<td><p><a class="reference internal" href="../../library/util_pack/util_cpack2.html#util-cpack2"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>DATA_OFFLOAD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/data_offload">library/data_offload</a></p></td>
<td><p><a class="reference internal" href="../../library/data_offload/index.html#data-offload"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_DO_RAM</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/util_do_ram">library/util_do_ram</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com//resources/fpga/docs/data_offload">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_ADXCVR for AMD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/util_adxcvr">library/xilinx/util_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/xilinx/util_adxcvr/index.html#util-adxcvr"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_ADXCVR for AMD</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/xilinx/axi_adxcvr">library/xilinx/axi_adxcvr</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_adxcvr/index.html#axi-adxcvr"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_JESD204_RX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/axi_jesd204_rx">library/jesd204/axi_jesd204_rx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_JESD204_TX</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/axi_jesd204_tx">library/jesd204/axi_jesd204_tx</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/axi_jesd204_tx/index.html#axi-jesd204-tx"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>JESD204_TPL_ADC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/ad_ip_jesd204_tpl_adc">library/jesd204/ad_ip_jesd204_tpl_adc</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-even"><td><p>JESD204_TPL_DAC</p></td>
<td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/jesd204/ad_ip_jesd204_tpl_dac">library/jesd204/ad_ip_jesd204_tpl_dac</a></p></td>
<td><p><a class="reference internal" href="../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html#ad-ip-jesd204-tpl-dac"><span class="std std-ref">here</span></a></p></td>
</tr>
</tbody>
</table>
</div>
<ul class="simple">
<li><p><a class="reference internal" href="../../library/jesd204/index.html#jesd204"><span class="std std-ref">JESD204 Interface Framework</span></a></p></li>
</ul>
</section>
<section id="software-related">
<h3>Software related<a class="headerlink" href="#software-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/adrv904x">[Wiki] ADRV904x Linux driver wiki page</a></p></li>
</ul>
</section>
</section>
<section id="more-information">
<h2>More information<a class="headerlink" href="#more-information" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../user_guide/index.html#user-guide"><span class="std std-ref">ADI HDL User guide</span></a></p></li>
</ul>
</section>
<section id="support">
<h2>Support<a class="headerlink" href="#support" title="Permalink to this heading">#</a></h2>
<p><a class="reference external" href="https://www.analog.com/en/index.html">Analog Devices, Inc.</a> will provide <strong>limited</strong> online support for anyone
using the <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/">reference design</a> with <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> components via the
<a class="icon ez reference external" href="https://ez.analog.com/fpga">EngineerZone</a> FPGA reference designs forum.</p>
<p>For questions regarding the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> Linux device drivers, device trees, etc.
from our <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/">Linux GitHub repository</a>, the team will offer support
on the <a class="icon ez reference external" href="https://ez.analog.com/linux-software-drivers">EngineerZone</a> Linux software drivers forum.</p>
<p>For questions concerning the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> No-OS drivers, from our
<a class="icon git reference external" href="https://github.com/analogdevicesinc/no-OS/tree/main/">No-OS GitHub repository</a>, the team will offer support on the
<a class="icon ez reference external" href="https://ez.analog.com/microcontroller-no-os-drivers">EngineerZone</a> microcontroller No-OS drivers forum.</p>
<p>It should be noted, that the older the tools’ versions and release branches
are, the lower the chances to receive support from <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> engineers.</p>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

          </div>
              <div class="related">
                &nbsp;
    <a href="../adrv9026/index.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">ADRV9026 HDL reference design</a>
    <a href="../cn0363/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">CN0363 HDL project</a>
              </div>
          
        </div>
      </div>
  </div>

  <div id="vertical-border"></div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>