	component SHA1_Base is
		port (
			clk_clk         : in  std_logic                    := 'X';             -- clk
			d_pb_export     : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			q_leds_export   : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n   : in  std_logic                    := 'X';             -- reset_n
			to_pulse_export : out std_logic                                        -- export
		);
	end component SHA1_Base;

