# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'all_log' of entity 'all_log' not found in library 'lab2'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work lab2 -2002  $dsn/src/A2.vhd $dsn/src/N.vhd $dsn/src/tst_gen.vhd $dsn/src/all.bde
# DRC: Checking file 'd:\zolnikov\aldec\lab2\lab2\src\all.bde'.
# DRC: Warning: all.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating d:\zolnikov\aldec\lab2\lab2\compile\all.vhd from d:\zolnikov\aldec\lab2\lab2\src\all.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: d:\zolnikov\aldec\lab2\lab2\src\A2.vhd
# Compile Entity "A2"
# Compile Architecture "A2" of Entity "A2"
# File: d:\zolnikov\aldec\lab2\lab2\src\N.vhd
# Compile Entity "N"
# Compile Architecture "N" of Entity "N"
# File: d:\zolnikov\aldec\lab2\lab2\src\tst_gen.vhd
# Compile Entity "tst_gen"
# Compile Architecture "tst_gen" of Entity "tst_gen"
# File: .\..\compile\all.vhd
# Compile Entity "\all\"
# Compile Architecture "\all\" of Entity "\all\"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of entity 'A2' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Warning: The contents of entity 'tst_gen' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Warning: The contents of entity 'N' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+{\all\} {\all\} {\all\}
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of entity 'A2' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Warning: The contents of entity 'tst_gen' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Warning: The contents of entity 'N' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work lab2 -2002  $dsn/src/all.bde
# DRC: Checking file 'd:\zolnikov\aldec\lab2\lab2\src\all.bde'.
# DRC: Warning: all.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating d:\zolnikov\aldec\lab2\lab2\compile\all.vhd from d:\zolnikov\aldec\lab2\lab2\src\all.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\all.vhd
# Compile Entity "\all\"
# Compile Architecture "\all\" of Entity "\all\"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+{\all\} {\all\} {\all\}
# ELBREAD: Elaboration process.
# ELBREAD: Warning: The contents of entity 'A2' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Warning: The contents of entity 'tst_gen' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Warning: The contents of entity 'N' instantiated in architecture '\all\' differ from the contents available during the compilation of this architecture.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7081 kB (elbread=1280 elab2=5651 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location d:\zolnikov\aldec\lab2\lab2\src\wave.asdb
#  13:30, 19 םגאנ 2015 ד.
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/zolnikov/aldec/lab2/lab2/src/wave.asdb'.
# 2 signal(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
