Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Apr 21 21:47:46 2018
| Host         : ECTET-1360-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_interface_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.790        0.000                      0                 6415        0.015        0.000                      0                 6415        9.020        0.000                       0                  2751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.790        0.000                      0                 5351        0.015        0.000                      0                 5351        9.020        0.000                       0                  2751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.231        0.000                      0                 1064        0.887        0.000                      0                 1064  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 0.642ns (8.958%)  route 6.525ns (91.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.900    10.189    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X12Y54         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.497    22.689    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y54         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X12Y54         FDRE (Setup_fdre_C_R)       -0.524    21.979    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.885ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 0.642ns (8.958%)  route 6.525ns (91.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.900    10.189    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X13Y54         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.497    22.689    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y54         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.429    22.074    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         22.074    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 11.885    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[18]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[18]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[19]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[19]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[20]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_duty_a_reg[20]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[18]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[18]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[21]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[21]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[30]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[30]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg13_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.642ns (9.173%)  route 6.357ns (90.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          1.625     5.165    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.289 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/out_enable_i_1/O
                         net (fo=610, routed)         4.731    10.021    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/p_0_in
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg13_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.490    22.682    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg13_reg[19]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X20Y51         FDRE (Setup_fdre_C_R)       -0.524    21.972    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg13_reg[19]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.893%)  route 0.157ns (55.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.557     0.898    design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/clock_i
    SLICE_X22Y37         FDCE                                         r  design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDCE (Prop_fdce_C_Q)         0.128     1.026 r  design_1_i/echo_pulse_measurer_2/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[16]/Q
                         net (fo=1, routed)           0.157     1.183    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/pulse_len_b[16]
    SLICE_X20Y37         FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.826     1.196    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.006     1.168    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.352%)  route 0.198ns (54.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.560     0.901    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X24Y43         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.164     1.065 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[0]/Q
                         net (fo=1, routed)           0.198     1.262    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[0]
    SLICE_X21Y42         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.829     1.199    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.076     1.241    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.467%)  route 0.154ns (54.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.559     0.900    design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X23Y50         FDCE                                         r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDCE (Prop_fdce_C_Q)         0.128     1.028 r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[16]/Q
                         net (fo=1, routed)           0.154     1.181    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_b[16]
    SLICE_X21Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[16]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)        -0.006     1.160    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.141%)  route 0.200ns (51.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.557     0.898    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y37         FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=1, routed)           0.200     1.239    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[14]
    SLICE_X19Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.284 r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X19Y38         FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.829     1.199    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y38         FDRE                                         r  design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.092     1.257    design_1_i/ultrasonic_sensor_axi_0/U0/ultrasonic_sensor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.594%)  route 0.234ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.559     0.900    design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X22Y51         FDCE                                         r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[22]/Q
                         net (fo=1, routed)           0.234     1.275    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_b[22]
    SLICE_X16Y54         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y54         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.076     1.242    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.559     0.900    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X25Y51         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[25]/Q
                         net (fo=1, routed)           0.229     1.269    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[25]
    SLICE_X18Y53         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y53         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[25]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.255%)  route 0.198ns (54.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.559     0.900    design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X24Y51         FDCE                                         r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDCE (Prop_fdce_C_Q)         0.164     1.064 r  design_1_i/encoder_reader_top_1/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[19]/Q
                         net (fo=1, routed)           0.198     1.262    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_b[19]
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.060     1.226    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg11_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_3/U0/edge_detector_inst/rising_edge_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.560     0.901    design_1_i/encoder_reader_top_3/U0/edge_detector_inst/clock_i
    SLICE_X21Y43         FDCE                                         r  design_1_i/encoder_reader_top_3/U0/edge_detector_inst/rising_edge_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDCE (Prop_fdce_C_Q)         0.128     1.029 r  design_1_i/encoder_reader_top_3/U0/edge_detector_inst/rising_edge_s_reg/Q
                         net (fo=1, routed)           0.188     1.217    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/rising_edge_s
    SLICE_X22Y43         FDRE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.828     1.198    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X22Y43         FDRE                                         r  design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.016     1.180    design_1_i/encoder_reader_top_3/U0/encoder_pulse_counter_inst/encoder_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg10_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.267ns (60.502%)  route 0.174ns (39.498%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.559     0.900    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y52         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg10_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg10_reg[18]/Q
                         net (fo=1, routed)           0.174     1.215    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg10[18]
    SLICE_X16Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.260 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata[18]_i_6/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata[18]_i_6_n_0
    SLICE_X16Y52         MUXF7 (Prop_muxf7_I0_O)      0.062     1.322 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_3/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_3_n_0
    SLICE_X16Y52         MUXF8 (Prop_muxf8_I1_O)      0.019     1.341 r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/reg_data_out__0[18]
    SLICE_X16Y52         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.831     1.201    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y52         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y52         FDRE (Hold_fdre_C_D)         0.134     1.301    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.059%)  route 0.226ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.561     0.902    design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/clock_i
    SLICE_X24Y48         FDCE                                         r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.164     1.066 r  design_1_i/encoder_reader_top_2/U0/encoder_pulse_counter_inst/encoder_pulse_count_o_reg[30]/Q
                         net (fo=1, routed)           0.226     1.291    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/enc_c[30]
    SLICE_X21Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.830     1.200    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y51         FDRE                                         r  design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[30]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.078     1.249    design_1_i/motor_axi_0/U0/motor_axi_v1_0_S00_AXI_inst/slv_reg12_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X24Y41   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X24Y38   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X24Y39   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_o_reg[9]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X25Y39   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_length_ready_o_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X27Y40   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_z_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X27Y40   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/echo_pulse_zz_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X26Y40   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/edge_fall_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X26Y40   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/edge_rise_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X25Y37   design_1_i/echo_pulse_measurer_1/U0/echo_pulse_measurer_inst/enable_reg/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X0Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 0.642ns (9.274%)  route 6.281ns (90.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.994     9.945    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X37Y26         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.560    22.753    design_1_i/led_error_2/U0/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[0]/C
                         clock pessimism              0.130    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.175    design_1_i/led_error_2/U0/tick_slow_reg[0]
  -------------------------------------------------------------------
                         required time                         22.175    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 0.642ns (9.274%)  route 6.281ns (90.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.994     9.945    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X37Y26         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.560    22.753    design_1_i/led_error_2/U0/clk
    SLICE_X37Y26         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[11]/C
                         clock pessimism              0.130    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.175    design_1_i/led_error_2/U0/tick_slow_reg[11]
  -------------------------------------------------------------------
                         required time                         22.175    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.642ns (9.432%)  route 6.165ns (90.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.878     9.829    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X37Y24         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X37Y24         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[1]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[1]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.710ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 0.642ns (9.967%)  route 5.799ns (90.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.512     9.463    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X39Y24         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X39Y24         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[2]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X39Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[2]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 12.710    

Slack (MET) :             12.710ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 0.642ns (9.967%)  route 5.799ns (90.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.512     9.463    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X39Y24         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X39Y24         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[3]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X39Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[3]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 12.710    

Slack (MET) :             12.710ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 0.642ns (9.967%)  route 5.799ns (90.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.512     9.463    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X39Y24         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X39Y24         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[4]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X39Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[4]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 12.710    

Slack (MET) :             13.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.642ns (10.486%)  route 5.480ns (89.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.193     9.144    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X39Y25         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X39Y25         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[5]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[5]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 13.029    

Slack (MET) :             13.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.642ns (10.486%)  route 5.480ns (89.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.193     9.144    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X39Y25         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X39Y25         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[6]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[6]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 13.029    

Slack (MET) :             13.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.642ns (10.486%)  route 5.480ns (89.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.193     9.144    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X39Y25         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X39Y25         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[7]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[7]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 13.029    

Slack (MET) :             13.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_error_2/U0/tick_slow_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.642ns (10.486%)  route 5.480ns (89.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.714     3.022    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518     3.540 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          2.287     5.827    design_1_i/led_error_2/U0/reset_n
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.951 f  design_1_i/led_error_2/U0/led_o_i_1/O
                         net (fo=71, routed)          3.193     9.144    design_1_i/led_error_2/U0/led_o_i_1_n_0
    SLICE_X39Y25         FDCE                                         f  design_1_i/led_error_2/U0/tick_slow_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        1.558    22.750    design_1_i/led_error_2/U0/clk
    SLICE_X39Y25         FDCE                                         r  design_1_i/led_error_2/U0/tick_slow_reg[8]/C
                         clock pessimism              0.130    22.880    
                         clock uncertainty           -0.302    22.578    
    SLICE_X39Y25         FDCE (Recov_fdce_C_CLR)     -0.405    22.173    design_1_i/led_error_2/U0/tick_slow_reg[8]
  -------------------------------------------------------------------
                         required time                         22.173    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 13.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.803%)  route 0.601ns (74.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.188     1.725    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X11Y29         FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.823     1.193    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X11Y29         FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[0]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X11Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.803%)  route 0.601ns (74.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.188     1.725    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X11Y29         FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.823     1.193    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X11Y29         FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[2]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X11Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/ram_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][48]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.966%)  route 0.663ns (76.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.250     1.788    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X8Y30          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.824     1.194    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X8Y30          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][48]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X8Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][48]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][51]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.966%)  route 0.663ns (76.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.250     1.788    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X8Y30          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.824     1.194    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X8Y30          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][51]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X8Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/registers_reg[0][51]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.621%)  route 0.676ns (76.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.263     1.800    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X6Y27          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.821     1.191    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X6Y27          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[0]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.621%)  route 0.676ns (76.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.263     1.800    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X6Y27          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.821     1.191    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X6Y27          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[2]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.621%)  route 0.676ns (76.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.263     1.800    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X6Y27          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.821     1.191    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X6Y27          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[5]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.621%)  route 0.676ns (76.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.263     1.800    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X6Y27          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.821     1.191    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X6Y27          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[6]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.621%)  route 0.676ns (76.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.263     1.800    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X6Y27          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.821     1.191    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X6Y27          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.621%)  route 0.676ns (76.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.575     0.916    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=31, routed)          0.413     1.492    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aresetn
    SLICE_X8Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.537 f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/scl_t_i_2/O
                         net (fo=232, routed)         0.263     1.800    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/SR[0]
    SLICE_X6Y27          FDCE                                         f  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2755, routed)        0.821     1.191    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/s00_axi_aclk
    SLICE_X6Y27          FDCE                                         r  design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]__0/C
                         clock pessimism             -0.262     0.929    
    SLICE_X6Y27          FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i/sensor_interface_v1_0_0/inst/sensor_control_inst/rom_ptr_reg_rep[2]__0
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.939    





