multiline_comment|/*&n; *&t;Intel IO-APIC support for multi-Pentium hosts.&n; *&n; *&t;Copyright (C) 1997, 1998 Ingo Molnar, Hajnalka Szabo&n; *&n; *&t;Many thanks to Stig Venaas for trying out countless experimental&n; *&t;patches and reporting/debugging problems patiently!&n; *&n; *&t;(c) 1999, Multiple IO-APIC support, developed by&n; *&t;Ken-ichi Yaku &lt;yaku@css1.kbnes.nec.co.jp&gt; and&n; *      Hidemi Kishimoto &lt;kisimoto@css1.kbnes.nec.co.jp&gt;,&n; *&t;further tested and cleaned up by Zach Brown &lt;zab@redhat.com&gt;&n; *&t;and Ingo Molnar &lt;mingo@redhat.com&gt;&n; */
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
multiline_comment|/*&n; * volatile is justified in this case, IO-APIC register contents&n; * might change spontaneously, GCC should not cache it&n; */
DECL|macro|IO_APIC_BASE
mdefine_line|#define IO_APIC_BASE(idx) ((volatile int *)__fix_to_virt(FIX_IO_APIC_BASE_0 + idx))
multiline_comment|/*&n; * The structure of the IO-APIC:&n; */
DECL|struct|IO_APIC_reg_00
r_struct
id|IO_APIC_reg_00
(brace
DECL|member|__reserved_2
id|__u32
id|__reserved_2
suffix:colon
l_int|24
comma
DECL|member|ID
id|ID
suffix:colon
l_int|4
comma
DECL|member|__reserved_1
id|__reserved_1
suffix:colon
l_int|4
suffix:semicolon
)brace
id|__attribute__
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
DECL|struct|IO_APIC_reg_01
r_struct
id|IO_APIC_reg_01
(brace
DECL|member|version
id|__u32
id|version
suffix:colon
l_int|8
comma
DECL|member|__reserved_2
id|__reserved_2
suffix:colon
l_int|8
comma
DECL|member|entries
id|entries
suffix:colon
l_int|8
comma
DECL|member|__reserved_1
id|__reserved_1
suffix:colon
l_int|8
suffix:semicolon
)brace
id|__attribute__
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
DECL|struct|IO_APIC_reg_02
r_struct
id|IO_APIC_reg_02
(brace
DECL|member|__reserved_2
id|__u32
id|__reserved_2
suffix:colon
l_int|24
comma
DECL|member|arbitration
id|arbitration
suffix:colon
l_int|4
comma
DECL|member|__reserved_1
id|__reserved_1
suffix:colon
l_int|4
suffix:semicolon
)brace
id|__attribute__
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
multiline_comment|/*&n; * # of IO-APICs and # of IRQ routing registers&n; */
DECL|variable|nr_ioapics
r_int
id|nr_ioapics
op_assign
l_int|0
suffix:semicolon
DECL|variable|nr_ioapic_registers
r_int
id|nr_ioapic_registers
(braket
id|MAX_IO_APICS
)braket
suffix:semicolon
DECL|enum|ioapic_irq_destination_types
r_enum
id|ioapic_irq_destination_types
(brace
DECL|enumerator|dest_Fixed
id|dest_Fixed
op_assign
l_int|0
comma
DECL|enumerator|dest_LowestPrio
id|dest_LowestPrio
op_assign
l_int|1
comma
DECL|enumerator|dest_ExtINT
id|dest_ExtINT
op_assign
l_int|7
)brace
suffix:semicolon
DECL|struct|IO_APIC_route_entry
r_struct
id|IO_APIC_route_entry
(brace
DECL|member|vector
id|__u32
id|vector
suffix:colon
l_int|8
comma
DECL|member|delivery_mode
id|delivery_mode
suffix:colon
l_int|3
comma
multiline_comment|/* 000: FIXED&n;&t;&t;&t;&t;&t; * 001: lowest prio&n;&t;&t;&t;&t;&t; * 111: ExtINT&n;&t;&t;&t;&t;&t; */
DECL|member|dest_mode
id|dest_mode
suffix:colon
l_int|1
comma
multiline_comment|/* 0: physical, 1: logical */
DECL|member|delivery_status
id|delivery_status
suffix:colon
l_int|1
comma
DECL|member|polarity
id|polarity
suffix:colon
l_int|1
comma
DECL|member|irr
id|irr
suffix:colon
l_int|1
comma
DECL|member|trigger
id|trigger
suffix:colon
l_int|1
comma
multiline_comment|/* 0: edge, 1: level */
DECL|member|mask
id|mask
suffix:colon
l_int|1
comma
multiline_comment|/* 0: enabled, 1: disabled */
DECL|member|__reserved_2
id|__reserved_2
suffix:colon
l_int|15
suffix:semicolon
r_union
(brace
r_struct
(brace
id|__u32
DECL|member|__reserved_1
id|__reserved_1
suffix:colon
l_int|24
comma
DECL|member|physical_dest
id|physical_dest
suffix:colon
l_int|4
comma
DECL|member|__reserved_2
id|__reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|physical
)brace
id|physical
suffix:semicolon
r_struct
(brace
id|__u32
DECL|member|__reserved_1
id|__reserved_1
suffix:colon
l_int|24
comma
DECL|member|logical_dest
id|logical_dest
suffix:colon
l_int|8
suffix:semicolon
DECL|member|logical
)brace
id|logical
suffix:semicolon
DECL|member|dest
)brace
id|dest
suffix:semicolon
)brace
id|__attribute__
(paren
(paren
id|packed
)paren
)paren
suffix:semicolon
multiline_comment|/*&n; * MP-BIOS irq configuration table structures:&n; */
DECL|enum|mp_irq_source_types
r_enum
id|mp_irq_source_types
(brace
DECL|enumerator|mp_INT
id|mp_INT
op_assign
l_int|0
comma
DECL|enumerator|mp_NMI
id|mp_NMI
op_assign
l_int|1
comma
DECL|enumerator|mp_SMI
id|mp_SMI
op_assign
l_int|2
comma
DECL|enumerator|mp_ExtINT
id|mp_ExtINT
op_assign
l_int|3
)brace
suffix:semicolon
DECL|variable|mp_apics
r_struct
id|mpc_config_ioapic
id|mp_apics
(braket
id|MAX_IO_APICS
)braket
suffix:semicolon
multiline_comment|/* I/O APIC entries */
DECL|variable|mp_irq_entries
r_int
id|mp_irq_entries
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* # of MP IRQ source entries */
DECL|variable|mp_irqs
r_struct
id|mpc_config_intsrc
id|mp_irqs
(braket
id|MAX_IRQ_SOURCES
)braket
suffix:semicolon
multiline_comment|/* MP IRQ source entries */
DECL|variable|mpc_default_type
r_int
id|mpc_default_type
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* non-0 if default (table-less)&n;&t;&t;&t;&t;&t;&t;   MP configuration */
multiline_comment|/*&n; * This is performance-critical, we want to do it O(1)&n; *&n; * the indexing order of this array favors 1:1 mappings&n; * between pins and IRQs.&n; */
DECL|function|io_apic_read
r_static
r_inline
r_int
r_int
id|io_apic_read
c_func
(paren
r_int
r_int
id|apic
comma
r_int
r_int
id|reg
)paren
(brace
op_star
id|IO_APIC_BASE
c_func
(paren
id|apic
)paren
op_assign
id|reg
suffix:semicolon
r_return
op_star
(paren
id|IO_APIC_BASE
c_func
(paren
id|apic
)paren
op_plus
l_int|4
)paren
suffix:semicolon
)brace
DECL|function|io_apic_write
r_static
r_inline
r_void
id|io_apic_write
c_func
(paren
r_int
r_int
id|apic
comma
r_int
r_int
id|reg
comma
r_int
r_int
id|value
)paren
(brace
op_star
id|IO_APIC_BASE
c_func
(paren
id|apic
)paren
op_assign
id|reg
suffix:semicolon
op_star
(paren
id|IO_APIC_BASE
c_func
(paren
id|apic
)paren
op_plus
l_int|4
)paren
op_assign
id|value
suffix:semicolon
)brace
multiline_comment|/*&n; * Re-write a value: to be used for read-modify-write&n; * cycles where the read already set up the index register.&n; */
DECL|function|io_apic_modify
r_static
r_inline
r_void
id|io_apic_modify
c_func
(paren
r_int
r_int
id|apic
comma
r_int
r_int
id|value
)paren
(brace
op_star
(paren
id|IO_APIC_BASE
c_func
(paren
id|apic
)paren
op_plus
l_int|4
)paren
op_assign
id|value
suffix:semicolon
)brace
multiline_comment|/*&n; * Synchronize the IO-APIC and the CPU by doing&n; * a dummy read from the IO-APIC&n; */
DECL|function|io_apic_sync
r_static
r_inline
r_void
id|io_apic_sync
c_func
(paren
r_int
r_int
id|apic
)paren
(brace
(paren
r_void
)paren
op_star
(paren
id|IO_APIC_BASE
c_func
(paren
id|apic
)paren
op_plus
l_int|4
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Rough estimation of how many shared IRQs there are, can&n; * be changed anytime.&n; */
DECL|macro|MAX_PLUS_SHARED_IRQS
mdefine_line|#define MAX_PLUS_SHARED_IRQS NR_IRQS
DECL|macro|PIN_MAP_SIZE
mdefine_line|#define PIN_MAP_SIZE (MAX_PLUS_SHARED_IRQS + NR_IRQS)
DECL|struct|irq_pin_list
r_static
r_struct
id|irq_pin_list
(brace
DECL|member|apic
DECL|member|pin
DECL|member|next
r_int
id|apic
comma
id|pin
comma
id|next
suffix:semicolon
DECL|variable|irq_2_pin
)brace
id|irq_2_pin
(braket
id|PIN_MAP_SIZE
)braket
suffix:semicolon
multiline_comment|/*&n; * The common case is 1:1 IRQ&lt;-&gt;pin mappings. Sometimes there are&n; * shared ISA-space IRQs, so we have to support them. We are super&n; * fast in the common case, and fast for shared ISA-space IRQs.&n; */
DECL|function|add_pin_to_irq
r_static
r_void
id|add_pin_to_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_int
id|apic
comma
r_int
id|pin
)paren
(brace
r_static
r_int
id|first_free_entry
op_assign
id|NR_IRQS
suffix:semicolon
r_struct
id|irq_pin_list
op_star
id|entry
op_assign
id|irq_2_pin
op_plus
id|irq
suffix:semicolon
r_while
c_loop
(paren
id|entry-&gt;next
)paren
id|entry
op_assign
id|irq_2_pin
op_plus
id|entry-&gt;next
suffix:semicolon
r_if
c_cond
(paren
id|entry-&gt;pin
op_ne
op_minus
l_int|1
)paren
(brace
id|entry-&gt;next
op_assign
id|first_free_entry
suffix:semicolon
id|entry
op_assign
id|irq_2_pin
op_plus
id|entry-&gt;next
suffix:semicolon
r_if
c_cond
(paren
op_increment
id|first_free_entry
op_ge
id|PIN_MAP_SIZE
)paren
id|panic
c_func
(paren
l_string|&quot;io_apic.c: whoops&quot;
)paren
suffix:semicolon
)brace
id|entry-&gt;apic
op_assign
id|apic
suffix:semicolon
id|entry-&gt;pin
op_assign
id|pin
suffix:semicolon
)brace
DECL|macro|DO_ACTION
mdefine_line|#define DO_ACTION(name,R,ACTION, FINAL)&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;static void name##_IO_APIC_irq(unsigned int irq)&t;&t;&t;&bslash;&n;{&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;int pin;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;struct irq_pin_list *entry = irq_2_pin + irq;&t;&t;&t;&bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;for (;;) {&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;unsigned int reg;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;pin = entry-&gt;pin;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;if (pin == -1)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;break;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;reg = io_apic_read(entry-&gt;apic, 0x10 + R + pin*2);&t;&bslash;&n;&t;&t;reg ACTION;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;io_apic_modify(entry-&gt;apic, reg);&t;&t;&t;&bslash;&n;&t;&t;if (!entry-&gt;next)&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;break;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;entry = irq_2_pin + entry-&gt;next;&t;&t;&t;&bslash;&n;&t;}&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;FINAL;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;}
multiline_comment|/*&n; * We disable IO-APIC IRQs by setting their &squot;destination CPU mask&squot; to&n; * zero. Trick by Ramesh Nalluri.&n; */
id|DO_ACTION
c_func
(paren
id|disable
comma
l_int|1
comma
op_and_assign
l_int|0x00ffffff
comma
id|io_apic_sync
c_func
(paren
id|entry-&gt;apic
)paren
)paren
multiline_comment|/* destination = 0x00 */
id|DO_ACTION
c_func
(paren
id|enable
comma
l_int|1
comma
op_or_assign
l_int|0xff000000
comma
)paren
multiline_comment|/* destination = 0xff */
id|DO_ACTION
c_func
(paren
id|mask
comma
l_int|0
comma
op_or_assign
l_int|0x00010000
comma
id|io_apic_sync
c_func
(paren
id|entry-&gt;apic
)paren
)paren
multiline_comment|/* mask = 1 */
id|DO_ACTION
c_func
(paren
id|unmask
comma
l_int|0
comma
op_and_assign
l_int|0xfffeffff
comma
)paren
multiline_comment|/* mask = 0 */
DECL|function|clear_IO_APIC_pin
r_static
r_void
id|clear_IO_APIC_pin
c_func
(paren
r_int
r_int
id|apic
comma
r_int
r_int
id|pin
)paren
(brace
r_struct
id|IO_APIC_route_entry
id|entry
suffix:semicolon
multiline_comment|/*&n;&t; * Disable it in the IO-APIC irq-routing table:&n;&t; */
id|memset
c_func
(paren
op_amp
id|entry
comma
l_int|0
comma
r_sizeof
(paren
id|entry
)paren
)paren
suffix:semicolon
id|entry.mask
op_assign
l_int|1
suffix:semicolon
id|io_apic_write
c_func
(paren
id|apic
comma
l_int|0x10
op_plus
l_int|2
op_star
id|pin
comma
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|0
)paren
)paren
suffix:semicolon
id|io_apic_write
c_func
(paren
id|apic
comma
l_int|0x11
op_plus
l_int|2
op_star
id|pin
comma
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|1
)paren
)paren
suffix:semicolon
)brace
DECL|function|clear_IO_APIC
r_static
r_void
id|clear_IO_APIC
(paren
r_void
)paren
(brace
r_int
id|apic
comma
id|pin
suffix:semicolon
r_for
c_loop
(paren
id|apic
op_assign
l_int|0
suffix:semicolon
id|apic
OL
id|nr_ioapics
suffix:semicolon
id|apic
op_increment
)paren
r_for
c_loop
(paren
id|pin
op_assign
l_int|0
suffix:semicolon
id|pin
OL
id|nr_ioapic_registers
(braket
id|apic
)braket
suffix:semicolon
id|pin
op_increment
)paren
id|clear_IO_APIC_pin
c_func
(paren
id|apic
comma
id|pin
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * support for broken MP BIOSs, enables hand-redirection of PIRQ0-7 to&n; * specific CPU-side IRQs.&n; */
DECL|macro|MAX_PIRQS
mdefine_line|#define MAX_PIRQS 8
DECL|variable|pirq_entries
r_int
id|pirq_entries
(braket
id|MAX_PIRQS
)braket
suffix:semicolon
DECL|variable|pirqs_enabled
r_int
id|pirqs_enabled
suffix:semicolon
DECL|function|ioapic_setup
r_static
r_int
id|__init
id|ioapic_setup
c_func
(paren
r_char
op_star
id|str
)paren
(brace
r_extern
r_int
id|skip_ioapic_setup
suffix:semicolon
multiline_comment|/* defined in arch/i386/kernel/smp.c */
id|skip_ioapic_setup
op_assign
l_int|1
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
id|__setup
c_func
(paren
l_string|&quot;noapic&quot;
comma
id|ioapic_setup
)paren
suffix:semicolon
DECL|function|ioapic_pirq_setup
r_static
r_int
id|__init
id|ioapic_pirq_setup
c_func
(paren
r_char
op_star
id|str
)paren
(brace
r_int
id|i
comma
id|max
suffix:semicolon
r_int
id|ints
(braket
id|MAX_PIRQS
op_plus
l_int|1
)braket
suffix:semicolon
id|get_options
c_func
(paren
id|str
comma
id|ARRAY_SIZE
c_func
(paren
id|ints
)paren
comma
id|ints
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|MAX_PIRQS
suffix:semicolon
id|i
op_increment
)paren
id|pirq_entries
(braket
id|i
)braket
op_assign
op_minus
l_int|1
suffix:semicolon
id|pirqs_enabled
op_assign
l_int|1
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;PIRQ redirection, working around broken MP-BIOS.&bslash;n&quot;
)paren
suffix:semicolon
id|max
op_assign
id|MAX_PIRQS
suffix:semicolon
r_if
c_cond
(paren
id|ints
(braket
l_int|0
)braket
OL
id|MAX_PIRQS
)paren
id|max
op_assign
id|ints
(braket
l_int|0
)braket
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|max
suffix:semicolon
id|i
op_increment
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;... PIRQ%d -&gt; IRQ %d&bslash;n&quot;
comma
id|i
comma
id|ints
(braket
id|i
op_plus
l_int|1
)braket
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * PIRQs are mapped upside down, usually.&n;&t;&t; */
id|pirq_entries
(braket
id|MAX_PIRQS
op_minus
id|i
op_minus
l_int|1
)braket
op_assign
id|ints
(braket
id|i
op_plus
l_int|1
)braket
suffix:semicolon
)brace
r_return
l_int|1
suffix:semicolon
)brace
id|__setup
c_func
(paren
l_string|&quot;pirq=&quot;
comma
id|ioapic_pirq_setup
)paren
suffix:semicolon
multiline_comment|/*&n; * Find the IRQ entry number of a certain pin.&n; */
DECL|function|find_irq_entry
r_static
r_int
id|__init
id|find_irq_entry
c_func
(paren
r_int
id|apic
comma
r_int
id|pin
comma
r_int
id|type
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|mp_irq_entries
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_irqtype
op_eq
id|type
)paren
op_logical_and
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_dstapic
op_eq
id|mp_apics
(braket
id|apic
)braket
dot
id|mpc_apicid
)paren
op_logical_and
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_dstirq
op_eq
id|pin
)paren
)paren
r_return
id|i
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n; * Find the pin to which IRQ0 (ISA) is connected&n; */
DECL|function|find_timer_pin
r_static
r_int
id|__init
id|find_timer_pin
c_func
(paren
r_int
id|type
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|mp_irq_entries
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|lbus
op_assign
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_srcbus
suffix:semicolon
r_if
c_cond
(paren
(paren
id|mp_bus_id_to_type
(braket
id|lbus
)braket
op_eq
id|MP_BUS_ISA
op_logical_or
id|mp_bus_id_to_type
(braket
id|lbus
)braket
op_eq
id|MP_BUS_EISA
)paren
op_logical_and
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_irqtype
op_eq
id|type
)paren
op_logical_and
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_srcbusirq
op_eq
l_int|0x00
)paren
)paren
r_return
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_dstirq
suffix:semicolon
)brace
r_return
op_minus
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n; * Find a specific PCI IRQ entry.&n; * Not an __init, possibly needed by modules&n; */
r_static
r_int
id|__init
id|pin_2_irq
c_func
(paren
r_int
id|idx
comma
r_int
id|apic
comma
r_int
id|pin
)paren
suffix:semicolon
DECL|function|IO_APIC_get_PCI_irq_vector
r_int
id|IO_APIC_get_PCI_irq_vector
c_func
(paren
r_int
id|bus
comma
r_int
id|slot
comma
r_int
id|pci_pin
)paren
(brace
r_int
id|apic
comma
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|mp_irq_entries
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|lbus
op_assign
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_srcbus
suffix:semicolon
r_for
c_loop
(paren
id|apic
op_assign
l_int|0
suffix:semicolon
id|apic
OL
id|nr_ioapics
suffix:semicolon
id|apic
op_increment
)paren
r_if
c_cond
(paren
id|mp_apics
(braket
id|apic
)braket
dot
id|mpc_apicid
op_eq
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_dstapic
)paren
r_break
suffix:semicolon
r_if
c_cond
(paren
(paren
id|apic
op_logical_or
id|IO_APIC_IRQ
c_func
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_dstirq
)paren
)paren
op_logical_and
(paren
id|mp_bus_id_to_type
(braket
id|lbus
)braket
op_eq
id|MP_BUS_PCI
)paren
op_logical_and
op_logical_neg
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_irqtype
op_logical_and
(paren
id|bus
op_eq
id|mp_bus_id_to_pci_bus
(braket
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_srcbus
)braket
)paren
op_logical_and
(paren
id|slot
op_eq
(paren
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_srcbusirq
op_rshift
l_int|2
)paren
op_amp
l_int|0x1f
)paren
)paren
op_logical_and
(paren
id|pci_pin
op_eq
(paren
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_srcbusirq
op_amp
l_int|3
)paren
)paren
)paren
r_return
id|pin_2_irq
c_func
(paren
id|i
comma
id|apic
comma
id|mp_irqs
(braket
id|i
)braket
dot
id|mpc_dstirq
)paren
suffix:semicolon
)brace
r_return
op_minus
l_int|1
suffix:semicolon
)brace
multiline_comment|/*&n; * EISA Edge/Level control register, ELCR&n; */
DECL|function|EISA_ELCR
r_static
r_int
id|__init
id|EISA_ELCR
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
(brace
r_int
r_int
id|port
op_assign
l_int|0x4d0
op_plus
(paren
id|irq
op_rshift
l_int|3
)paren
suffix:semicolon
r_return
(paren
id|inb
c_func
(paren
id|port
)paren
op_rshift
(paren
id|irq
op_amp
l_int|7
)paren
)paren
op_amp
l_int|1
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;Broken MPtable reports ISA irq %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/* EISA interrupts are always polarity zero and can be edge or level&n; * trigger depending on the ELCR value.  If an interrupt is listed as&n; * EISA conforming in the MP table, that means its trigger type must&n; * be read in from the ELCR */
DECL|macro|default_EISA_trigger
mdefine_line|#define default_EISA_trigger(idx)&t;(EISA_ELCR(mp_irqs[idx].mpc_dstirq))
DECL|macro|default_EISA_polarity
mdefine_line|#define default_EISA_polarity(idx)&t;(0)
multiline_comment|/* ISA interrupts are always polarity zero edge triggered, even when&n; * listed as conforming in the MP table. */
DECL|macro|default_ISA_trigger
mdefine_line|#define default_ISA_trigger(idx)&t;(0)
DECL|macro|default_ISA_polarity
mdefine_line|#define default_ISA_polarity(idx)&t;(0)
DECL|function|MPBIOS_polarity
r_static
r_int
id|__init
id|MPBIOS_polarity
c_func
(paren
r_int
id|idx
)paren
(brace
r_int
id|bus
op_assign
id|mp_irqs
(braket
id|idx
)braket
dot
id|mpc_srcbus
suffix:semicolon
r_int
id|polarity
suffix:semicolon
multiline_comment|/*&n;&t; * Determine IRQ line polarity (high active or low active):&n;&t; */
r_switch
c_cond
(paren
id|mp_irqs
(braket
id|idx
)braket
dot
id|mpc_irqflag
op_amp
l_int|3
)paren
(brace
r_case
l_int|0
suffix:colon
multiline_comment|/* conforms, ie. bus-type dependent polarity */
(brace
r_switch
c_cond
(paren
id|mp_bus_id_to_type
(braket
id|bus
)braket
)paren
(brace
r_case
id|MP_BUS_ISA
suffix:colon
multiline_comment|/* ISA pin */
(brace
id|polarity
op_assign
id|default_ISA_polarity
c_func
(paren
id|idx
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|MP_BUS_EISA
suffix:colon
(brace
id|polarity
op_assign
id|default_EISA_polarity
c_func
(paren
id|idx
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|MP_BUS_PCI
suffix:colon
multiline_comment|/* PCI pin */
(brace
id|polarity
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
r_default
suffix:colon
(brace
)brace
(brace
id|printk
c_func
(paren
l_string|&quot;broken BIOS!!&bslash;n&quot;
)paren
suffix:semicolon
id|polarity
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_break
suffix:semicolon
)brace
r_case
l_int|1
suffix:colon
multiline_comment|/* high active */
(brace
id|polarity
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
l_int|2
suffix:colon
multiline_comment|/* reserved */
(brace
id|printk
c_func
(paren
l_string|&quot;broken BIOS!!&bslash;n&quot;
)paren
suffix:semicolon
id|polarity
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
l_int|3
suffix:colon
multiline_comment|/* low active */
(brace
id|polarity
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
r_default
suffix:colon
(brace
)brace
multiline_comment|/* invalid */
(brace
id|printk
c_func
(paren
l_string|&quot;broken BIOS!!&bslash;n&quot;
)paren
suffix:semicolon
id|polarity
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_return
id|polarity
suffix:semicolon
)brace
DECL|function|MPBIOS_trigger
r_static
r_int
id|__init
id|MPBIOS_trigger
c_func
(paren
r_int
id|idx
)paren
(brace
r_int
id|bus
op_assign
id|mp_irqs
(braket
id|idx
)braket
dot
id|mpc_srcbus
suffix:semicolon
r_int
id|trigger
suffix:semicolon
multiline_comment|/*&n;&t; * Determine IRQ trigger mode (edge or level sensitive):&n;&t; */
r_switch
c_cond
(paren
(paren
id|mp_irqs
(braket
id|idx
)braket
dot
id|mpc_irqflag
op_rshift
l_int|2
)paren
op_amp
l_int|3
)paren
(brace
r_case
l_int|0
suffix:colon
multiline_comment|/* conforms, ie. bus-type dependent */
(brace
r_switch
c_cond
(paren
id|mp_bus_id_to_type
(braket
id|bus
)braket
)paren
(brace
r_case
id|MP_BUS_ISA
suffix:colon
(brace
id|trigger
op_assign
id|default_ISA_trigger
c_func
(paren
id|idx
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|MP_BUS_EISA
suffix:colon
(brace
id|trigger
op_assign
id|default_EISA_trigger
c_func
(paren
id|idx
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|MP_BUS_PCI
suffix:colon
multiline_comment|/* PCI pin, level */
(brace
id|trigger
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
r_default
suffix:colon
(brace
)brace
(brace
id|printk
c_func
(paren
l_string|&quot;broken BIOS!!&bslash;n&quot;
)paren
suffix:semicolon
id|trigger
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_break
suffix:semicolon
)brace
r_case
l_int|1
suffix:colon
multiline_comment|/* edge */
(brace
id|trigger
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
l_int|2
suffix:colon
multiline_comment|/* reserved */
(brace
id|printk
c_func
(paren
l_string|&quot;broken BIOS!!&bslash;n&quot;
)paren
suffix:semicolon
id|trigger
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
l_int|3
suffix:colon
multiline_comment|/* level */
(brace
id|trigger
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
r_default
suffix:colon
(brace
)brace
multiline_comment|/* invalid */
(brace
id|printk
c_func
(paren
l_string|&quot;broken BIOS!!&bslash;n&quot;
)paren
suffix:semicolon
id|trigger
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_return
id|trigger
suffix:semicolon
)brace
DECL|function|irq_polarity
r_static
r_inline
r_int
id|irq_polarity
c_func
(paren
r_int
id|idx
)paren
(brace
r_return
id|MPBIOS_polarity
c_func
(paren
id|idx
)paren
suffix:semicolon
)brace
DECL|function|irq_trigger
r_static
r_inline
r_int
id|irq_trigger
c_func
(paren
r_int
id|idx
)paren
(brace
r_return
id|MPBIOS_trigger
c_func
(paren
id|idx
)paren
suffix:semicolon
)brace
DECL|function|pin_2_irq
r_static
r_int
id|__init
id|pin_2_irq
c_func
(paren
r_int
id|idx
comma
r_int
id|apic
comma
r_int
id|pin
)paren
(brace
r_int
id|irq
comma
id|i
suffix:semicolon
r_int
id|bus
op_assign
id|mp_irqs
(braket
id|idx
)braket
dot
id|mpc_srcbus
suffix:semicolon
multiline_comment|/*&n;&t; * Debugging check, we are in big trouble if this message pops up!&n;&t; */
r_if
c_cond
(paren
id|mp_irqs
(braket
id|idx
)braket
dot
id|mpc_dstirq
op_ne
id|pin
)paren
id|printk
c_func
(paren
l_string|&quot;broken BIOS or MPTABLE parser, ayiee!!&bslash;n&quot;
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|mp_bus_id_to_type
(braket
id|bus
)braket
)paren
(brace
r_case
id|MP_BUS_ISA
suffix:colon
multiline_comment|/* ISA pin */
r_case
id|MP_BUS_EISA
suffix:colon
(brace
id|irq
op_assign
id|mp_irqs
(braket
id|idx
)braket
dot
id|mpc_srcbusirq
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
id|MP_BUS_PCI
suffix:colon
multiline_comment|/* PCI pin */
(brace
multiline_comment|/*&n;&t;&t;&t; * PCI IRQs are mapped in order&n;&t;&t;&t; */
id|i
op_assign
id|irq
op_assign
l_int|0
suffix:semicolon
r_while
c_loop
(paren
id|i
OL
id|apic
)paren
id|irq
op_add_assign
id|nr_ioapic_registers
(braket
id|i
op_increment
)braket
suffix:semicolon
id|irq
op_add_assign
id|pin
suffix:semicolon
r_break
suffix:semicolon
)brace
r_default
suffix:colon
(brace
)brace
(brace
id|printk
c_func
(paren
l_string|&quot;unknown bus type %d.&bslash;n&quot;
comma
id|bus
)paren
suffix:semicolon
id|irq
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
multiline_comment|/*&n;&t; * PCI IRQ command line redirection. Yes, limits are hardcoded.&n;&t; */
r_if
c_cond
(paren
(paren
id|pin
op_ge
l_int|16
)paren
op_logical_and
(paren
id|pin
op_le
l_int|23
)paren
)paren
(brace
r_if
c_cond
(paren
id|pirq_entries
(braket
id|pin
op_minus
l_int|16
)braket
op_ne
op_minus
l_int|1
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|pirq_entries
(braket
id|pin
op_minus
l_int|16
)braket
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;disabling PIRQ%d&bslash;n&quot;
comma
id|pin
op_minus
l_int|16
)paren
suffix:semicolon
)brace
r_else
(brace
id|irq
op_assign
id|pirq_entries
(braket
id|pin
op_minus
l_int|16
)braket
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;using PIRQ%d -&gt; IRQ %d&bslash;n&quot;
comma
id|pin
op_minus
l_int|16
comma
id|irq
)paren
suffix:semicolon
)brace
)brace
)brace
r_return
id|irq
suffix:semicolon
)brace
DECL|function|IO_APIC_irq_trigger
r_static
r_inline
r_int
id|IO_APIC_irq_trigger
c_func
(paren
r_int
id|irq
)paren
(brace
r_int
id|apic
comma
id|idx
comma
id|pin
suffix:semicolon
r_for
c_loop
(paren
id|apic
op_assign
l_int|0
suffix:semicolon
id|apic
OL
id|nr_ioapics
suffix:semicolon
id|apic
op_increment
)paren
(brace
r_for
c_loop
(paren
id|pin
op_assign
l_int|0
suffix:semicolon
id|pin
OL
id|nr_ioapic_registers
(braket
id|apic
)braket
suffix:semicolon
id|pin
op_increment
)paren
(brace
id|idx
op_assign
id|find_irq_entry
c_func
(paren
id|apic
comma
id|pin
comma
id|mp_INT
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|idx
op_ne
op_minus
l_int|1
)paren
op_logical_and
(paren
id|irq
op_eq
id|pin_2_irq
c_func
(paren
id|idx
comma
id|apic
comma
id|pin
)paren
)paren
)paren
r_return
id|irq_trigger
c_func
(paren
id|idx
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n;&t; * nonexistent IRQs are edge default&n;&t; */
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|irq_vector
r_int
id|irq_vector
(braket
id|NR_IRQS
)braket
op_assign
(brace
id|IRQ0_TRAP_VECTOR
comma
l_int|0
)brace
suffix:semicolon
DECL|function|assign_irq_vector
r_static
r_int
id|__init
id|assign_irq_vector
c_func
(paren
r_int
id|irq
)paren
(brace
r_static
r_int
id|current_vector
op_assign
id|IRQ0_TRAP_VECTOR
comma
id|offset
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|IO_APIC_VECTOR
c_func
(paren
id|irq
)paren
OG
l_int|0
)paren
r_return
id|IO_APIC_VECTOR
c_func
(paren
id|irq
)paren
suffix:semicolon
id|current_vector
op_add_assign
l_int|8
suffix:semicolon
r_if
c_cond
(paren
id|current_vector
OG
l_int|0xFE
)paren
(brace
id|offset
op_increment
suffix:semicolon
id|current_vector
op_assign
id|IRQ0_TRAP_VECTOR
op_plus
id|offset
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;WARNING: ASSIGN_IRQ_VECTOR wrapped back to %02X&bslash;n&quot;
comma
id|current_vector
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|current_vector
op_eq
id|SYSCALL_VECTOR
)paren
id|panic
c_func
(paren
l_string|&quot;ran out of interrupt sources!&quot;
)paren
suffix:semicolon
id|IO_APIC_VECTOR
c_func
(paren
id|irq
)paren
op_assign
id|current_vector
suffix:semicolon
r_return
id|current_vector
suffix:semicolon
)brace
DECL|function|setup_IO_APIC_irqs
r_void
id|__init
id|setup_IO_APIC_irqs
c_func
(paren
r_void
)paren
(brace
r_struct
id|IO_APIC_route_entry
id|entry
suffix:semicolon
r_int
id|apic
comma
id|pin
comma
id|idx
comma
id|irq
comma
id|first_notcon
op_assign
l_int|1
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;init IO_APIC IRQs&bslash;n&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|apic
op_assign
l_int|0
suffix:semicolon
id|apic
OL
id|nr_ioapics
suffix:semicolon
id|apic
op_increment
)paren
(brace
r_for
c_loop
(paren
id|pin
op_assign
l_int|0
suffix:semicolon
id|pin
OL
id|nr_ioapic_registers
(braket
id|apic
)braket
suffix:semicolon
id|pin
op_increment
)paren
(brace
multiline_comment|/*&n;&t;&t; * add it to the IO-APIC irq-routing table:&n;&t;&t; */
id|memset
c_func
(paren
op_amp
id|entry
comma
l_int|0
comma
r_sizeof
(paren
id|entry
)paren
)paren
suffix:semicolon
id|entry.delivery_mode
op_assign
id|dest_LowestPrio
suffix:semicolon
id|entry.dest_mode
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* logical delivery */
id|entry.mask
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* enable IRQ */
id|entry.dest.logical.logical_dest
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* but no route */
id|idx
op_assign
id|find_irq_entry
c_func
(paren
id|apic
comma
id|pin
comma
id|mp_INT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|idx
op_eq
op_minus
l_int|1
)paren
(brace
r_if
c_cond
(paren
id|first_notcon
)paren
(brace
id|printk
c_func
(paren
l_string|&quot; IO-APIC (apicid-pin) %d-%d&quot;
comma
id|mp_apics
(braket
id|apic
)braket
dot
id|mpc_apicid
comma
id|pin
)paren
suffix:semicolon
id|first_notcon
op_assign
l_int|0
suffix:semicolon
)brace
r_else
id|printk
c_func
(paren
l_string|&quot;, %d-%d&quot;
comma
id|mp_apics
(braket
id|apic
)braket
dot
id|mpc_apicid
comma
id|pin
)paren
suffix:semicolon
r_continue
suffix:semicolon
)brace
id|entry.trigger
op_assign
id|irq_trigger
c_func
(paren
id|idx
)paren
suffix:semicolon
id|entry.polarity
op_assign
id|irq_polarity
c_func
(paren
id|idx
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq_trigger
c_func
(paren
id|idx
)paren
)paren
(brace
id|entry.trigger
op_assign
l_int|1
suffix:semicolon
id|entry.mask
op_assign
l_int|1
suffix:semicolon
id|entry.dest.logical.logical_dest
op_assign
l_int|0xff
suffix:semicolon
)brace
id|irq
op_assign
id|pin_2_irq
c_func
(paren
id|idx
comma
id|apic
comma
id|pin
)paren
suffix:semicolon
id|add_pin_to_irq
c_func
(paren
id|irq
comma
id|apic
comma
id|pin
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|apic
op_logical_and
op_logical_neg
id|IO_APIC_IRQ
c_func
(paren
id|irq
)paren
)paren
r_continue
suffix:semicolon
id|entry.vector
op_assign
id|assign_irq_vector
c_func
(paren
id|irq
)paren
suffix:semicolon
id|io_apic_write
c_func
(paren
id|apic
comma
l_int|0x11
op_plus
l_int|2
op_star
id|pin
comma
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|1
)paren
)paren
suffix:semicolon
id|io_apic_write
c_func
(paren
id|apic
comma
l_int|0x10
op_plus
l_int|2
op_star
id|pin
comma
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|0
)paren
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
op_logical_neg
id|first_notcon
)paren
id|printk
c_func
(paren
l_string|&quot; not connected.&bslash;n&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Set up a certain pin as ExtINT delivered interrupt&n; */
DECL|function|setup_ExtINT_pin
r_void
id|__init
id|setup_ExtINT_pin
c_func
(paren
r_int
r_int
id|apic
comma
r_int
r_int
id|pin
comma
r_int
id|irq
)paren
(brace
r_struct
id|IO_APIC_route_entry
id|entry
suffix:semicolon
multiline_comment|/*&n;&t; * add it to the IO-APIC irq-routing table:&n;&t; */
id|memset
c_func
(paren
op_amp
id|entry
comma
l_int|0
comma
r_sizeof
(paren
id|entry
)paren
)paren
suffix:semicolon
id|entry.delivery_mode
op_assign
id|dest_ExtINT
suffix:semicolon
id|entry.dest_mode
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* physical delivery */
id|entry.mask
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* unmask IRQ now */
multiline_comment|/*&n;&t; * We use physical delivery to get the timer IRQ&n;&t; * to the boot CPU. &squot;boot_cpu_id&squot; is the physical&n;&t; * APIC ID of the boot CPU.&n;&t; */
id|entry.dest.physical.physical_dest
op_assign
id|boot_cpu_id
suffix:semicolon
id|entry.vector
op_assign
id|assign_irq_vector
c_func
(paren
id|irq
)paren
suffix:semicolon
id|entry.polarity
op_assign
l_int|0
suffix:semicolon
id|entry.trigger
op_assign
l_int|0
suffix:semicolon
id|io_apic_write
c_func
(paren
id|apic
comma
l_int|0x10
op_plus
l_int|2
op_star
id|pin
comma
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|0
)paren
)paren
suffix:semicolon
id|io_apic_write
c_func
(paren
id|apic
comma
l_int|0x11
op_plus
l_int|2
op_star
id|pin
comma
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|1
)paren
)paren
suffix:semicolon
)brace
DECL|function|UNEXPECTED_IO_APIC
r_void
id|__init
id|UNEXPECTED_IO_APIC
c_func
(paren
r_void
)paren
(brace
id|printk
c_func
(paren
l_string|&quot; WARNING: unexpected IO-APIC, please mail&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;          to linux-smp@vger.rutgers.edu&bslash;n&quot;
)paren
suffix:semicolon
)brace
DECL|function|print_IO_APIC
r_void
id|__init
id|print_IO_APIC
c_func
(paren
r_void
)paren
(brace
r_int
id|apic
comma
id|i
suffix:semicolon
r_struct
id|IO_APIC_reg_00
id|reg_00
suffix:semicolon
r_struct
id|IO_APIC_reg_01
id|reg_01
suffix:semicolon
r_struct
id|IO_APIC_reg_02
id|reg_02
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;number of MP IRQ sources: %d.&bslash;n&quot;
comma
id|mp_irq_entries
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|nr_ioapics
suffix:semicolon
id|i
op_increment
)paren
id|printk
c_func
(paren
l_string|&quot;number of IO-APIC #%d registers: %d.&bslash;n&quot;
comma
id|mp_apics
(braket
id|i
)braket
dot
id|mpc_apicid
comma
id|nr_ioapic_registers
(braket
id|i
)braket
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * We are a bit conservative about what we expect.  We have to&n;&t; * know about every hardware change ASAP.&n;&t; */
id|printk
c_func
(paren
l_string|&quot;testing the IO APIC.......................&bslash;n&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|apic
op_assign
l_int|0
suffix:semicolon
id|apic
OL
id|nr_ioapics
suffix:semicolon
id|apic
op_increment
)paren
(brace
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_00
op_assign
id|io_apic_read
c_func
(paren
id|apic
comma
l_int|0
)paren
suffix:semicolon
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_01
op_assign
id|io_apic_read
c_func
(paren
id|apic
comma
l_int|1
)paren
suffix:semicolon
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_02
op_assign
id|io_apic_read
c_func
(paren
id|apic
comma
l_int|2
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;&bslash;nIO APIC #%d......&bslash;n&quot;
comma
id|mp_apics
(braket
id|apic
)braket
dot
id|mpc_apicid
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.... register #00: %08X&bslash;n&quot;
comma
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_00
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.......    : physical APIC id: %02X&bslash;n&quot;
comma
id|reg_00.ID
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg_00.__reserved_1
op_logical_or
id|reg_00.__reserved_2
)paren
id|UNEXPECTED_IO_APIC
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.... register #01: %08X&bslash;n&quot;
comma
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_01
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.......     : max redirection entries: %04X&bslash;n&quot;
comma
id|reg_01.entries
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|reg_01.entries
op_ne
l_int|0x0f
)paren
op_logical_and
multiline_comment|/* older (Neptune) boards */
(paren
id|reg_01.entries
op_ne
l_int|0x17
)paren
op_logical_and
multiline_comment|/* typical ISA+PCI boards */
(paren
id|reg_01.entries
op_ne
l_int|0x1b
)paren
op_logical_and
multiline_comment|/* Compaq Proliant boards */
(paren
id|reg_01.entries
op_ne
l_int|0x1f
)paren
op_logical_and
multiline_comment|/* dual Xeon boards */
(paren
id|reg_01.entries
op_ne
l_int|0x3F
)paren
multiline_comment|/* bigger Xeon boards */
)paren
id|UNEXPECTED_IO_APIC
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.......     : IO APIC version: %04X&bslash;n&quot;
comma
id|reg_01.version
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|reg_01.version
op_ne
l_int|0x10
)paren
op_logical_and
multiline_comment|/* oldest IO-APICs */
(paren
id|reg_01.version
op_ne
l_int|0x11
)paren
op_logical_and
multiline_comment|/* Pentium/Pro IO-APICs */
(paren
id|reg_01.version
op_ne
l_int|0x13
)paren
multiline_comment|/* Xeon IO-APICs */
)paren
id|UNEXPECTED_IO_APIC
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg_01.__reserved_1
op_logical_or
id|reg_01.__reserved_2
)paren
id|UNEXPECTED_IO_APIC
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.... register #02: %08X&bslash;n&quot;
comma
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_02
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.......     : arbitration: %02X&bslash;n&quot;
comma
id|reg_02.arbitration
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg_02.__reserved_1
op_logical_or
id|reg_02.__reserved_2
)paren
id|UNEXPECTED_IO_APIC
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;.... IRQ redirection table:&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot; NR Log Phy &quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Mask Trig IRR Pol Stat Dest Deli Vect:   &bslash;n&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
op_le
id|reg_01.entries
suffix:semicolon
id|i
op_increment
)paren
(brace
r_struct
id|IO_APIC_route_entry
id|entry
suffix:semicolon
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|0
)paren
op_assign
id|io_apic_read
c_func
(paren
id|apic
comma
l_int|0x10
op_plus
id|i
op_star
l_int|2
)paren
suffix:semicolon
op_star
(paren
(paren
(paren
r_int
op_star
)paren
op_amp
id|entry
)paren
op_plus
l_int|1
)paren
op_assign
id|io_apic_read
c_func
(paren
id|apic
comma
l_int|0x11
op_plus
id|i
op_star
l_int|2
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot; %02x %03X %02X  &quot;
comma
id|i
comma
id|entry.dest.logical.logical_dest
comma
id|entry.dest.physical.physical_dest
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;%1d    %1d    %1d   %1d   %1d    %1d    %1d    %02X&bslash;n&quot;
comma
id|entry.mask
comma
id|entry.trigger
comma
id|entry.irr
comma
id|entry.polarity
comma
id|entry.delivery_status
comma
id|entry.dest_mode
comma
id|entry.delivery_mode
comma
id|entry.vector
)paren
suffix:semicolon
)brace
)brace
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;IRQ to pin mappings:&bslash;n&quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
r_struct
id|irq_pin_list
op_star
id|entry
op_assign
id|irq_2_pin
op_plus
id|i
suffix:semicolon
r_if
c_cond
(paren
id|entry-&gt;pin
OL
l_int|0
)paren
r_continue
suffix:semicolon
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;IRQ%d &quot;
comma
id|i
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;-&gt; %d&quot;
comma
id|entry-&gt;pin
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|entry-&gt;next
)paren
r_break
suffix:semicolon
id|entry
op_assign
id|irq_2_pin
op_plus
id|entry-&gt;next
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;.................................... done.&bslash;n&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
DECL|function|init_sym_mode
r_static
r_void
id|__init
id|init_sym_mode
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|PIN_MAP_SIZE
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_2_pin
(braket
id|i
)braket
dot
id|pin
op_assign
op_minus
l_int|1
suffix:semicolon
id|irq_2_pin
(braket
id|i
)braket
dot
id|next
op_assign
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|pirqs_enabled
)paren
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|MAX_PIRQS
suffix:semicolon
id|i
op_increment
)paren
id|pirq_entries
(braket
id|i
)braket
op_assign
op_minus
l_int|1
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;enabling symmetric IO mode... &quot;
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x70
comma
l_int|0x22
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0x23
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;...done.&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The number of IO-APIC IRQ registers (== #pins):&n;&t; */
(brace
r_struct
id|IO_APIC_reg_01
id|reg_01
suffix:semicolon
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|nr_ioapics
suffix:semicolon
id|i
op_increment
)paren
(brace
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_01
op_assign
id|io_apic_read
c_func
(paren
id|i
comma
l_int|1
)paren
suffix:semicolon
id|nr_ioapic_registers
(braket
id|i
)braket
op_assign
id|reg_01.entries
op_plus
l_int|1
suffix:semicolon
)brace
)brace
multiline_comment|/*&n;&t; * Do not trust the IO-APIC being empty at bootup&n;&t; */
id|clear_IO_APIC
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Not an __init, needed by the reboot code&n; */
DECL|function|init_pic_mode
r_void
id|init_pic_mode
c_func
(paren
r_void
)paren
(brace
multiline_comment|/*&n;&t; * Clear the IO-APIC before rebooting:&n;&t; */
id|clear_IO_APIC
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Put it back into PIC mode (has an effect only on&n;&t; * certain boards)&n;&t; */
id|printk
c_func
(paren
l_string|&quot;disabling symmetric IO mode... &quot;
)paren
suffix:semicolon
id|outb_p
c_func
(paren
l_int|0x70
comma
l_int|0x22
)paren
suffix:semicolon
id|outb_p
c_func
(paren
l_int|0x00
comma
l_int|0x23
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;...done.&bslash;n&quot;
)paren
suffix:semicolon
)brace
DECL|function|setup_ioapic_id
r_static
r_void
id|__init
id|setup_ioapic_id
c_func
(paren
r_void
)paren
(brace
r_struct
id|IO_APIC_reg_00
id|reg_00
suffix:semicolon
multiline_comment|/*&n;&t; * &squot;default&squot; mptable configurations mean a hardwired setup,&n;&t; * 2 CPUs, 16 APIC registers. IO-APIC ID is usually set to 0,&n;&t; * setting it to ID 2 should be fine.&n;&t; */
multiline_comment|/*&n;&t; * Sanity check, is ID 2 really free? Every APIC in the&n;&t; * system must have a unique ID or we get lots of nice&n;&t; * &squot;stuck on smp_invalidate_needed IPI wait&squot; messages.&n;&t; */
r_if
c_cond
(paren
id|cpu_present_map
op_amp
(paren
l_int|1
op_lshift
l_int|0x2
)paren
)paren
id|panic
c_func
(paren
l_string|&quot;APIC ID 2 already used&quot;
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Set the ID&n;&t; */
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_00
op_assign
id|io_apic_read
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;...changing IO-APIC physical APIC ID to 2...&bslash;n&quot;
)paren
suffix:semicolon
id|reg_00.ID
op_assign
l_int|0x2
suffix:semicolon
id|io_apic_write
c_func
(paren
l_int|0
comma
l_int|0
comma
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_00
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Sanity check&n;&t; */
op_star
(paren
r_int
op_star
)paren
op_amp
id|reg_00
op_assign
id|io_apic_read
c_func
(paren
l_int|0
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg_00.ID
op_ne
l_int|0x2
)paren
id|panic
c_func
(paren
l_string|&quot;could not set ID&quot;
)paren
suffix:semicolon
)brace
DECL|function|construct_default_ISA_mptable
r_static
r_void
id|__init
id|construct_default_ISA_mptable
c_func
(paren
r_void
)paren
(brace
r_int
id|i
comma
id|pos
op_assign
l_int|0
suffix:semicolon
r_const
r_int
id|bus_type
op_assign
(paren
id|mpc_default_type
op_eq
l_int|2
op_logical_or
id|mpc_default_type
op_eq
l_int|3
op_logical_or
id|mpc_default_type
op_eq
l_int|6
)paren
ques
c_cond
id|MP_BUS_EISA
suffix:colon
id|MP_BUS_ISA
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|IO_APIC_IRQ
c_func
(paren
id|i
)paren
)paren
r_continue
suffix:semicolon
id|mp_irqs
(braket
id|pos
)braket
dot
id|mpc_irqtype
op_assign
id|mp_INT
suffix:semicolon
id|mp_irqs
(braket
id|pos
)braket
dot
id|mpc_irqflag
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* default */
id|mp_irqs
(braket
id|pos
)braket
dot
id|mpc_srcbus
op_assign
l_int|0
suffix:semicolon
id|mp_irqs
(braket
id|pos
)braket
dot
id|mpc_srcbusirq
op_assign
id|i
suffix:semicolon
id|mp_irqs
(braket
id|pos
)braket
dot
id|mpc_dstapic
op_assign
l_int|0
suffix:semicolon
id|mp_irqs
(braket
id|pos
)braket
dot
id|mpc_dstirq
op_assign
id|i
suffix:semicolon
id|pos
op_increment
suffix:semicolon
)brace
id|mp_irq_entries
op_assign
id|pos
suffix:semicolon
id|mp_bus_id_to_type
(braket
l_int|0
)braket
op_assign
id|bus_type
suffix:semicolon
multiline_comment|/*&n;&t; * MP specification 1.4 defines some extra rules for default&n;&t; * configurations, fix them up here:&n;&t; */
r_switch
c_cond
(paren
id|mpc_default_type
)paren
(brace
r_case
l_int|2
suffix:colon
r_break
suffix:semicolon
r_default
suffix:colon
multiline_comment|/*&n;&t;&t; * pin 2 is IRQ0:&n;&t;&t; */
id|mp_irqs
(braket
l_int|0
)braket
dot
id|mpc_dstirq
op_assign
l_int|2
suffix:semicolon
)brace
id|setup_ioapic_id
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * There is a nasty bug in some older SMP boards, their mptable lies&n; * about the timer IRQ. We do the following to work around the situation:&n; *&n; *&t;- timer IRQ defaults to IO-APIC IRQ&n; *&t;- if this function detects that timer IRQs are defunct, then we fall&n; *&t;  back to ISA timer IRQs&n; */
DECL|function|timer_irq_works
r_static
r_int
id|__init
id|timer_irq_works
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|t1
op_assign
id|jiffies
suffix:semicolon
id|sti
c_func
(paren
)paren
suffix:semicolon
id|mdelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
r_if
c_cond
(paren
id|jiffies
op_minus
id|t1
OG
l_int|1
)paren
r_return
l_int|1
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * In the SMP+IOAPIC case it might happen that there are an unspecified&n; * number of pending IRQ events unhandled. These cases are very rare,&n; * so we &squot;resend&squot; these IRQs via IPIs, to the same CPU. It&squot;s much&n; * better to do it this way as thus we do not have to be aware of&n; * &squot;pending&squot; interrupts in the IRQ path, except at this point.&n; */
multiline_comment|/*&n; * Edge triggered needs to resend any interrupt&n; * that was delayed but this is now handled in the device&n; * independent code.&n; */
DECL|function|enable_edge_ioapic_irq
r_static
r_void
id|enable_edge_ioapic_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_IO_APIC_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|disable_edge_ioapic_irq
r_static
r_void
id|disable_edge_ioapic_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_IO_APIC_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Starting up a edge-triggered IO-APIC interrupt is&n; * nasty - we need to make sure that we get the edge.&n; * If it is already asserted for some reason, we need&n; * return 1 to indicate that is was pending.&n; *&n; * This is not complete - we should be able to fake&n; * an edge even if it isn&squot;t on the 8259A...&n; */
DECL|function|startup_edge_ioapic_irq
r_static
r_int
r_int
id|startup_edge_ioapic_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
id|was_pending
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
(brace
id|disable_8259A_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|i8259A_irq_pending
c_func
(paren
id|irq
)paren
)paren
id|was_pending
op_assign
l_int|1
suffix:semicolon
)brace
id|enable_edge_ioapic_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
id|was_pending
suffix:semicolon
)brace
DECL|macro|shutdown_edge_ioapic_irq
mdefine_line|#define shutdown_edge_ioapic_irq&t;disable_edge_ioapic_irq
DECL|function|ack_edge_ioapic_irq
r_void
r_static
id|ack_edge_ioapic_irq
c_func
(paren
r_int
r_int
id|i
)paren
(brace
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|end_edge_ioapic_irq
r_void
r_static
multiline_comment|/*&n; * Level triggered interrupts can just be masked,&n; * and shutting down and starting up the interrupt&n; * is the same as enabling and disabling them -- except&n; * with a startup need to return a &quot;was pending&quot; value.&n; */
DECL|function|startup_level_ioapic_irq
r_static
r_int
r_int
id|startup_level_ioapic_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|unmask_IO_APIC_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* don&squot;t check for pending */
)brace
DECL|macro|shutdown_level_ioapic_irq
mdefine_line|#define shutdown_level_ioapic_irq&t;mask_IO_APIC_irq
DECL|macro|enable_level_ioapic_irq
mdefine_line|#define enable_level_ioapic_irq&t;&t;unmask_IO_APIC_irq
DECL|macro|disable_level_ioapic_irq
mdefine_line|#define disable_level_ioapic_irq&t;mask_IO_APIC_irq
DECL|macro|end_level_ioapic_irq
mdefine_line|#define end_level_ioapic_irq&t;&t;unmask_IO_APIC_irq&t;
DECL|function|mask_and_ack_level_ioapic_irq
r_void
r_static
id|mask_and_ack_level_ioapic_irq
c_func
(paren
r_int
r_int
id|i
)paren
(brace
id|mask_IO_APIC_irq
c_func
(paren
id|i
)paren
suffix:semicolon
id|ack_APIC_irq
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Level and edge triggered IO-APIC interrupts need different handling,&n; * so we use two separate IRQ descriptors. Edge triggered IRQs can be&n; * handled with the level-triggered descriptor, but that one has slightly&n; * more overhead. Level-triggered interrupts cannot be handled with the&n; * edge-triggered handler, without risking IRQ storms and other ugly&n; * races.&n; */
DECL|variable|ioapic_edge_irq_type
r_static
r_struct
id|hw_interrupt_type
id|ioapic_edge_irq_type
op_assign
(brace
l_string|&quot;IO-APIC-edge&quot;
comma
id|startup_edge_ioapic_irq
comma
id|shutdown_edge_ioapic_irq
comma
id|enable_edge_ioapic_irq
comma
id|disable_edge_ioapic_irq
comma
id|ack_edge_ioapic_irq
comma
id|end_edge_ioapic_irq
)brace
suffix:semicolon
DECL|variable|ioapic_level_irq_type
r_static
r_struct
id|hw_interrupt_type
id|ioapic_level_irq_type
op_assign
(brace
l_string|&quot;IO-APIC-level&quot;
comma
id|startup_level_ioapic_irq
comma
id|shutdown_level_ioapic_irq
comma
id|enable_level_ioapic_irq
comma
id|disable_level_ioapic_irq
comma
id|mask_and_ack_level_ioapic_irq
comma
id|end_level_ioapic_irq
)brace
suffix:semicolon
DECL|function|init_IO_APIC_traps
r_static
r_inline
r_void
id|init_IO_APIC_traps
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
multiline_comment|/*&n;&t; * NOTE! The local APIC isn&squot;t very good at handling&n;&t; * multiple interrupts at the same interrupt level.&n;&t; * As the interrupt level is determined by taking the&n;&t; * vector number and shifting that right by 4, we&n;&t; * want to spread these out a bit so that they don&squot;t&n;&t; * all fall in the same interrupt level.&n;&t; *&n;&t; * Also, we&squot;ve got to be careful not to trash gate&n;&t; * 0x80, because int 0x80 is hm, kind of importantish. ;)&n;&t; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|IO_APIC_VECTOR
c_func
(paren
id|i
)paren
OG
l_int|0
)paren
(brace
r_if
c_cond
(paren
id|IO_APIC_irq_trigger
c_func
(paren
id|i
)paren
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|ioapic_level_irq_type
suffix:semicolon
r_else
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|ioapic_edge_irq_type
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * disable it in the 8259A:&n;&t;&t;&t; */
r_if
c_cond
(paren
id|i
OL
l_int|16
)paren
id|disable_8259A_irq
c_func
(paren
id|i
)paren
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
op_logical_neg
id|IO_APIC_IRQ
c_func
(paren
id|i
)paren
)paren
r_continue
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * Hmm.. We don&squot;t have an entry for this,&n;&t;&t;&t; * so default to an old-fashioned 8259&n;&t;&t;&t; * interrupt if we can..&n;&t;&t;&t; */
r_if
c_cond
(paren
id|i
OL
l_int|16
)paren
(brace
id|make_8259A_irq
c_func
(paren
id|i
)paren
suffix:semicolon
r_continue
suffix:semicolon
)brace
multiline_comment|/* Strange. Oh, well.. */
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|no_irq_type
suffix:semicolon
)brace
)brace
id|init_IRQ_SMP
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * This code may look a bit paranoid, but it&squot;s supposed to cooperate with&n; * a wide range of boards and BIOS bugs.  Fortunately only the timer IRQ&n; * is so screwy.  Thanks to Brian Perkins for testing/hacking this beast&n; * fanatically on his truly buggy board.&n; */
DECL|function|check_timer
r_static
r_inline
r_void
id|check_timer
c_func
(paren
r_void
)paren
(brace
r_int
id|pin1
comma
id|pin2
suffix:semicolon
id|pin1
op_assign
id|find_timer_pin
c_func
(paren
id|mp_INT
)paren
suffix:semicolon
id|pin2
op_assign
id|find_timer_pin
c_func
(paren
id|mp_ExtINT
)paren
suffix:semicolon
id|enable_IO_APIC_irq
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|timer_irq_works
c_func
(paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|pin1
op_ne
op_minus
l_int|1
)paren
id|printk
c_func
(paren
l_string|&quot;..MP-BIOS bug: 8254 timer not connected to IO-APIC&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;...trying to set up timer as ExtINT... &quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pin2
op_ne
op_minus
l_int|1
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;.. (found pin %d) ...&quot;
comma
id|pin2
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * legacy devices should be connected to IO APIC #0&n;&t;&t;&t; */
id|setup_ExtINT_pin
c_func
(paren
l_int|0
comma
id|pin2
comma
l_int|0
)paren
suffix:semicolon
id|make_8259A_irq
c_func
(paren
l_int|0
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|timer_irq_works
c_func
(paren
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot; failed.&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;...trying to set up timer as BP IRQ...&quot;
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * Just in case ...&n;&t;&t;&t; */
r_if
c_cond
(paren
id|pin1
op_ne
op_minus
l_int|1
)paren
id|clear_IO_APIC_pin
c_func
(paren
l_int|0
comma
id|pin1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pin2
op_ne
op_minus
l_int|1
)paren
id|clear_IO_APIC_pin
c_func
(paren
l_int|0
comma
id|pin2
)paren
suffix:semicolon
id|make_8259A_irq
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|timer_irq_works
c_func
(paren
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot; failed.&bslash;n&quot;
)paren
suffix:semicolon
id|panic
c_func
(paren
l_string|&quot;IO-APIC + timer doesn&squot;t work!&quot;
)paren
suffix:semicolon
)brace
)brace
id|printk
c_func
(paren
l_string|&quot; works.&bslash;n&quot;
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; *&n; * IRQ&squot;s that are handled by the old PIC in all cases:&n; * - IRQ2 is the cascade IRQ, and cannot be a io-apic IRQ.&n; *   Linux doesn&squot;t really care, as it&squot;s not actually used&n; *   for any interrupt handling anyway.&n; * - IRQ13 is the FPU error IRQ, and may be connected&n; *   directly from the FPU to the old PIC. Linux doesn&squot;t&n; *   really care, because Linux doesn&squot;t want to use IRQ13&n; *   anyway (exception 16 is the proper FPU error signal)&n; *&n; * Additionally, something is definitely wrong with irq9&n; * on PIIX4 boards.&n; */
DECL|macro|PIC_IRQS
mdefine_line|#define PIC_IRQS&t;((1&lt;&lt;2)|(1&lt;&lt;13))
DECL|function|setup_IO_APIC
r_void
id|__init
id|setup_IO_APIC
c_func
(paren
r_void
)paren
(brace
id|init_sym_mode
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;ENABLING IO-APIC IRQs&bslash;n&quot;
)paren
suffix:semicolon
id|io_apic_irqs
op_assign
op_complement
id|PIC_IRQS
suffix:semicolon
multiline_comment|/*&n;&t; * If there are no explicit MP IRQ entries, it&squot;s either one of the&n;&t; * default configuration types or we are broken. In both cases it&squot;s&n;&t; * fine to set up most of the low 16 IO-APIC pins to ISA defaults.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|mp_irq_entries
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;no explicit IRQ entries, using default mptable&bslash;n&quot;
)paren
suffix:semicolon
id|construct_default_ISA_mptable
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Set up the IO-APIC IRQ routing table by parsing the MP-BIOS&n;&t; * mptable:&n;&t; */
id|setup_IO_APIC_irqs
c_func
(paren
)paren
suffix:semicolon
id|init_IO_APIC_traps
c_func
(paren
)paren
suffix:semicolon
id|check_timer
c_func
(paren
)paren
suffix:semicolon
id|print_IO_APIC
c_func
(paren
)paren
suffix:semicolon
)brace
eof
