
*** Running vivado
    with args -log shake_sha2_ip_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shake_sha2_ip_v1_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source shake_sha2_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/Vivado_prj/shake_sha2/ip/ip_repo/shake_sha2_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Downloads/vivado_2020/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.cache/ip 
Command: link_design -top shake_sha2_ip_v1_0 -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1117.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1916 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1117.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.762 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1117.762 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 605f5eed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1615.172 ; gain = 497.410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 605f5eed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1824.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9199ab3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.475 . Memory (MB): peak = 1824.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cd7afa56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.594 . Memory (MB): peak = 1824.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cd7afa56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.720 . Memory (MB): peak = 1824.891 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cd7afa56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1824.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cd7afa56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1824.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1824.891 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 5177d0f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.907 . Memory (MB): peak = 1824.891 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5177d0f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1824.891 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5177d0f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.891 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1824.891 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 5177d0f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1824.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1824.891 ; gain = 707.129
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/impl_1/shake_sha2_ip_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shake_sha2_ip_v1_0_drc_opted.rpt -pb shake_sha2_ip_v1_0_drc_opted.pb -rpx shake_sha2_ip_v1_0_drc_opted.rpx
Command: report_drc -file shake_sha2_ip_v1_0_drc_opted.rpt -pb shake_sha2_ip_v1_0_drc_opted.pb -rpx shake_sha2_ip_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/impl_1/shake_sha2_ip_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1874.008 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 50713ccb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1874.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: efc02bd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 117f6a251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 117f6a251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.008 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 117f6a251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 117f6a251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 117f6a251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 16945ee01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.008 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16945ee01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16945ee01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ec4faf38

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e03fe52b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e5ca7f6a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1651d9105

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1651d9105

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1482e5614

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1482e5614

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1482e5614

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1482e5614

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                4x4|
|___________|___________________|___________________|
|       West|              16x16|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1482e5614

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1482e5614

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1874.008 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d867bd43

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000
Ending Placer Task | Checksum: c00860fb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.008 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1874.008 ; gain = 1.082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1891.773 ; gain = 17.766
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/impl_1/shake_sha2_ip_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file shake_sha2_ip_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1891.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file shake_sha2_ip_v1_0_utilization_placed.rpt -pb shake_sha2_ip_v1_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shake_sha2_ip_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1891.773 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.715 . Memory (MB): peak = 1915.270 ; gain = 15.203
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/impl_1/shake_sha2_ip_v1_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 62f24d42 ConstDB: 0 ShapeSum: 5d1613b9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ec8c5ea6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2054.832 ; gain = 100.578
Post Restoration Checksum: NetGraph: 4c317129 NumContArr: a05aed7d Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ec8c5ea6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2063.152 ; gain = 108.898

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ec8c5ea6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2063.152 ; gain = 108.898
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 16328386f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2092.727 ; gain = 138.473

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17454
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17454
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16328386f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2092.727 ; gain = 138.473
Phase 3 Initial Routing | Checksum: ff2ff9d4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2119.121 ; gain = 164.867

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5393
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12d7c2c40

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.121 ; gain = 164.867
Phase 4 Rip-up And Reroute | Checksum: 12d7c2c40

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.121 ; gain = 164.867

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12d7c2c40

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.121 ; gain = 164.867

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 12d7c2c40

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.121 ; gain = 164.867
Phase 6 Post Hold Fix | Checksum: 12d7c2c40

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.121 ; gain = 164.867

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.04805 %
  Global Horizontal Routing Utilization  = 10.8232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y30 -> INT_L_X44Y30
   INT_L_X46Y30 -> INT_L_X46Y30
   INT_L_X44Y29 -> INT_L_X44Y29
   INT_L_X42Y28 -> INT_L_X42Y28
   INT_L_X42Y27 -> INT_L_X42Y27
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y18 -> INT_L_X48Y18
   INT_R_X43Y16 -> INT_R_X43Y16
   INT_L_X48Y16 -> INT_L_X48Y16
   INT_L_X38Y14 -> INT_L_X38Y14
   INT_R_X43Y14 -> INT_R_X43Y14
East Dir 4x4 Area, Max Cong = 90.8088%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y18 -> INT_R_X39Y21
   INT_L_X40Y18 -> INT_R_X43Y21
   INT_L_X36Y14 -> INT_R_X39Y17
   INT_L_X40Y14 -> INT_R_X43Y17
   INT_L_X36Y10 -> INT_R_X39Y13
West Dir 8x8 Area, Max Cong = 89.9357%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y14 -> INT_R_X47Y21
   INT_L_X48Y14 -> INT_R_X55Y21
   INT_L_X40Y6 -> INT_R_X47Y13
   INT_L_X48Y6 -> INT_R_X55Y13
   INT_L_X40Y0 -> INT_R_X47Y5

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.384615 Sparse Ratio: 2.75
Direction: West
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 12d7c2c40

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.121 ; gain = 164.867

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12d7c2c40

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2119.121 ; gain = 164.867

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15e69eb7e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2119.121 ; gain = 164.867
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2119.121 ; gain = 164.867

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 2119.121 ; gain = 203.852
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2119.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/impl_1/shake_sha2_ip_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shake_sha2_ip_v1_0_drc_routed.rpt -pb shake_sha2_ip_v1_0_drc_routed.pb -rpx shake_sha2_ip_v1_0_drc_routed.rpx
Command: report_drc -file shake_sha2_ip_v1_0_drc_routed.rpt -pb shake_sha2_ip_v1_0_drc_routed.pb -rpx shake_sha2_ip_v1_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/impl_1/shake_sha2_ip_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shake_sha2_ip_v1_0_methodology_drc_routed.rpt -pb shake_sha2_ip_v1_0_methodology_drc_routed.pb -rpx shake_sha2_ip_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file shake_sha2_ip_v1_0_methodology_drc_routed.rpt -pb shake_sha2_ip_v1_0_methodology_drc_routed.pb -rpx shake_sha2_ip_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/impl_1/shake_sha2_ip_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shake_sha2_ip_v1_0_power_routed.rpt -pb shake_sha2_ip_v1_0_power_summary_routed.pb -rpx shake_sha2_ip_v1_0_power_routed.rpx
Command: report_power -file shake_sha2_ip_v1_0_power_routed.rpt -pb shake_sha2_ip_v1_0_power_summary_routed.pb -rpx shake_sha2_ip_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
69 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shake_sha2_ip_v1_0_route_status.rpt -pb shake_sha2_ip_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file shake_sha2_ip_v1_0_timing_summary_routed.rpt -pb shake_sha2_ip_v1_0_timing_summary_routed.pb -rpx shake_sha2_ip_v1_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file shake_sha2_ip_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shake_sha2_ip_v1_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shake_sha2_ip_v1_0_bus_skew_routed.rpt -pb shake_sha2_ip_v1_0_bus_skew_routed.pb -rpx shake_sha2_ip_v1_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 15 11:20:09 2025...
