{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644464007661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644464007672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 19:33:27 2022 " "Processing started: Wed Feb 09 19:33:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644464007672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464007672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464007672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1644464008197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644464008197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017388 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017388 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017388 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/instructmem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017390 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/instructmem.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017391 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/register.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017393 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "register.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/register.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/regfile.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64x32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64x32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64x32_1 " "Found entity 1: mux_64x32_1" {  } { { "mux_64x32_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_64x32_1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017398 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64x32_1_testbench " "Found entity 2: mux_64x32_1_testbench" {  } { { "mux_64x32_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_64x32_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.sv 3 3 " "Found 3 design units, including 3 entities, in source file mux_32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_32_1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017400 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux2_1 " "Found entity 2: Mux2_1" {  } { { "mux_32_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_32_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017400 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_32_1_testbench " "Found entity 3: mux_32_1_testbench" {  } { { "mux_32_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_32_1.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/fullAdder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/decoder3_8.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017403 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8_testbench " "Found entity 2: decoder3_8_testbench" {  } { { "decoder3_8.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/decoder3_8.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/decoder2_4.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017404 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2_4_testbench " "Found entity 2: decoder2_4_testbench" {  } { { "decoder2_4.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/decoder2_4.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1b.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_1b " "Found entity 1: ALU_1b" {  } { { "ALU_1b.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/ALU_1b.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017406 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_1b_testbench " "Found entity 2: ALU_1b_testbench" {  } { { "ALU_1b.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/ALU_1b.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017406 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1644464017410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017412 ""} { "Info" "ISGN_ENTITY_NAME" "2 wide_mux2_1 " "Found entity 2: wide_mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux2_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/alu.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.sv(172) " "Verilog HDL warning at control.sv(172): extended using \"x\" or \"z\"" {  } { { "control.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/control.sv" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1644464017415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.sv(190) " "Verilog HDL warning at control.sv(190): extended using \"x\" or \"z\"" {  } { { "control.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/control.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1644464017415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 2 2 " "Found 2 design units, including 2 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017416 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testbench " "Found entity 2: control_testbench" {  } { { "control.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/control.sv" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017417 ""} { "Info" "ISGN_ENTITY_NAME" "2 program_counter_testbench " "Found entity 2: program_counter_testbench" {  } { { "program_counter.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/program_counter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017419 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataPath_testbench " "Found entity 2: dataPath_testbench" {  } { { "dataPath.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singcycle_cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file singcycle_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singCycle_CPU " "Found entity 1: singCycle_CPU" {  } { { "singCycle_CPU.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/singCycle_CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017421 ""} { "Info" "ISGN_ENTITY_NAME" "2 singCycle_CPU_testbench " "Found entity 2: singCycle_CPU_testbench" {  } { { "singCycle_CPU.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/singCycle_CPU.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_width " "Found entity 1: add_width" {  } { { "add_width.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/add_width.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464017423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464017423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singCycle_CPU " "Elaborating entity \"singCycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644464017527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:intruction_execution " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:intruction_execution\"" {  } { { "singCycle_CPU.sv" "intruction_execution" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/singCycle_CPU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wide_mux2_1 dataPath:intruction_execution\|wide_mux2_1:reg_input_Ab " "Elaborating entity \"wide_mux2_1\" for hierarchy \"dataPath:intruction_execution\|wide_mux2_1:reg_input_Ab\"" {  } { { "dataPath.sv" "reg_input_Ab" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 dataPath:intruction_execution\|wide_mux2_1:reg_input_Ab\|mux2_1:eachBit\[0\].mu " "Elaborating entity \"mux2_1\" for hierarchy \"dataPath:intruction_execution\|wide_mux2_1:reg_input_Ab\|mux2_1:eachBit\[0\].mu\"" {  } { { "mux2_1.sv" "eachBit\[0\].mu" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux2_1.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wide_mux2_1 dataPath:intruction_execution\|wide_mux2_1:shiftDat " "Elaborating entity \"wide_mux2_1\" for hierarchy \"dataPath:intruction_execution\|wide_mux2_1:shiftDat\"" {  } { { "dataPath.sv" "shiftDat" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile dataPath:intruction_execution\|regfile:regist " "Elaborating entity \"regfile\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\"" {  } { { "dataPath.sv" "regist" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 dataPath:intruction_execution\|regfile:regist\|decoder2_4:en " "Elaborating entity \"decoder2_4\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|decoder2_4:en\"" {  } { { "regfile.sv" "en" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/regfile.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 dataPath:intruction_execution\|regfile:regist\|decoder3_8:d0d7 " "Elaborating entity \"decoder3_8\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|decoder3_8:d0d7\"" {  } { { "regfile.sv" "d0d7" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/regfile.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dataPath:intruction_execution\|regfile:regist\|register:Creating_registers\[0\].g " "Elaborating entity \"register\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|register:Creating_registers\[0\].g\"" {  } { { "regfile.sv" "Creating_registers\[0\].g" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/regfile.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF dataPath:intruction_execution\|regfile:regist\|register:Creating_registers\[0\].g\|D_FF:building_one_register\[0\].bits " "Elaborating entity \"D_FF\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|register:Creating_registers\[0\].g\|D_FF:building_one_register\[0\].bits\"" {  } { { "register.sv" "building_one_register\[0\].bits" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/register.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464017724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_64x32_1 dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1 " "Elaborating entity \"mux_64x32_1\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1\"" {  } { { "regfile.sv" "port1" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/regfile.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1\|mux_32_1:muxSelect\[0\].readPort1 " "Elaborating entity \"mux_32_1\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1\|mux_32_1:muxSelect\[0\].readPort1\"" {  } { { "mux_64x32_1.sv" "muxSelect\[0\].readPort1" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_64x32_1.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1\|mux_32_1:muxSelect\[0\].readPort1\|mux4_1:building_mux\[0\].inputs " "Elaborating entity \"mux4_1\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1\|mux_32_1:muxSelect\[0\].readPort1\|mux4_1:building_mux\[0\].inputs\"" {  } { { "mux_32_1.sv" "building_mux\[0\].inputs" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_32_1.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1\|mux_32_1:muxSelect\[0\].readPort1\|Mux2_1:outStage " "Elaborating entity \"Mux2_1\" for hierarchy \"dataPath:intruction_execution\|regfile:regist\|mux_64x32_1:port1\|mux_32_1:muxSelect\[0\].readPort1\|Mux2_1:outStage\"" {  } { { "mux_32_1.sv" "outStage" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/mux_32_1.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dataPath:intruction_execution\|alu:operation " "Elaborating entity \"alu\" for hierarchy \"dataPath:intruction_execution\|alu:operation\"" {  } { { "dataPath.sv" "operation" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1b dataPath:intruction_execution\|alu:operation\|ALU_1b:b0 " "Elaborating entity \"ALU_1b\" for hierarchy \"dataPath:intruction_execution\|alu:operation\|ALU_1b:b0\"" {  } { { "alu.sv" "b0" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder dataPath:intruction_execution\|alu:operation\|ALU_1b:b0\|fullAdder:ad " "Elaborating entity \"fullAdder\" for hierarchy \"dataPath:intruction_execution\|alu:operation\|ALU_1b:b0\|fullAdder:ad\"" {  } { { "ALU_1b.sv" "ad" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/ALU_1b.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 dataPath:intruction_execution\|alu:operation\|ALU_1b:b0\|mux8_1:control " "Elaborating entity \"mux8_1\" for hierarchy \"dataPath:intruction_execution\|alu:operation\|ALU_1b:b0\|mux8_1:control\"" {  } { { "ALU_1b.sv" "control" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/ALU_1b.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter dataPath:intruction_execution\|shifter:shif " "Elaborating entity \"shifter\" for hierarchy \"dataPath:intruction_execution\|shifter:shif\"" {  } { { "dataPath.sv" "shif" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem dataPath:intruction_execution\|datamem:dat " "Elaborating entity \"datamem\" for hierarchy \"dataPath:intruction_execution\|datamem:dat\"" {  } { { "dataPath.sv" "dat" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019912 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datamem.sv(23) " "Verilog HDL warning at datamem.sv(23): ignoring unsupported system task" {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1644464019918 "|singCycle_CPU|dataPath:intruction_execution|datamem:dat"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datamem.sv(43) " "Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot" {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1644464019918 "|singCycle_CPU|dataPath:intruction_execution|datamem:dat"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "71 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019933 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "64 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019933 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i datamem.sv(55) " "Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644464019977 "|singCycle_CPU|dataPath:intruction_execution|datamem:dat"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datamem.sv(55) " "SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic." {  } { { "datamem.sv" "" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/datamem.sv" 55 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1644464019977 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dataPath:intruction_execution\|datamem:dat " "Can't elaborate user hierarchy \"dataPath:intruction_execution\|datamem:dat\"" {  } { { "dataPath.sv" "dat" { Text "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/dataPath.sv" 53 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464019981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464020043 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644464020791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 09 19:33:40 2022 " "Processing ended: Wed Feb 09 19:33:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644464020791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644464020791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644464020791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464020791 ""}
