Analysis & Synthesis report for R32V2020
Wed May 15 14:29:03 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txState
 10. State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxState
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated
 17. Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated
 18. Source assignments for BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated
 19. Source assignments for PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated
 20. Parameter Settings for User Entity Instance: VideoClk_SVGA_800x600:clockGen|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: BlockRam_Data:Data_RAM|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard"
 29. Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM"
 30. Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32"
 31. Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA"
 32. Port Connectivity Checks: "PeripheralInterface:Peripherals|bufferedUART:UART"
 33. Port Connectivity Checks: "PeripheralInterface:Peripherals"
 34. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r7"
 35. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r6"
 36. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r5"
 37. Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r4"
 38. Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r2"
 39. Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r1"
 40. Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r0"
 41. Port Connectivity Checks: "RegisterFile:RegisterFile"
 42. Port Connectivity Checks: "BlockRam_Data:Data_RAM"
 43. Port Connectivity Checks: "BlockRam_Stack:Stack_RAM"
 44. Port Connectivity Checks: "BlockRom_Instruction:Instr_ROM"
 45. Port Connectivity Checks: "ALU:ALU"
 46. Port Connectivity Checks: "OpCodeDecoder:opcodeDecoder"
 47. Port Connectivity Checks: "OneHotStateMachine:StateMachine"
 48. Port Connectivity Checks: "VideoClk_SVGA_800x600:clockGen"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 15 14:29:03 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; R32V2020                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 903                                         ;
;     Total combinational functions  ; 901                                         ;
;     Dedicated logic registers      ; 80                                          ;
; Total registers                    ; 80                                          ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; R32V2020           ; R32V2020           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Infer RAMs from Raw Logic                                        ; Off                ; On                 ;
; Auto Shift Register Replacement                                  ; Always             ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                              ; Library ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd     ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd    ;         ;
; ../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd                ; yes             ; User Wizard-Generated File             ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd               ;         ;
; ../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd                     ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd                    ;         ;
; ../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd                      ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd                     ;         ;
; ../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd                         ; yes             ; User Wizard-Generated File             ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd                        ;         ;
; ../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD                              ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD                             ;         ;
; ../../Components/COUNTER/COUNTER_32.vhd                                       ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd                                      ;         ;
; ../../Components/Multiplexers/MUX_16x32.vhd                                   ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd                                  ;         ;
; ../../Components/Registers/REG_32_CONSTANT.vhd                                ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd                               ;         ;
; ../../Components/Registers/REG_32.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd                                        ;         ;
; ../../Components/RegisterFile/RegisterFile.vhd                                ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd                               ;         ;
; ../../Components/OpCodeDecoder/OpCodeDecoder.vhd                              ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd                             ;         ;
; ../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd                         ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd                        ;         ;
; ../../Components/ALU/ALU.vhd                                                  ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd                                                 ;         ;
; ../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd                ; yes             ; User Wizard-Generated File             ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd               ;         ;
; ../../Components/BlockRam_Stack/BlockRam_Stack.vhd                            ; yes             ; User Wizard-Generated File             ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd                           ;         ;
; ../../Components/BlockRam_Data/BlockRam_Data.vhd                              ; yes             ; User Wizard-Generated File             ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd                             ;         ;
; ../../Components/UART/bufferedUART.vhd                                        ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd                                       ;         ;
; ../../Components/PS2KB/ps2_intf.vhd                                           ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd                                          ;         ;
; R32V2020.vhd                                                                  ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd                      ;         ;
; ../../Components/PeripheralInterface/PeripheralInterface.vhd                  ; yes             ; User VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd                 ;         ;
; altpll.tdf                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; aglobal181.inc                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                     ;         ;
; stratix_pll.inc                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; db/videoclk_svga_800x600_altpll.v                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v ;         ;
; altsyncram.tdf                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; a_rdenreg.inc                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_3214.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf            ;         ;
; ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX                    ;         ;
; db/altsyncram_d7p3.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf            ;         ;
; db/altsyncram_dvn3.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf            ;         ;
; db/altsyncram_b0q3.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_b0q3.tdf            ;         ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 903                                                                                                     ;
;                                             ;                                                                                                         ;
; Total combinational functions               ; 901                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                         ;
;     -- 4 input functions                    ; 728                                                                                                     ;
;     -- 3 input functions                    ; 88                                                                                                      ;
;     -- <=2 input functions                  ; 85                                                                                                      ;
;                                             ;                                                                                                         ;
; Logic elements by mode                      ;                                                                                                         ;
;     -- normal mode                          ; 849                                                                                                     ;
;     -- arithmetic mode                      ; 52                                                                                                      ;
;                                             ;                                                                                                         ;
; Total registers                             ; 80                                                                                                      ;
;     -- Dedicated logic registers            ; 80                                                                                                      ;
;     -- I/O registers                        ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; I/O pins                                    ; 36                                                                                                      ;
; Total memory bits                           ; 16384                                                                                                   ;
;                                             ;                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; Total PLLs                                  ; 1                                                                                                       ;
;     -- PLLs                                 ; 1                                                                                                       ;
;                                             ;                                                                                                         ;
; Maximum fan-out node                        ; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ;
; Maximum fan-out                             ; 267                                                                                                     ;
; Total fan-out                               ; 3733                                                                                                    ;
; Average fan-out                             ; 3.52                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name                  ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |R32V2020                                              ; 901 (1)             ; 80 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 36   ; 0            ; |R32V2020                                                                                                                                             ; R32V2020                     ; work         ;
;    |PeripheralInterface:Peripherals|                   ; 900 (17)            ; 80 (16)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals                                                                                                             ; PeripheralInterface          ; work         ;
;       |Mem_Mapped_SVGA:SVGA|                           ; 813 (0)             ; 23 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA                                                                                        ; Mem_Mapped_SVGA              ; work         ;
;          |DisplayRam2k:DisplayRAM|                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM                                                                ; DisplayRam2k                 ; work         ;
;             |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;                |altsyncram_b0q3:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated ; altsyncram_b0q3              ; work         ;
;          |Video_SVGA_64x32:Video_SVGA_64x32|           ; 813 (813)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32                                                      ; Video_SVGA_64x32             ; work         ;
;       |bufferedUART:UART|                              ; 70 (70)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART                                                                                           ; bufferedUART                 ; work         ;
;    |VideoClk_SVGA_800x600:clockGen|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|VideoClk_SVGA_800x600:clockGen                                                                                                              ; VideoClk_SVGA_800x600        ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component                                                                                      ; altpll                       ; work         ;
;          |VideoClk_SVGA_800x600_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R32V2020|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated                                          ; VideoClk_SVGA_800x600_altpll ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txState ;
+-----------------+-----------------+-----------------+-------------------------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle                  ;
+-----------------+-----------------+-----------------+-------------------------------+
; txState.idle    ; 0               ; 0               ; 0                             ;
; txState.dataBit ; 0               ; 1               ; 1                             ;
; txState.stopBit ; 1               ; 0               ; 1                             ;
+-----------------+-----------------+-----------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxState ;
+-----------------+-----------------+-----------------+-------------------------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle                  ;
+-----------------+-----------------+-----------------+-------------------------------+
; rxState.idle    ; 0               ; 0               ; 0                             ;
; rxState.dataBit ; 0               ; 1               ; 1                             ;
; rxState.stopBit ; 1               ; 0               ; 1                             ;
+-----------------+-----------------+-----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+-----------------------------------------------------------------------+---------------------------------------------+
; Register name                                                         ; Reason for Removal                          ;
+-----------------------------------------------------------------------+---------------------------------------------+
; RegisterFile:RegisterFile|COUNT_32:r7|Pre_Q[8..31]                    ; Lost fanout                                 ;
; RegisterFile:RegisterFile|COUNT_32:r6|Pre_Q[0..31]                    ; Lost fanout                                 ;
; RegisterFile:RegisterFile|COUNT_32:r5|Pre_Q[16..31]                   ; Lost fanout                                 ;
; RegisterFile:RegisterFile|COUNT_32:r4|Pre_Q[0..31]                    ; Lost fanout                                 ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[0..7]   ; Stuck at GND due to stuck port data_in      ;
; RegisterFile:RegisterFile|COUNT_32:r7|Pre_Q[0..7]                     ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:RegisterFile|COUNT_32:r5|Pre_Q[0..15]                    ; Stuck at GND due to stuck port clock_enable ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset          ; Stuck at GND due to stuck port data_in      ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[0..5] ; Stuck at GND due to stuck port clock        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteWritten       ; Stuck at GND due to stuck port clock        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent          ; Stuck at GND due to stuck port data_in      ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0..7]      ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 153                               ;                                             ;
+-----------------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal             ; Registers Removed due to This Register                              ;
+------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------+
; RegisterFile:RegisterFile|COUNT_32:r5|Pre_Q[0]                   ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset,       ;
;                                                                  ; due to stuck port clock_enable ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[5], ;
;                                                                  ;                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[4], ;
;                                                                  ;                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[3], ;
;                                                                  ;                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[2], ;
;                                                                  ;                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[1], ;
;                                                                  ;                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxReadPointer[0], ;
;                                                                  ;                                ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteWritten,    ;
;                                                                  ;                                ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[0] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[1] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[1]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[2] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[3] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[3]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[4] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[4]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[5] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[6] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txByteLatch[7] ; Stuck at GND                   ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]       ;
;                                                                  ; due to stuck port data_in      ;                                                                     ;
+------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 80    ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                             ;
+------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------+---------+
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync ; 1       ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync ; 1       ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                  ; 4       ;
; Total number of inverted registers = 3                                                         ;         ;
+------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0]     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |R32V2020|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoClk_SVGA_800x600:clockGen|altpll:altpll_component ;
+-------------------------------+-----------------------------------------+---------------------------+
; Parameter Name                ; Value                                   ; Type                      ;
+-------------------------------+-----------------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                                  ; Untyped                   ;
; PLL_TYPE                      ; AUTO                                    ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VideoClk_SVGA_800x600 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                                     ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                                    ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                                    ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                                  ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                   ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                                       ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                                      ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                                       ; Untyped                   ;
; LOCK_HIGH                     ; 1                                       ; Untyped                   ;
; LOCK_LOW                      ; 1                                       ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                                       ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                                       ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                     ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                     ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                     ; Untyped                   ;
; SKIP_VCO                      ; OFF                                     ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                                       ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                                    ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                                 ; Untyped                   ;
; BANDWIDTH                     ; 0                                       ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                                    ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                                       ; Untyped                   ;
; DOWN_SPREAD                   ; 0                                       ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                     ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                     ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                                       ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                                       ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                                       ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 576                                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                                       ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                                       ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 64                                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                                       ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                                       ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                                       ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 15625                                   ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                                       ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 50                                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 125                                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                                       ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                                       ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                                      ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                                      ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                     ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                     ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                                   ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                  ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                  ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                                       ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                                       ; Untyped                   ;
; DPA_DIVIDER                   ; 0                                       ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                                       ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                                       ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                                       ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                                       ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                                      ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                                       ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                                       ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                       ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                       ; Untyped                   ;
; VCO_MIN                       ; 0                                       ; Untyped                   ;
; VCO_MAX                       ; 0                                       ; Untyped                   ;
; VCO_CENTER                    ; 0                                       ; Untyped                   ;
; PFD_MIN                       ; 0                                       ; Untyped                   ;
; PFD_MAX                       ; 0                                       ; Untyped                   ;
; M_INITIAL                     ; 0                                       ; Untyped                   ;
; M                             ; 0                                       ; Untyped                   ;
; N                             ; 1                                       ; Untyped                   ;
; M2                            ; 1                                       ; Untyped                   ;
; N2                            ; 1                                       ; Untyped                   ;
; SS                            ; 1                                       ; Untyped                   ;
; C0_HIGH                       ; 0                                       ; Untyped                   ;
; C1_HIGH                       ; 0                                       ; Untyped                   ;
; C2_HIGH                       ; 0                                       ; Untyped                   ;
; C3_HIGH                       ; 0                                       ; Untyped                   ;
; C4_HIGH                       ; 0                                       ; Untyped                   ;
; C5_HIGH                       ; 0                                       ; Untyped                   ;
; C6_HIGH                       ; 0                                       ; Untyped                   ;
; C7_HIGH                       ; 0                                       ; Untyped                   ;
; C8_HIGH                       ; 0                                       ; Untyped                   ;
; C9_HIGH                       ; 0                                       ; Untyped                   ;
; C0_LOW                        ; 0                                       ; Untyped                   ;
; C1_LOW                        ; 0                                       ; Untyped                   ;
; C2_LOW                        ; 0                                       ; Untyped                   ;
; C3_LOW                        ; 0                                       ; Untyped                   ;
; C4_LOW                        ; 0                                       ; Untyped                   ;
; C5_LOW                        ; 0                                       ; Untyped                   ;
; C6_LOW                        ; 0                                       ; Untyped                   ;
; C7_LOW                        ; 0                                       ; Untyped                   ;
; C8_LOW                        ; 0                                       ; Untyped                   ;
; C9_LOW                        ; 0                                       ; Untyped                   ;
; C0_INITIAL                    ; 0                                       ; Untyped                   ;
; C1_INITIAL                    ; 0                                       ; Untyped                   ;
; C2_INITIAL                    ; 0                                       ; Untyped                   ;
; C3_INITIAL                    ; 0                                       ; Untyped                   ;
; C4_INITIAL                    ; 0                                       ; Untyped                   ;
; C5_INITIAL                    ; 0                                       ; Untyped                   ;
; C6_INITIAL                    ; 0                                       ; Untyped                   ;
; C7_INITIAL                    ; 0                                       ; Untyped                   ;
; C8_INITIAL                    ; 0                                       ; Untyped                   ;
; C9_INITIAL                    ; 0                                       ; Untyped                   ;
; C0_MODE                       ; BYPASS                                  ; Untyped                   ;
; C1_MODE                       ; BYPASS                                  ; Untyped                   ;
; C2_MODE                       ; BYPASS                                  ; Untyped                   ;
; C3_MODE                       ; BYPASS                                  ; Untyped                   ;
; C4_MODE                       ; BYPASS                                  ; Untyped                   ;
; C5_MODE                       ; BYPASS                                  ; Untyped                   ;
; C6_MODE                       ; BYPASS                                  ; Untyped                   ;
; C7_MODE                       ; BYPASS                                  ; Untyped                   ;
; C8_MODE                       ; BYPASS                                  ; Untyped                   ;
; C9_MODE                       ; BYPASS                                  ; Untyped                   ;
; C0_PH                         ; 0                                       ; Untyped                   ;
; C1_PH                         ; 0                                       ; Untyped                   ;
; C2_PH                         ; 0                                       ; Untyped                   ;
; C3_PH                         ; 0                                       ; Untyped                   ;
; C4_PH                         ; 0                                       ; Untyped                   ;
; C5_PH                         ; 0                                       ; Untyped                   ;
; C6_PH                         ; 0                                       ; Untyped                   ;
; C7_PH                         ; 0                                       ; Untyped                   ;
; C8_PH                         ; 0                                       ; Untyped                   ;
; C9_PH                         ; 0                                       ; Untyped                   ;
; L0_HIGH                       ; 1                                       ; Untyped                   ;
; L1_HIGH                       ; 1                                       ; Untyped                   ;
; G0_HIGH                       ; 1                                       ; Untyped                   ;
; G1_HIGH                       ; 1                                       ; Untyped                   ;
; G2_HIGH                       ; 1                                       ; Untyped                   ;
; G3_HIGH                       ; 1                                       ; Untyped                   ;
; E0_HIGH                       ; 1                                       ; Untyped                   ;
; E1_HIGH                       ; 1                                       ; Untyped                   ;
; E2_HIGH                       ; 1                                       ; Untyped                   ;
; E3_HIGH                       ; 1                                       ; Untyped                   ;
; L0_LOW                        ; 1                                       ; Untyped                   ;
; L1_LOW                        ; 1                                       ; Untyped                   ;
; G0_LOW                        ; 1                                       ; Untyped                   ;
; G1_LOW                        ; 1                                       ; Untyped                   ;
; G2_LOW                        ; 1                                       ; Untyped                   ;
; G3_LOW                        ; 1                                       ; Untyped                   ;
; E0_LOW                        ; 1                                       ; Untyped                   ;
; E1_LOW                        ; 1                                       ; Untyped                   ;
; E2_LOW                        ; 1                                       ; Untyped                   ;
; E3_LOW                        ; 1                                       ; Untyped                   ;
; L0_INITIAL                    ; 1                                       ; Untyped                   ;
; L1_INITIAL                    ; 1                                       ; Untyped                   ;
; G0_INITIAL                    ; 1                                       ; Untyped                   ;
; G1_INITIAL                    ; 1                                       ; Untyped                   ;
; G2_INITIAL                    ; 1                                       ; Untyped                   ;
; G3_INITIAL                    ; 1                                       ; Untyped                   ;
; E0_INITIAL                    ; 1                                       ; Untyped                   ;
; E1_INITIAL                    ; 1                                       ; Untyped                   ;
; E2_INITIAL                    ; 1                                       ; Untyped                   ;
; E3_INITIAL                    ; 1                                       ; Untyped                   ;
; L0_MODE                       ; BYPASS                                  ; Untyped                   ;
; L1_MODE                       ; BYPASS                                  ; Untyped                   ;
; G0_MODE                       ; BYPASS                                  ; Untyped                   ;
; G1_MODE                       ; BYPASS                                  ; Untyped                   ;
; G2_MODE                       ; BYPASS                                  ; Untyped                   ;
; G3_MODE                       ; BYPASS                                  ; Untyped                   ;
; E0_MODE                       ; BYPASS                                  ; Untyped                   ;
; E1_MODE                       ; BYPASS                                  ; Untyped                   ;
; E2_MODE                       ; BYPASS                                  ; Untyped                   ;
; E3_MODE                       ; BYPASS                                  ; Untyped                   ;
; L0_PH                         ; 0                                       ; Untyped                   ;
; L1_PH                         ; 0                                       ; Untyped                   ;
; G0_PH                         ; 0                                       ; Untyped                   ;
; G1_PH                         ; 0                                       ; Untyped                   ;
; G2_PH                         ; 0                                       ; Untyped                   ;
; G3_PH                         ; 0                                       ; Untyped                   ;
; E0_PH                         ; 0                                       ; Untyped                   ;
; E1_PH                         ; 0                                       ; Untyped                   ;
; E2_PH                         ; 0                                       ; Untyped                   ;
; E3_PH                         ; 0                                       ; Untyped                   ;
; M_PH                          ; 0                                       ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                                     ; Untyped                   ;
; CLK0_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK1_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK2_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK3_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK4_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK5_COUNTER                  ; G0                                      ; Untyped                   ;
; CLK6_COUNTER                  ; E0                                      ; Untyped                   ;
; CLK7_COUNTER                  ; E1                                      ; Untyped                   ;
; CLK8_COUNTER                  ; E2                                      ; Untyped                   ;
; CLK9_COUNTER                  ; E3                                      ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                                       ; Untyped                   ;
; M_TIME_DELAY                  ; 0                                       ; Untyped                   ;
; N_TIME_DELAY                  ; 0                                       ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                                      ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                                      ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                                      ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                                      ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                                      ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                                       ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                               ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                    ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                                    ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                                    ; Untyped                   ;
; VCO_POST_SCALE                ; 0                                       ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                       ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                       ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                       ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED                               ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                               ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                               ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                             ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                             ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                             ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                             ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                       ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                       ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                                       ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                                       ; Untyped                   ;
; CBXI_PARAMETER                ; VideoClk_SVGA_800x600_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                    ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                                       ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                                       ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                       ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                     ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                  ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                     ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                                      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                                     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                                      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                     ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                         ;
+------------------------------------+-------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                         ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                           ; Untyped        ;
; WIDTH_A                            ; 32                                                                            ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                             ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                                             ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                             ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                             ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                             ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                             ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                          ; Untyped        ;
; INIT_FILE                          ; ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                             ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                             ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3214                                                               ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_d7p3      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockRam_Data:Data_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_dvn3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                     ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                     ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_b0q3        ; Untyped                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; filter_length  ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; VideoClk_SVGA_800x600:clockGen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                            ;
; Entity Instance                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
; Entity Instance                           ; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard"                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM" ;
+--------+-------+----------+------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                 ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32" ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------+
; hact ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA"                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals|bufferedUART:UART"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_int   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts   ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd   ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PeripheralInterface:Peripherals"                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; peripheraldataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r7" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                            ;
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r6" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                            ;
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r5" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                            ;
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|COUNT_32:r4" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                            ;
; dec  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r2" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; ld       ; Input ; Info     ; Stuck at GND                               ;
; constval ; Input ; Info     ; Stuck at VCC                               ;
+----------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r1" ;
+-----------------+-------+----------+-------------------------------------+
; Port            ; Type  ; Severity ; Details                             ;
+-----------------+-------+----------+-------------------------------------+
; ld              ; Input ; Info     ; Stuck at GND                        ;
; constval[31..1] ; Input ; Info     ; Stuck at GND                        ;
; constval[0]     ; Input ; Info     ; Stuck at VCC                        ;
+-----------------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|REG_32_CONSTANT:r0" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; ld       ; Input ; Info     ; Stuck at GND                               ;
; constval ; Input ; Info     ; Stuck at GND                               ;
+----------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile"                                                                                    ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_stackramaddress[31..8]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_dataramaddress[31..8]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_instructionromaddress[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ccr                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BlockRam_Data:Data_RAM"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BlockRam_Stack:Stack_RAM"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BlockRom_Instruction:Instr_ROM"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU"                                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_aludataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OpCodeDecoder:opcodeDecoder"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; op_hcf ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_nop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_res ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_ens ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lil ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_liu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_ldb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sdb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lds ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sds ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_ldl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sdl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lpb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_spb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lps ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_sps ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_lpl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_spl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_pss ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_pus ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_jsr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bcs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bcc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_bov ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_beq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OneHotStateMachine:StateMachine"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; hold  ; Input  ; Info     ; Stuck at GND                                                                        ;
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoClk_SVGA_800x600:clockGen"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 80                          ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 28                          ;
;     SCLR              ; 10                          ;
;     plain             ; 26                          ;
; cycloneiii_lcell_comb ; 903                         ;
;     arith             ; 52                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 4                           ;
;     normal            ; 851                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 84                          ;
;         4 data inputs ; 728                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 7.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 15 14:28:26 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd
    Info (12022): Found design unit 1: OneHotStateMachine-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd Line: 20
    Info (12023): Found entity 1: OneHotStateMachine File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd
    Info (12022): Found design unit 1: VideoClk_SVGA_800x600-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 55
    Info (12023): Found entity 1: VideoClk_SVGA_800x600 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd
    Info (12022): Found design unit 1: Video_SVGA_64x32-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd Line: 34
    Info (12023): Found entity 1: Video_SVGA_64x32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd
    Info (12022): Found design unit 1: Mem_Mapped_SVGA-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 20
    Info (12023): Found entity 1: Mem_Mapped_SVGA File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd
    Info (12022): Found design unit 1: Element_Test_Bed-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd Line: 17
    Info (12023): Found entity 1: Element_Test_Bed File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2k File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD Line: 14
    Info (12023): Found entity 1: CharRom File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd
    Info (12022): Found design unit 1: counterLoadable-behv File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 25
    Info (12023): Found entity 1: counterLoadable File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd
    Info (12022): Found design unit 1: COUNT_32-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 17
    Info (12023): Found entity 1: COUNT_32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd
    Info (12022): Found design unit 1: counter-behv File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd
    Info (12022): Found design unit 1: MUX_16x32-sim File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 27
    Info (12023): Found entity 1: MUX_16x32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd
    Info (12022): Found design unit 1: REG_32_LD_At_Reset-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 15
    Info (12023): Found entity 1: REG_32_LD_At_Reset File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd
    Info (12022): Found design unit 1: REG_32_CONSTANT-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 16
    Info (12023): Found entity 1: REG_32_CONSTANT File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd
    Info (12022): Found design unit 1: REG_32-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 15
    Info (12023): Found entity 1: REG_32 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd
    Info (12022): Found design unit 1: REG_1-description File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 13
    Info (12023): Found entity 1: REG_1 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 41
    Info (12023): Found entity 1: RegisterFile File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd
    Info (12022): Found design unit 1: OpCodeDecoder-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 58
    Info (12023): Found entity 1: OpCodeDecoder File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd
    Info (12022): Found design unit 1: OpCode_Cat_Decoder-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd Line: 23
    Info (12023): Found entity 1: OpCode_Cat_Decoder File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 31
    Info (12023): Found entity 1: ALU File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd
    Info (12022): Found design unit 1: blockrom_instruction-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 52
    Info (12023): Found entity 1: BlockRom_Instruction File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd
    Info (12022): Found design unit 1: blockram_stack-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 54
    Info (12023): Found entity 1: BlockRam_Stack File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd
    Info (12022): Found design unit 1: blockram_data-SYN File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 55
    Info (12023): Found entity 1: BlockRam_Data File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file r32v2020.vhd
    Info (12022): Found design unit 1: R32V2020-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 38
    Info (12023): Found entity 1: R32V2020 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd
    Info (12022): Found design unit 1: PeripheralInterface-struct File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 28
    Info (12023): Found entity 1: PeripheralInterface File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 9
Info (12127): Elaborating entity "R32V2020" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(30): used implicit default value for signal "Anode_Activate" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(31): used implicit default value for signal "LED_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(40): object "Op_HCF" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(41): object "Op_NOP" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(42): object "Op_RES" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(44): used implicit default value for signal "Op_CMP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(55): object "Op_ENS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(56): object "Op_LIL" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(57): object "Op_LIU" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(58): object "Op_LDB" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(59): object "Op_SDB" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(60): object "Op_LDS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(61): object "Op_SDS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(63): object "Op_SDL" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 63
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(64): object "Op_LPB" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(65): object "Op_SPB" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(66): object "Op_LPS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 66
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(67): object "Op_SPS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 67
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(68): object "Op_LPL" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(69): object "Op_SPL" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(70): object "Op_PSS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(71): object "Op_PUS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 71
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(72): object "Op_JSR" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 72
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(73): object "Op_RTS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(74): object "Op_BRA" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 74
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(75): object "Op_BCS" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(76): object "Op_BCC" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(77): object "Op_BOV" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(78): object "Op_BEQ" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(84): object "ALUDataOut" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(86): object "CCR" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 86
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(88): used implicit default value for signal "writeRegFileStrobe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 88
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(89): used implicit default value for signal "dataIntoRegisterFile" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 89
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(95): used implicit default value for signal "dataToStackRam" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 95
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(96): used implicit default value for signal "writeStackRamEn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(97): object "dataFromStackRam" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 97
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(100): used implicit default value for signal "dataToDataRam" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(102): used implicit default value for signal "writeToDataRamEnable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 102
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(103): object "dataFromDataRam" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 103
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(106): used implicit default value for signal "peripheralDataIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 106
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(107): object "peripheralDataOut" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 107
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(108): used implicit default value for signal "peripheralRdStrobe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 108
Warning (10541): VHDL Signal Declaration warning at R32V2020.vhd(109): used implicit default value for signal "peripheralWrStrobe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at R32V2020.vhd(111): object "OneHotState" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 111
Info (12128): Elaborating entity "VideoClk_SVGA_800x600" for hierarchy "VideoClk_SVGA_800x600:clockGen" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 115
Info (12128): Elaborating entity "altpll" for hierarchy "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 159
Info (12130): Elaborated megafunction instantiation "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 159
Info (12133): Instantiated megafunction "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd Line: 159
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "64"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "15625"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "576"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VideoClk_SVGA_800x600"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/videoclk_svga_800x600_altpll.v
    Info (12023): Found entity 1: VideoClk_SVGA_800x600_altpll File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 29
Info (12128): Elaborating entity "VideoClk_SVGA_800x600_altpll" for hierarchy "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "OneHotStateMachine" for hierarchy "OneHotStateMachine:StateMachine" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 122
Info (12128): Elaborating entity "OpCodeDecoder" for hierarchy "OpCodeDecoder:opcodeDecoder" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 130
Warning (10620): VHDL warning at OpCodeDecoder.vhd(89): comparison between unequal length operands always returns FALSE File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 89
Info (12128): Elaborating entity "OpCode_Cat_Decoder" for hierarchy "OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 119
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 178
Info (10041): Inferred latch for "w_ALUResult[0]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[1]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[2]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[3]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[4]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[5]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[6]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[7]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[8]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[9]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[10]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[11]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[12]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[13]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[14]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[15]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[16]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[17]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[18]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[19]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[20]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[21]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[22]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[23]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[24]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[25]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[26]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[27]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[28]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[29]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[30]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (10041): Inferred latch for "w_ALUResult[31]" at ALU.vhd(44) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd Line: 44
Info (12128): Elaborating entity "BlockRom_Instruction" for hierarchy "BlockRom_Instruction:Instr_ROM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 197
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 59
Info (12133): Instantiated megafunction "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 778
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 781
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 784
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 787
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 790
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 793
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 796
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 799
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[8]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 802
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[9]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 805
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[10]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 808
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[11]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 811
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[12]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 814
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[13]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 817
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[14]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 820
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[15]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 823
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[16]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 826
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[17]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 829
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[18]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 832
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[19]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 835
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[20]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 838
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[21]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 841
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[22]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 844
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[23]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 847
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[24]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 850
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[25]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 853
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[26]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 856
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[27]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 859
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[28]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 862
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[29]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 865
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[30]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 868
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[31]|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 871
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3214.tdf
    Info (12023): Found entity 1: altsyncram_3214 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3214" for hierarchy "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113007): Byte addressed memory initialization file "BASIC.HEX" was read in the word-addressed format File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 1
Warning (113015): Width of data items in "BASIC.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX Line: 10
Critical Warning (127004): Memory depth (256) in the design file differs from memory depth (8168) in the Memory Initialization File "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" -- truncated remaining initial content value to fit RAM File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd Line: 59
Info (12128): Elaborating entity "BlockRam_Stack" for hierarchy "BlockRam_Stack:Stack_RAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
Info (12133): Instantiated megafunction "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7p3.tdf
    Info (12023): Found entity 1: altsyncram_d7p3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d7p3" for hierarchy "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "BlockRam_Data" for hierarchy "BlockRam_Data:Data_RAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 213
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
Info (12133): Instantiated megafunction "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dvn3.tdf
    Info (12023): Found entity 1: altsyncram_dvn3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dvn3" for hierarchy "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegisterFile" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 223
Warning (10541): VHDL Signal Declaration warning at RegisterFile.vhd(46): used implicit default value for signal "CCR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 46
Info (12128): Elaborating entity "REG_32_CONSTANT" for hierarchy "RegisterFile:RegisterFile|REG_32_CONSTANT:r0" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 90
Info (12128): Elaborating entity "REG_32" for hierarchy "RegisterFile:RegisterFile|REG_32:r3" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 117
Info (12128): Elaborating entity "COUNT_32" for hierarchy "RegisterFile:RegisterFile|COUNT_32:r4" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 125
Info (12128): Elaborating entity "MUX_16x32" for hierarchy "RegisterFile:RegisterFile|MUX_16x32:muxA" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd Line: 229
Info (12128): Elaborating entity "PeripheralInterface" for hierarchy "PeripheralInterface:Peripherals" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 242
Warning (10541): VHDL Signal Declaration warning at PeripheralInterface.vhd(16): used implicit default value for signal "peripheralDataOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 16
Warning (10036): Verilog HDL or VHDL warning at PeripheralInterface.vhd(34): object "dataFromPeripheral" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at PeripheralInterface.vhd(41): object "kbReadData" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 41
Info (12128): Elaborating entity "bufferedUART" for hierarchy "PeripheralInterface:Peripherals|bufferedUART:UART" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 59
Info (12128): Elaborating entity "Mem_Mapped_SVGA" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 76
Info (12128): Elaborating entity "Video_SVGA_64x32" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 37
Info (12128): Elaborating entity "DisplayRam2k" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 67
Info (12133): Instantiated megafunction "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b0q3.tdf
    Info (12023): Found entity 1: altsyncram_b0q3 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_b0q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b0q3" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CharRom" for hierarchy "PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|CharRom:CharROM" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd Line: 63
Info (12128): Elaborating entity "ps2_intf" for hierarchy "PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd Line: 89
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 37
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 70
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 103
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 136
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[4]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 169
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[5]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 202
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[6]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 235
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[7]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 268
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[8]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 301
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[9]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 334
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[10]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 367
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[11]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 400
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[12]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 433
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[13]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 466
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[14]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 499
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[15]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 532
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[16]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 565
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[17]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 598
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[18]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 631
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[19]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 664
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[20]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 697
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[21]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 730
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[22]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 763
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[23]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 796
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[24]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 829
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[25]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 862
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[26]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 895
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[27]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 928
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[28]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 961
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[29]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 994
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[30]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 1027
        Warning (14320): Synthesized away node "BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|q_b[31]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf Line: 1060
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 36
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 59
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 82
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 105
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[4]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 128
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[5]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 151
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[6]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 174
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[7]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 197
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[8]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 220
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[9]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 243
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[10]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 266
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[11]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 289
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[12]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 312
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[13]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 335
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[14]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 358
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[15]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 381
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[16]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 404
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[17]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 427
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[18]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 450
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[19]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 473
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[20]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 496
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[21]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 519
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[22]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 542
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[23]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 565
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[24]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 588
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[25]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 611
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[26]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 634
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[27]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 657
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[28]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 680
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[29]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 703
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[30]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 726
        Warning (14320): Synthesized away node "BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|q_a[31]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf Line: 749
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[0]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 34
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[1]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 57
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[2]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 80
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[3]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 103
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[4]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 126
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[5]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 149
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[6]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 172
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[7]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 195
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[8]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 218
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[9]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 241
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[10]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 264
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[11]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 287
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[12]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 310
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[13]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 333
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[14]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 356
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[15]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 379
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[16]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 402
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[17]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 425
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[18]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 448
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[19]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 471
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[24]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 586
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[25]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 609
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[26]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 632
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[27]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 655
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[28]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 678
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[29]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 701
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[30]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 724
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[31]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 747
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[20]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 494
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[21]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 517
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[22]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 540
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[23]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 563
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[20]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 494
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[21]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 517
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[22]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 540
        Warning (14320): Synthesized away node "BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|q_a[23]" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf Line: 563
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VideoVect[2]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[3]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[4]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[5]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "VideoVect[6]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 28
    Warning (13410): Pin "Anode_Activate[0]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 30
    Warning (13410): Pin "Anode_Activate[1]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 30
    Warning (13410): Pin "Anode_Activate[2]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 30
    Warning (13410): Pin "Anode_Activate[3]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 30
    Warning (13410): Pin "LED_out[0]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
    Warning (13410): Pin "LED_out[1]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
    Warning (13410): Pin "LED_out[2]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
    Warning (13410): Pin "LED_out[3]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
    Warning (13410): Pin "LED_out[4]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
    Warning (13410): Pin "LED_out[5]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
    Warning (13410): Pin "LED_out[6]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 104 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v Line: 46
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ps2Clk" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 33
    Warning (15610): No output dependent on input pin "ps2Data" File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd Line: 34
Info (21057): Implemented 949 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 904 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 221 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Wed May 15 14:29:03 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:53


