

================================================================
== Vitis HLS Report for 'operator_3'
================================================================
* Date:           Tue Feb  8 15:34:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 23 3 
3 --> 25 24 23 4 6 9 
4 --> 5 
5 --> 23 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 23 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 22 23 
22 --> 23 
23 --> 
24 --> 23 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 26 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 27 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 28 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read"   --->   Operation 29 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_8 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 30 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc = alloca i64 1"   --->   Operation 31 'alloca' 'agg_result_12_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc = alloca i64 1"   --->   Operation 32 'alloca' 'agg_result_112_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc = alloca i64 1"   --->   Operation 33 'alloca' 'agg_result_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc = alloca i64 1"   --->   Operation 34 'alloca' 'agg_result_12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc = alloca i64 1"   --->   Operation 35 'alloca' 'agg_result_112_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'agg_result_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 37 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i128 %p_read_8" [../src/ban.cpp:129]   --->   Operation 38 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_8" [../src/ban.cpp:61]   --->   Operation 39 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %c_p, i32 0" [../src/ban.cpp:61]   --->   Operation 40 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 41 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln61_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 42 'partselect' 'trunc_ln61_s' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln61_s" [../src/ban.cpp:61]   --->   Operation 43 'bitcast' 'bitcast_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.78ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 44 'fcmp' 'tmp_48' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_8, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 45 'partselect' 'tmp_s' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_8, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 46 'partselect' 'trunc_ln61_3' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.84ns)   --->   "%icmp_ln61_9 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 47 'icmp' 'icmp_ln61_9' <Predicate = (icmp_ln61)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.05ns)   --->   "%icmp_ln61_10 = icmp_eq  i23 %trunc_ln61_3, i23 0" [../src/ban.cpp:61]   --->   Operation 48 'icmp' 'icmp_ln61_10' <Predicate = (icmp_ln61)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_10, i1 %icmp_ln61_9" [../src/ban.cpp:61]   --->   Operation 49 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (2.78ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 50 'fcmp' 'tmp_48' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_48" [../src/ban.cpp:61]   --->   Operation 51 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.67ns)   --->   "%br_ln61 = br i1 %and_ln61, void %._crit_edge, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:61]   --->   Operation 52 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.67>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%icmp_ln61_8 = icmp_eq  i32 %b_p_read_1, i32 0" [../src/ban.cpp:61]   --->   Operation 53 'icmp' 'icmp_ln61_8' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_8, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 54 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.78ns)   --->   "%tmp_50 = fcmp_oeq  i32 %p_read_7, i32 0" [../src/ban.cpp:61]   --->   Operation 55 'fcmp' 'tmp_50' <Predicate = (!and_ln61 & icmp_ln61_8) | (!icmp_ln61 & icmp_ln61_8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %p_read_7" [../src/ban.cpp:61]   --->   Operation 56 'bitcast' 'bitcast_ln61_1' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_1, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 57 'partselect' 'tmp_49' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i32 %bitcast_ln61_1" [../src/ban.cpp:61]   --->   Operation 58 'trunc' 'trunc_ln61_1' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln61_11 = icmp_ne  i8 %tmp_49, i8 255" [../src/ban.cpp:61]   --->   Operation 59 'icmp' 'icmp_ln61_11' <Predicate = (icmp_ln61_8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.05ns)   --->   "%icmp_ln61_12 = icmp_eq  i23 %trunc_ln61_1, i23 0" [../src/ban.cpp:61]   --->   Operation 60 'icmp' 'icmp_ln61_12' <Predicate = (icmp_ln61_8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_4)   --->   "%or_ln61_1 = or i1 %icmp_ln61_12, i1 %icmp_ln61_11" [../src/ban.cpp:61]   --->   Operation 61 'or' 'or_ln61_1' <Predicate = (icmp_ln61_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_50 = fcmp_oeq  i32 %p_read_7, i32 0" [../src/ban.cpp:61]   --->   Operation 62 'fcmp' 'tmp_50' <Predicate = (icmp_ln61_8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_4 = and i1 %or_ln61_1, i1 %tmp_50" [../src/ban.cpp:61]   --->   Operation 63 'and' 'and_ln61_4' <Predicate = (icmp_ln61_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_4, void %.critedge, void %_ZNK3BaneqEf.12.exit" [../src/ban.cpp:61]   --->   Operation 64 'br' 'br_ln61' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %c_p, i32 %b_p_read_1" [../src/ban.cpp:138]   --->   Operation 65 'sub' 'diff_p' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 66 'trunc' 'trunc_ln138' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:141]   --->   Operation 67 'icmp' 'icmp_ln141' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void, void" [../src/ban.cpp:141]   --->   Operation 68 'br' 'br_ln141' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.99ns)   --->   "%icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:144]   --->   Operation 69 'icmp' 'icmp_ln144' <Predicate = (!and_ln61_4 & !icmp_ln141) | (!icmp_ln61_8 & !icmp_ln141)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.67ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:144]   --->   Operation 70 'br' 'br_ln144' <Predicate = (!and_ln61_4 & !icmp_ln141) | (!icmp_ln61_8 & !icmp_ln141)> <Delay = 0.67>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:148]   --->   Operation 71 'bitselect' 'tmp' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp, void, void" [../src/ban.cpp:148]   --->   Operation 72 'br' 'br_ln148' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.54ns)   --->   "%diff_p_1 = sub i2 0, i2 %trunc_ln138" [../src/ban.cpp:110]   --->   Operation 73 'sub' 'diff_p_1' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.99ns)   --->   "%icmp_ln77 = icmp_eq  i32 %c_p, i32 %b_p_read_1" [../src/ban.cpp:77]   --->   Operation 74 'icmp' 'icmp_ln77' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln77, void %._crit_edge3, void" [../src/ban.cpp:116]   --->   Operation 75 'br' 'br_ln116' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %diff_p, i5 0" [../src/ban.cpp:117]   --->   Operation 76 'bitconcatenate' 'shl_ln' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i37 %shl_ln" [../src/ban.cpp:117]   --->   Operation 77 'zext' 'zext_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.02ns)   --->   "%add_ln117 = add i38 %zext_ln117, i38 32" [../src/ban.cpp:117]   --->   Operation 78 'add' 'add_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i38 %add_ln117" [../src/ban.cpp:117]   --->   Operation 79 'zext' 'zext_ln117_1' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%shl_ln117 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln117_1" [../src/ban.cpp:117]   --->   Operation 80 'shl' 'shl_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%and_ln117 = and i128 %shl_ln117, i128 %p_read_8" [../src/ban.cpp:117]   --->   Operation 81 'and' 'and_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117 = lshr i128 %and_ln117, i128 %zext_ln117_1" [../src/ban.cpp:117]   --->   Operation 82 'lshr' 'lshr_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i128 %lshr_ln117" [../src/ban.cpp:117]   --->   Operation 83 'trunc' 'trunc_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>

State 4 <SV = 18> <Delay = 6.43>
ST_4 : Operation 84 [2/2] (6.43ns)   --->   "%call_ret = call i128 @_sum.1, i128 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 84 'call' 'call_ret' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 19> <Delay = 0.67>
ST_5 : Operation 85 [1/2] (0.47ns)   --->   "%call_ret = call i128 @_sum.1, i128 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 85 'call' 'call_ret' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%c_p_3 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 86 'extractvalue' 'c_p_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%agg_result_1_ret = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 87 'extractvalue' 'agg_result_1_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%agg_result_11_ret = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 88 'extractvalue' 'agg_result_11_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%agg_result_12_ret = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 89 'extractvalue' 'agg_result_12_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.67ns)   --->   "%br_ln151 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:151]   --->   Operation 90 'br' 'br_ln151' <Predicate = true> <Delay = 0.67>

State 6 <SV = 3> <Delay = 6.43>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i1 %trunc_ln117" [../src/ban.cpp:117]   --->   Operation 91 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast i32 %zext_ln117_2" [../src/ban.cpp:117]   --->   Operation 92 'bitcast' 'bitcast_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [4/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 93 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 6.43>
ST_7 : Operation 94 [3/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 94 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 6.43>
ST_8 : Operation 95 [2/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 95 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.86>
ST_9 : Operation 96 [1/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 96 'fadd' 'tmp_51' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge3" [../src/ban.cpp:119]   --->   Operation 97 'br' 'br_ln119' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%agg_result_1_0 = phi i32 %tmp_51, void, i32 %p_read_7, void"   --->   Operation 98 'phi' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_1, i32 1" [../src/ban.cpp:116]   --->   Operation 99 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_52, void, void %._crit_edge4" [../src/ban.cpp:116]   --->   Operation 100 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln117_1 = add i32 %diff_p, i32 1" [../src/ban.cpp:117]   --->   Operation 101 'add' 'add_ln117_1' <Predicate = (!tmp_52)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln117_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %add_ln117_1, i5 0" [../src/ban.cpp:117]   --->   Operation 102 'bitconcatenate' 'shl_ln117_2' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i37 %shl_ln117_2" [../src/ban.cpp:117]   --->   Operation 103 'zext' 'zext_ln117_4' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.02ns)   --->   "%add_ln117_2 = add i38 %zext_ln117_4, i38 32" [../src/ban.cpp:117]   --->   Operation 104 'add' 'add_ln117_2' <Predicate = (!tmp_52)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i38 %add_ln117_2" [../src/ban.cpp:117]   --->   Operation 105 'zext' 'zext_ln117_3' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.02ns)   --->   "%add_ln117_3 = add i38 %zext_ln117_4, i38 64" [../src/ban.cpp:117]   --->   Operation 106 'add' 'add_ln117_3' <Predicate = (!tmp_52)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_5 = zext i38 %add_ln117_3" [../src/ban.cpp:117]   --->   Operation 107 'zext' 'zext_ln117_5' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117_1 = shl i128 1, i128 %zext_ln117_5" [../src/ban.cpp:117]   --->   Operation 108 'shl' 'shl_ln117_1' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln117_3, i32 7, i32 37" [../src/ban.cpp:117]   --->   Operation 109 'partselect' 'tmp_53' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.99ns)   --->   "%icmp_ln117 = icmp_ne  i31 %tmp_53, i31 0" [../src/ban.cpp:117]   --->   Operation 110 'icmp' 'icmp_ln117' <Predicate = (!tmp_52)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%select_ln117 = select i1 %icmp_ln117, i128 0, i128 %shl_ln117_1" [../src/ban.cpp:117]   --->   Operation 111 'select' 'select_ln117' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117_3 = shl i128 1, i128 %zext_ln117_3" [../src/ban.cpp:117]   --->   Operation 112 'shl' 'shl_ln117_3' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln117 = sub i128 %select_ln117, i128 %shl_ln117_3" [../src/ban.cpp:117]   --->   Operation 113 'sub' 'sub_ln117' <Predicate = (!tmp_52)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_1)   --->   "%and_ln117_1 = and i128 %sub_ln117, i128 %p_read_8" [../src/ban.cpp:117]   --->   Operation 114 'and' 'and_ln117_1' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117_1 = lshr i128 %and_ln117_1, i128 %zext_ln117_3" [../src/ban.cpp:117]   --->   Operation 115 'lshr' 'lshr_ln117_1' <Predicate = (!tmp_52)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i128 %lshr_ln117_1" [../src/ban.cpp:117]   --->   Operation 116 'trunc' 'trunc_ln117_1' <Predicate = (!tmp_52)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 6.43>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln117_1 = bitcast i32 %trunc_ln117_1" [../src/ban.cpp:117]   --->   Operation 117 'bitcast' 'bitcast_ln117_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [4/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 118 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.43>
ST_11 : Operation 119 [3/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 119 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 120 [2/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 120 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 121 [1/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 121 'fadd' 'tmp_54' <Predicate = (!tmp_52)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge4" [../src/ban.cpp:119]   --->   Operation 122 'br' 'br_ln119' <Predicate = (!tmp_52)> <Delay = 0.42>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i32 %diff_p" [../src/ban.cpp:117]   --->   Operation 123 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln117_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln117_2, i5 0" [../src/ban.cpp:117]   --->   Operation 124 'bitconcatenate' 'shl_ln117_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i6 %shl_ln117_5" [../src/ban.cpp:117]   --->   Operation 125 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln117_4 = add i7 %zext_ln117_7, i7 32" [../src/ban.cpp:117]   --->   Operation 126 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_2)   --->   "%zext_ln117_6 = zext i7 %add_ln117_4" [../src/ban.cpp:117]   --->   Operation 127 'zext' 'zext_ln117_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%zext_ln117_8 = zext i7 %add_ln117_4" [../src/ban.cpp:117]   --->   Operation 128 'zext' 'zext_ln117_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i5, i1 1, i1 %trunc_ln117_2, i5 0" [../src/ban.cpp:117]   --->   Operation 129 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%zext_ln117_9 = zext i7 %or_ln" [../src/ban.cpp:117]   --->   Operation 130 'zext' 'zext_ln117_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%shl_ln117_4 = shl i97 1, i97 %zext_ln117_9" [../src/ban.cpp:117]   --->   Operation 131 'shl' 'shl_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%trunc_ln117_3 = trunc i97 %shl_ln117_4" [../src/ban.cpp:117]   --->   Operation 132 'trunc' 'trunc_ln117_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%shl_ln117_6 = shl i65 1, i65 %zext_ln117_8" [../src/ban.cpp:117]   --->   Operation 133 'shl' 'shl_ln117_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%zext_ln117_10 = zext i65 %shl_ln117_6" [../src/ban.cpp:117]   --->   Operation 134 'zext' 'zext_ln117_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (1.33ns) (out node of the LUT)   --->   "%sub_ln117_1 = sub i96 %trunc_ln117_3, i96 %zext_ln117_10" [../src/ban.cpp:117]   --->   Operation 135 'sub' 'sub_ln117_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_2)   --->   "%and_ln117_2 = and i96 %sub_ln117_1, i96 %trunc_ln129" [../src/ban.cpp:117]   --->   Operation 136 'and' 'and_ln117_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_2)   --->   "%zext_ln117_11 = zext i96 %and_ln117_2" [../src/ban.cpp:117]   --->   Operation 137 'zext' 'zext_ln117_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117_2 = lshr i128 %zext_ln117_11, i128 %zext_ln117_6" [../src/ban.cpp:117]   --->   Operation 138 'lshr' 'lshr_ln117_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i128 %lshr_ln117_2" [../src/ban.cpp:117]   --->   Operation 139 'trunc' 'trunc_ln117_4' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 6.43>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln117_2 = bitcast i32 %trunc_ln117_4" [../src/ban.cpp:117]   --->   Operation 140 'bitcast' 'bitcast_ln117_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [4/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 141 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.43>
ST_15 : Operation 142 [3/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 142 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.43>
ST_16 : Operation 143 [2/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 143 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 144 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.43>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%agg_result_112_5 = phi i32 %tmp_54, void, i32 %p_read_6, void %._crit_edge3"   --->   Operation 145 'phi' 'agg_result_112_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 146 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_1_0" [../src/ban.cpp:77]   --->   Operation 147 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 148 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 149 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln77_4 = icmp_ne  i8 %tmp_56, i8 255" [../src/ban.cpp:77]   --->   Operation 150 'icmp' 'icmp_ln77_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln77_5 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 151 'icmp' 'icmp_ln77_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_1)   --->   "%or_ln77 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4" [../src/ban.cpp:77]   --->   Operation 152 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 153 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_1)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_57" [../src/ban.cpp:77]   --->   Operation 154 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_1 = and i1 %and_ln77, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 155 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.67ns)   --->   "%br_ln122 = br i1 %and_ln77_1, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit, void %.preheader.preheader" [../src/ban.cpp:122]   --->   Operation 156 'br' 'br_ln122' <Predicate = true> <Delay = 0.67>
ST_17 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 157 'call' 'call_ln117' <Predicate = (and_ln77_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.44>
ST_18 : Operation 158 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 158 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 1.41>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 159 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 160 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 161 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i, void %.lr.ph7.i.i" [../src/ban.cpp:92]   --->   Operation 162 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 163 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 163 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 164 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 17> <Delay = 0.44>
ST_20 : Operation 165 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 165 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 3.39>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc_load = load i32 %agg_result_1_1_loc"   --->   Operation 166 'load' 'agg_result_1_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc_load = load i32 %agg_result_112_0_loc"   --->   Operation 167 'load' 'agg_result_112_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc_load = load i32 %agg_result_12_0_loc"   --->   Operation 168 'load' 'agg_result_12_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 169 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 170 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 171 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 172 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_59 = add i32 %sext_ln100, i32 %b_p_read_1" [../src/ban.cpp:100]   --->   Operation 173 'add' 'tmp_59' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 174 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.67ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:104]   --->   Operation 175 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.67>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%agg_result_1_3 = phi i32 %agg_result_1_0, void %.preheader.preheader, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 176 'phi' 'agg_result_1_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%agg_result_112_2 = phi i32 %agg_result_112_5, void %.preheader.preheader, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 177 'phi' 'agg_result_112_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%agg_result_12_2 = phi i32 %tmp_55, void %.preheader.preheader, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i"   --->   Operation 178 'phi' 'agg_result_12_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i1013 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i.i"   --->   Operation 179 'phi' 'base_0_lcssa_i_i1013' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i_i1013" [../src/ban.cpp:104]   --->   Operation 180 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.44ns)   --->   "%icmp_ln104_4 = icmp_ne  i2 %base_0_lcssa_i_i1013, i2 3" [../src/ban.cpp:104]   --->   Operation 181 'icmp' 'icmp_ln104_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 182 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 182 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_4, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 183 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 184 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1013, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 184 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 1.13>
ST_22 : Operation 185 [1/2] (1.13ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1013, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 185 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 0.67>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 0, void %.preheader.preheader, i32 %tmp_59, void %.lr.ph7.i.i"   --->   Operation 186 'phi' 'agg_result_01_0' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc_load = load i32 %agg_result_1_4_loc"   --->   Operation 187 'load' 'agg_result_1_4_loc_load' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc_load = load i32 %agg_result_112_3_loc"   --->   Operation 188 'load' 'agg_result_112_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc_load = load i32 %agg_result_12_3_loc"   --->   Operation 189 'load' 'agg_result_12_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.67ns)   --->   "%br_ln0 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.67>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%agg_result_1_6 = phi i32 %bitcast_ln142, void, i32 %agg_result_1_ret, void, i32 %bitcast_ln136, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_1_4_loc_load, void %.lr.ph.i.i, i32 %p_read_7, void, i32 %p_read_7, void, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i, i32 %agg_result_1_0, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 191 'phi' 'agg_result_1_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%agg_result_112_6 = phi i32 %bitcast_ln142_1, void, i32 %agg_result_11_ret, void, i32 %bitcast_ln136_1, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_112_3_loc_load, void %.lr.ph.i.i, i32 %p_read_6, void, i32 %p_read_6, void, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i, i32 %agg_result_112_5, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 192 'phi' 'agg_result_112_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%agg_result_12_5 = phi i32 %bitcast_ln142_2, void, i32 %agg_result_12_ret, void, i32 %bitcast_ln136_2, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_12_3_loc_load, void %.lr.ph.i.i, i32 %p_read, void, i32 %p_read, void, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i, i32 %tmp_55, void %._crit_edge4"   --->   Operation 193 'phi' 'agg_result_12_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%agg_result_01_4 = phi i32 %c_p, void, i32 %c_p_3, void, i32 %c_p, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_01_0, void %.lr.ph.i.i, i32 %b_p_read_1, void, i32 %b_p_read_1, void, i32 %tmp_59, void %.lr.ph7.i.i, i32 %b_p_read_1, void %._crit_edge4"   --->   Operation 194 'phi' 'agg_result_01_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_4" [../src/ban.cpp:152]   --->   Operation 195 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_6" [../src/ban.cpp:152]   --->   Operation 196 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_6" [../src/ban.cpp:152]   --->   Operation 197 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_5" [../src/ban.cpp:152]   --->   Operation 198 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i128 %mrv_3" [../src/ban.cpp:152]   --->   Operation 199 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>

State 24 <SV = 19> <Delay = 0.67>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 32, i32 63" [../src/ban.cpp:142]   --->   Operation 200 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln142 = bitcast i32 %trunc_ln1" [../src/ban.cpp:142]   --->   Operation 201 'bitcast' 'bitcast_ln142' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 64, i32 95" [../src/ban.cpp:142]   --->   Operation 202 'partselect' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln142_1 = bitcast i32 %trunc_ln142_1" [../src/ban.cpp:142]   --->   Operation 203 'bitcast' 'bitcast_ln142_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 96, i32 127" [../src/ban.cpp:142]   --->   Operation 204 'partselect' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln142_2 = bitcast i32 %trunc_ln142_2" [../src/ban.cpp:142]   --->   Operation 205 'bitcast' 'bitcast_ln142_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.67ns)   --->   "%br_ln142 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:142]   --->   Operation 206 'br' 'br_ln142' <Predicate = true> <Delay = 0.67>

State 25 <SV = 19> <Delay = 0.67>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 32, i32 63" [../src/ban.cpp:136]   --->   Operation 207 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %trunc_ln" [../src/ban.cpp:136]   --->   Operation 208 'bitcast' 'bitcast_ln136' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 64, i32 95" [../src/ban.cpp:136]   --->   Operation 209 'partselect' 'trunc_ln136_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln136_1 = bitcast i32 %trunc_ln136_1" [../src/ban.cpp:136]   --->   Operation 210 'bitcast' 'bitcast_ln136_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln136_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 96, i32 127" [../src/ban.cpp:136]   --->   Operation 211 'partselect' 'trunc_ln136_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln136_2 = bitcast i32 %trunc_ln136_2" [../src/ban.cpp:136]   --->   Operation 212 'bitcast' 'bitcast_ln136_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.67ns)   --->   "%br_ln136 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:136]   --->   Operation 213 'br' 'br_ln136' <Predicate = true> <Delay = 0.67>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('p_read_8') on port 'p_read13' [10]  (0 ns)
	'fcmp' operation ('tmp_48', ../src/ban.cpp:61) [30]  (2.78 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_48', ../src/ban.cpp:61) [30]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [31]  (0.287 ns)
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('bitcast_ln142', ../src/ban.cpp:142) ('bitcast_ln136', ../src/ban.cpp:136) [187]  (0.672 ns)

 <State 3>: 3.56ns
The critical path consists of the following:
	'sub' operation ('diff_p', ../src/ban.cpp:138) [47]  (1.02 ns)
	'add' operation ('add_ln117', ../src/ban.cpp:117) [71]  (1.03 ns)
	'lshr' operation ('lshr_ln117', ../src/ban.cpp:117) [75]  (1.52 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'call' operation ('call_ret', ../src/ban.cpp:151) to '_sum.1' [58]  (6.44 ns)

 <State 5>: 0.672ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('bitcast_ln142', ../src/ban.cpp:142) ('bitcast_ln136', ../src/ban.cpp:136) [187]  (0.672 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [79]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [79]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [79]  (6.44 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [79]  (6.44 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('b.num[0]') ('tmp', ../src/ban.cpp:117) [82]  (0.427 ns)
	'phi' operation ('tmp') with incoming values : ('b.num[0]') ('tmp', ../src/ban.cpp:117) [82]  (0 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [103]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [103]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [103]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [103]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [125]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [125]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [125]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [125]  (6.44 ns)
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.3_Pipeline_VITIS_LOOP_84_1' [137]  (0 ns)

 <State 18>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.3_Pipeline_VITIS_LOOP_84_1' [137]  (0.446 ns)

 <State 19>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [138]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [140]  (0.991 ns)
	multiplexor before 'phi' operation ('agg_result_1_3', ../src/ban.cpp:117) with incoming values : ('b.num[0]') ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') [156]  (0.427 ns)

 <State 20>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.3_Pipeline_VITIS_LOOP_92_2' [144]  (0.446 ns)

 <State 21>: 3.4ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [148]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [149]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [153]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [160]  (0.672 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [160]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [163]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [164]  (0.208 ns)
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.3_Pipeline_VITIS_LOOP_104_3' [165]  (0.427 ns)

 <State 22>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.3_Pipeline_VITIS_LOOP_104_3' [165]  (1.13 ns)

 <State 23>: 0.672ns
The critical path consists of the following:
	'load' operation ('agg_result_1_4_loc_load') on local variable 'agg_result_1_4_loc' [166]  (0 ns)
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('bitcast_ln142', ../src/ban.cpp:142) ('bitcast_ln136', ../src/ban.cpp:136) [187]  (0.672 ns)
	'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('bitcast_ln142', ../src/ban.cpp:142) ('bitcast_ln136', ../src/ban.cpp:136) [187]  (0 ns)

 <State 24>: 0.672ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('bitcast_ln142', ../src/ban.cpp:142) ('bitcast_ln136', ../src/ban.cpp:136) [187]  (0.672 ns)

 <State 25>: 0.672ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('bitcast_ln142', ../src/ban.cpp:142) ('bitcast_ln136', ../src/ban.cpp:136) [187]  (0.672 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
