$date
	Thu Jul 10 09:24:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tracker_tb $end
$var wire 75 ! frame_o [74:0] $end
$var wire 1 " complete $end
$var wire 1 # check $end
$var reg 3 $ color [2:0] $end
$var reg 5 % display_frame [4:0] $end
$var reg 75 & frame_i [74:0] $end
$var reg 3 ' move [2:0] $end
$var reg 5 ( state [4:0] $end
$scope module track $end
$var wire 1 # check_tb $end
$var wire 3 ) color [2:0] $end
$var wire 1 * en $end
$var wire 75 + frame_i [74:0] $end
$var wire 3 , move [2:0] $end
$var wire 5 - state [4:0] $end
$var reg 1 . check $end
$var reg 1 " complete $end
$var reg 75 / frame_o [74:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0
b111111000000111111000000000000000000000 /
0.
b11 -
bx ,
b111111000000111111000000000000000000000 +
z*
b111 )
b11 (
bx '
b111111000000111111000000000000000000000 &
b0 %
b111 $
0#
0"
b111111000000111111000000000000000000000 !
$end
#100000000
b0 '
b0 ,
#600000000
b1 0
b0 %
#700000000
b1 '
b1 ,
#1200000000
b10 0
b0 %
#1300000000
b10 '
b10 ,
#1800000000
b11 0
b0 %
#1900000000
b11 '
b11 ,
#2400000000
b100 0
b0 %
#2500000000
b100 '
b100 ,
#3000000000
b101 0
b0 %
#3100000000
