--------------------------------------------------------------------------------
-- |
-- Module       :  Language.Verilog.Syntax
-- Copyright    :  (c) Signali Corp. 2010
-- License      :  All rights reserved
--
-- Maintainer   : pweaver@signalicorp.com
-- Stability    : experimental
-- Portability  : ghc
--
-- Verilog syntax: the abstract syntax tree (AST) and related modules.
--------------------------------------------------------------------------------

module Language.Verilog.Syntax
  (
    -- * Abstract syntax tree
    module Language.Verilog.Syntax.AST,
  ) where

import Language.Verilog.Syntax.AST

--------------------------------------------------------------------------------
