Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  3 23:54:15 2022
| Host         : EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.762    -3547.728                   3763                25365        0.037        0.000                      0                25365        7.500        0.000                       0                  6622  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.762    -3547.728                   3763                24899        0.037        0.000                      0                24899        7.500        0.000                       0                  6622  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.449        0.000                      0                  466        0.813        0.000                      0                  466  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3763  Failing Endpoints,  Worst Slack       -1.762ns,  Total Violation    -3547.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.545ns  (logic 4.604ns (24.824%)  route 13.942ns (75.176%))
  Logic Levels:           21  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 20.251 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.395    11.282    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124    11.406 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
                         net (fo=36, routed)          0.907    12.313    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp/O
                         net (fo=160, routed)         1.040    13.477    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_15_15/A2
    SLICE_X58Y27         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.436    13.913 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.913    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_15_15/OA
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    14.127 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_15_15/F7.A/O
                         net (fo=1, routed)           0.000    14.127    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_15_15/O1
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    14.215 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           0.777    14.991    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_15_15_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.310 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_47/O
                         net (fo=1, routed)           1.109    16.420    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[5]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.544 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21/O
                         net (fo=1, routed)           0.000    16.544    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_10/CO[3]
                         net (fo=6, routed)           0.907    18.000    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/gen_cache.cache_cntrl_inst/eqOp
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124    18.124 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5/O
                         net (fo=48, routed)          0.947    19.072    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    19.196 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8/O
                         net (fo=7, routed)           0.623    19.819    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    19.943 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_1/O
                         net (fo=16, routed)          1.608    21.550    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/DIA
    SLICE_X20Y33         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.572    20.251    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/WCLK
    SLICE_X20Y33         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA/CLK
                         clock pessimism              0.129    20.380    
                         clock uncertainty           -0.265    20.116    
    SLICE_X20Y33         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.789    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/RAMA
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                         -21.550    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.513ns  (logic 4.623ns (24.970%)  route 13.890ns (75.030%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 20.250 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          1.011    19.137    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    19.261 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_14/O
                         net (fo=9, routed)           0.728    19.989    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_6_8_3
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.113 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3_comp/O
                         net (fo=16, routed)          1.405    21.518    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/DIC
    SLICE_X20Y32         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.571    20.250    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/WCLK
    SLICE_X20Y32         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/RAMC/CLK
                         clock pessimism              0.129    20.379    
                         clock uncertainty           -0.265    20.115    
    SLICE_X20Y32         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    19.784    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                         -21.518    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.430ns  (logic 4.623ns (25.082%)  route 13.808ns (74.918%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 20.164 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          0.920    19.045    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X49Y36         LUT4 (Prop_lut4_I1_O)        0.124    19.169 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11_comp_2/O
                         net (fo=7, routed)           0.703    19.872    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.124    19.996 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_21_23_i_1_comp/O
                         net (fo=16, routed)          1.439    21.435    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/DIA
    SLICE_X34Y20         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.485    20.164    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/WCLK
    SLICE_X34Y20         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMA/CLK
                         clock pessimism              0.129    20.293    
                         clock uncertainty           -0.265    20.029    
    SLICE_X34Y20         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.702    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         19.702    
                         arrival time                         -21.435    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_36_38/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.497ns  (logic 4.623ns (24.991%)  route 13.875ns (75.009%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 20.247 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          0.952    19.078    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.124    19.202 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11/O
                         net (fo=23, routed)          0.853    20.054    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_30_32_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.178 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_3/O
                         net (fo=15, routed)          1.324    21.502    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_36_38/DIC
    SLICE_X26Y35         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_36_38/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.567    20.247    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_36_38/WCLK
    SLICE_X26Y35         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_36_38/RAMC/CLK
                         clock pessimism              0.129    20.375    
                         clock uncertainty           -0.265    20.111    
    SLICE_X26Y35         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    19.780    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_36_38/RAMC
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                         -21.502    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.722ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.504ns  (logic 4.623ns (24.982%)  route 13.881ns (75.018%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 20.253 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          1.011    19.137    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    19.261 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_14/O
                         net (fo=9, routed)           0.728    19.989    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_6_8_3
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.113 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3_comp/O
                         net (fo=16, routed)          1.396    21.509    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/DIC
    SLICE_X22Y37         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.574    20.253    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/WCLK
    SLICE_X22Y37         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMC/CLK
                         clock pessimism              0.129    20.382    
                         clock uncertainty           -0.265    20.118    
    SLICE_X22Y37         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    19.787    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         19.787    
                         arrival time                         -21.509    
  -------------------------------------------------------------------
                         slack                                 -1.722    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_30_32/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.401ns  (logic 4.623ns (25.122%)  route 13.778ns (74.878%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 20.163 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          0.973    19.099    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X51Y34         LUT3 (Prop_lut3_I0_O)        0.124    19.223 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7/O
                         net (fo=8, routed)           0.695    19.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.042 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_1/O
                         net (fo=16, routed)          1.364    21.406    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_30_32/DIA
    SLICE_X34Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_30_32/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.484    20.163    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_30_32/WCLK
    SLICE_X34Y21         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_30_32/RAMA/CLK
                         clock pessimism              0.129    20.292    
                         clock uncertainty           -0.265    20.028    
    SLICE_X34Y21         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.701    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_30_32/RAMA
  -------------------------------------------------------------------
                         required time                         19.701    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_39_41/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.365ns  (logic 4.623ns (25.171%)  route 13.743ns (74.829%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 20.159 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          0.952    19.078    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.124    19.202 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11/O
                         net (fo=23, routed)          0.799    20.001    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.125 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_1/O
                         net (fo=12, routed)          1.246    21.370    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_39_41/DIA
    SLICE_X42Y52         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_39_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.480    20.159    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_39_41/WCLK
    SLICE_X42Y52         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_39_41/RAMA/CLK
                         clock pessimism              0.115    20.274    
                         clock uncertainty           -0.265    20.009    
    SLICE_X42Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327    19.682    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_39_41/RAMA
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                         -21.370    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_36_38/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.388ns  (logic 4.623ns (25.140%)  route 13.765ns (74.860%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 20.174 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          0.952    19.078    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_3_0
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.124    19.202 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11/O
                         net (fo=23, routed)          0.853    20.054    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_30_32_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.124    20.178 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_3/O
                         net (fo=15, routed)          1.214    21.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_36_38/DIC
    SLICE_X36Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_36_38/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.495    20.174    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_36_38/WCLK
    SLICE_X36Y46         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_36_38/RAMC/CLK
                         clock pessimism              0.129    20.303    
                         clock uncertainty           -0.265    20.039    
    SLICE_X36Y46         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    19.708    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_36_38/RAMC
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -21.393    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.212ns  (logic 4.623ns (25.382%)  route 13.590ns (74.618%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 20.216 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          0.481    18.606    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124    18.730 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
                         net (fo=25, routed)          0.802    19.533    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    19.657 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_comp/O
                         net (fo=172, routed)         1.561    21.217    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/WE
    SLICE_X54Y50         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.537    20.216    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/WCLK
    SLICE_X54Y50         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMA/CLK
                         clock pessimism              0.115    20.331    
                         clock uncertainty           -0.265    20.066    
    SLICE_X54Y50         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.528    19.538    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                         -21.217    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.212ns  (logic 4.623ns (25.382%)  route 13.590ns (74.618%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 20.216 - 17.500 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.711     3.005    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X61Y25         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     3.461 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
                         net (fo=4, routed)           0.860     4.321    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.445 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=5, routed)           0.341     4.786    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.910 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
                         net (fo=23, routed)          0.908     5.818    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     5.942 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire/O
                         net (fo=39, routed)          1.465     7.407    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/ADDRA0
    SLICE_X62Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.531 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/RAMA_D1/O
                         net (fo=7, routed)           1.305     8.836    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out2[7]
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.436     9.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.520 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.520    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.918 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.918    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.032    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.260 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=1, routed)           0.314    10.574    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.313    10.887 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.388    11.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    11.398 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp/O
                         net (fo=1, routed)           0.572    11.970    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.094 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
                         net (fo=12, routed)          0.193    12.288    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.412 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=160, routed)         1.573    13.984    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/A1
    SLICE_X50Y22         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.288    14.272 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.272    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    14.519 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.519    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    14.617 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/F8/O
                         net (fo=2, routed)           0.819    15.436    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.319    15.755 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
                         net (fo=1, routed)           0.638    16.393    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17/O
                         net (fo=1, routed)           0.000    16.517    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_4[0]
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.067 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.934    18.002    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/CO[0]
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    18.126 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4/O
                         net (fo=75, routed)          0.481    18.606    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124    18.730 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
                         net (fo=25, routed)          0.802    19.533    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    19.657 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_comp/O
                         net (fo=172, routed)         1.561    21.217    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/WE
    SLICE_X54Y50         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.537    20.216    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/WCLK
    SLICE_X54Y50         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMB/CLK
                         clock pessimism              0.115    20.331    
                         clock uncertainty           -0.265    20.066    
    SLICE_X54Y50         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.528    19.538    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                         -21.217    
  -------------------------------------------------------------------
                         slack                                 -1.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y61         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/Q
                         net (fo=1, routed)           0.107     1.157    design_2_i/bram_0/U0/bram_wrdata_a[24]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.882     1.248    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.965    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.120    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y60         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.108     1.158    design_2_i/bram_0/U0/bram_wrdata_a[18]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.882     1.248    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.965    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.120    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMS32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMS32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.574     0.910    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=53, routed)          0.157     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD3
    SLICE_X30Y61         RAMS32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.842     1.208    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y61         RAMS32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.163    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X59Y66    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X59Y66    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X60Y66    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X60Y68    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X30Y29    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X30Y29    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X30Y29    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y49    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y49    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y22    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y22    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y22    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y22    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_8_8/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X30Y29    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y37    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_45_47/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X26Y39    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_48_50/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X30Y29    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X30Y29    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X30Y29    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y30    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.580ns (5.675%)  route 9.641ns (94.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.361    13.222    design_2_i/cpu_0/U0/reset_in
    SLICE_X64Y30         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X64Y30         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[28]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X64Y30         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.580ns (5.675%)  route 9.641ns (94.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.361    13.222    design_2_i/cpu_0/U0/reset_in
    SLICE_X64Y30         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X64Y30         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[29]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X64Y30         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.221ns  (logic 0.580ns (5.675%)  route 9.641ns (94.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.361    13.222    design_2_i/cpu_0/U0/reset_in
    SLICE_X64Y30         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X64Y30         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[30]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X64Y30         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    13.118    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[21]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    13.118    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[22]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    13.118    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[23]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 0.580ns (5.733%)  route 9.537ns (94.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.257    13.118    design_2_i/cpu_0/U0/reset_in
    SLICE_X70Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X70Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[24]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X70Y28         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.580ns (5.795%)  route 9.428ns (94.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.148    13.009    design_2_i/cpu_0/U0/reset_in
    SLICE_X68Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X68Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[17]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X68Y28         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.580ns (5.795%)  route 9.428ns (94.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.148    13.009    design_2_i/cpu_0/U0/reset_in
    SLICE_X68Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X68Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[19]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X68Y28         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 0.580ns (5.795%)  route 9.428ns (94.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 20.226 - 17.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.707     3.001    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y83         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=128, routed)         4.280     7.737    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     7.861 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/axi_rready_buff_i_1/O
                         net (fo=1087, routed)        5.148    13.009    design_2_i/cpu_0/U0/reset_in
    SLICE_X68Y28         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        1.546    20.226    design_2_i/cpu_0/U0/aclk
    SLICE_X68Y28         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[20]/C
                         clock pessimism              0.115    20.340    
                         clock uncertainty           -0.265    20.076    
    SLICE_X68Y28         FDCE (Recov_fdce_C_CLR)     -0.405    19.671    design_2_i/cpu_0/U0/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  6.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.611    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.611    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.611    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.611    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.611    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.190ns (27.664%)  route 0.497ns (72.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.328     1.611    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X75Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X75Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X75Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.616    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.616    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.616    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.190ns (27.490%)  route 0.501ns (72.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.589     0.924    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y46         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.169     1.235    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/Q[3]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.284 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=474, routed)         0.332     1.616    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X74Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6623, routed)        0.855     1.221    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X74Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.159     0.798    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.817    





