<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/altera_std_synchronizer_nocut.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/rnr_simple_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen0.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen3.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen4.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen5.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen6.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/lutlen7.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_divclk.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csb_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csb_common_module.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_mux2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbccomp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcegress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcingress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbebytecount.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbemstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/rnr_csbetrgt.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/mentor/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="modelsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/rnr_cxl_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/z1578a_mdx1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/maib_and_rnr.dv.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_hssi_dcm_rx_mapping.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_hssi_dcm_tx_mapping.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ial_rx_mapping.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ial_tx_mapping.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_csbb_gasket.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_arb_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_memche_priority_mux.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_memche_weight_counter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_io_tx_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_credit_allocation.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_priority_mux.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_tx_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_memcache_tx_wrapper_revb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_rx_tx_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_rx_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_tx_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_tx_dsk_m_gen_24_chnl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_tx_dsk_m_gen.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_rx_aib_deskew_datapipe.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_rx_aib_deskew_sm.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_rx_aib_deskew.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_std_synchronizer.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_reset_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_soft_logic_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_user_avmm_adapter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ptm_deser.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_d2h_data_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_credit_counter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_flow_err_detect.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_ehp2aib.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_comb_aib2ehp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_ehp2aib.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_full_aib2ehp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_data_shifter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_dvalid.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_generic.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_output_mux.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_seg_valids.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_dw_gen.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_sop_eop_handling.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_valid_shifter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_pack/rtl/rnr_cxl_ehp_pack_lut.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment_mux.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_segment.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_data_valids.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_2_handling.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_eop_dwpos.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_frame_aligner.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_eop.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_segment.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_sidebands.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_header_valid.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_segment_decoding.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/soft_wrapper/rnr_cxl_ehp/rnr_cxl_ehp_unpack/rtl/rnr_cxl_ehp_unpack_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen0.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen1.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen2.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen3.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen4.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen5.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen6.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/common/rtl/lutlen7.mif"
   type="MIF"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/intel_rtile_cxl_ast.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/altera_std_synchronizer_nocut.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/rnr_simple_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen0.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen3.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen4.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen5.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen6.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/lutlen7.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_divclk.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csb_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csb_common_module.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_mux2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbccomp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcegress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcingress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbebytecount.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbemstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/rnr_csbetrgt.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/synopsys/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="vcs, vcsmx">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/altera_std_synchronizer_nocut.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/rnr_simple_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen0.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen3.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen4.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen5.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen6.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/lutlen7.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_divclk.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csb_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csb_common_module.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_mux2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbccomp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcegress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcingress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbebytecount.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbemstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/rnr_csbetrgt.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="ncsim">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/altera_std_synchronizer_nocut.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/rnr_simple_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen0.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen3.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen4.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen5.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen6.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/lutlen7.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_divclk.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csb_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbcism.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbcport.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbebase.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csb_common_module.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_mux2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_com_syncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbccomp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcegress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csb_cfgif.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcingress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcinqueue.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbebytecount.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbehierinsert.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbemstrreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbemstr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/rnr_csbetrgt.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_ast_100/sim/aldec/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_ast_100"
   simulator="riviera">
  <include path="intel_rtile_cxl_ast_100/sim/rtile_cxl_settings.svh" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/rtile_cxl_ip.v"
   type="VERILOG"
   library="intel_rtile_cxl_top_150"
   hasInlineConfiguration="true" />
 <file
   path="altera_iopll_1931/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.vo"
   type="VERILOG"
   library="altera_iopll_1931" />
 <file
   path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_clkgen_pll.v"
   type="VERILOG"
   library="intel_rtile_cxl_top_150"
   hasInlineConfiguration="true" />
 <file
   path="altera_avalon_mm_bridge_2001/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_mm_bridge_2001_k2bg7dq.v"
   type="VERILOG"
   library="altera_avalon_mm_bridge_2001" />
 <file
   path="st_dc_fifo_1941/sim/intel_rtile_cxl_top_cxltyp3_ed_st_dc_fifo_1941_t2zlahy.v"
   type="VERILOG"
   library="st_dc_fifo_1941" />
 <file
   path="st_dc_fifo_1941/sim/altera_reset_synchronizer.v"
   type="SYSTEM_VERILOG"
   library="st_dc_fifo_1941" />
 <file
   path="st_dc_fifo_1941/sim/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="st_dc_fifo_1941" />
 <file
   path="st_dc_fifo_1941/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="st_dc_fifo_1941" />
 <file
   path="mm_ccb_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_4asniea.v"
   type="VERILOG"
   library="mm_ccb_1921"
   hasInlineConfiguration="true" />
 <file
   path="mm_ccb_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_st_dc_fifo_1921_wen3bsa.v"
   type="VERILOG"
   library="mm_ccb_1921"
   hasInlineConfiguration="true" />
 <file
   path="mm_ccb_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_mm_ccb_1921_lcsq4ni.v"
   type="VERILOG"
   library="mm_ccb_1921" />
 <file
   path="altera_merlin_master_translator_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_translator_191_g7h47bq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_slave_translator_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_master_agent_191_mpbm6tq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_slave_agent_191_ncfkfri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_sc_fifo_1931_fzgstwy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ev3gtfa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iz4kmqa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_iuteppq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ahdw3sa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_ga4uc2i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_wk3ga3a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_tyusa4a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_router_1921_yhoyeoq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_phez6qq.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_merlin_traffic_limiter_191/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_traffic_limiter_191_kcba44q.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_191" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1920" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ei5g6li.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1923"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_cqtay7y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tild7ga.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1923"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_burst_adapter_1923_wv5ldia.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_idnjcja.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_fvd2aaq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_okzu56a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ows5xlq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_tk6ryqa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_ifvxyrq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_kwikzwq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_yyrcbvy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_iz6m4ii.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_medrqry.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_f6766by.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_demultiplexer_1921_6pfw33y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_wkulxjq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_multiplexer_1921_thssqhi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7r6vdty.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_3f4yqhi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_q5moxay.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_7d3cali.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_dxcqefq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_merlin_width_adapter_1920_4t7ioqa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_width_adapter_1920" />
 <file
   path="altera_mm_interconnect_1920/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_mm_interconnect_1920_ujfwi7y.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="cxltyp3ddr_avmm_interconnect_100/sim/intel_rtile_cxl_top_cxltyp3_ed_cxltyp3ddr_avmm_interconnect_100_kentdoy.v"
   type="VERILOG"
   library="cxltyp3ddr_avmm_interconnect_100"
   hasInlineConfiguration="true" />
 <file
   path="intel_rtile_cxl_top_150/sim/avmm_interconnect.v"
   type="VERILOG"
   library="intel_rtile_cxl_top_150"
   hasInlineConfiguration="true" />
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_type3ddr_define.svh.iv"
   type="OTHER"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_image_version.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_rst_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_rst_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_set_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_async_set_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_bb_buf.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_buf.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_and.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_and_en.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_buf.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_div2.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_div2_reset.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_and.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_or.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_te.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_gate_te_rst_ss.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_inv.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_mux_2to1.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_mux_3to1.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_mux_4to1.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nand.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nand_en.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nor.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_nor_en.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_or.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_clk_or_en.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_rst.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_rstb.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_set.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_doublesync_setb.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_dq.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rst_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rst_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rstd_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_rstd_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_set_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_async_set_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rst_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rst_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rstd_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_rstd_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_set_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_en_set_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_ident.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_inv.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_async_rst.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_async_rst_set.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_async_set.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_mux_2to1.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_or2.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rst_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rst_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rstd_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_rstd_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_rst_latch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_set_rst_latch_p.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_triplesync.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ialtc_ctech_lib_triplesync_rst.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_avst_parser.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_avst_parser_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_avst_merger.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_avst_merger_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_credit_steal.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_credit_add.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_credit_add_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/csb2wire_cdc_bridge.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/csb2wire_status.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/custom_sb_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/csb2wire_adapter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/custom_PM_controller.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/custom_PM_Errinj.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/custom_PM_handler.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/custom_PM_response_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ccip_if_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_v12.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_cfg_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/gbl_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxlip_top_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/aibwrap_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ff.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ff_en.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ff_reset.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ff_en_reset.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/fair_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/buffer_alloc.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/buffer_alloc_minmax.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/buffer_alloc_topram.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/asc_module.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/prienc.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/tmp_tc_bbs_cfg_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/gram_sdp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/gram_sdp_be.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/gram_sdp_2clks.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/gram_sdp_2clks_re.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/gram_tdp.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/quad_ram.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ram_1r1w.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ram_2rw.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/nb_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/gfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/sbv_gfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/fabric_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_aib_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/aibsw_if_credits.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/egress_credit_handling.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/egress_credit_handling_data_fsm.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/egress_credit_handling_pushwrite_data_fsm.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/egress_credit_handling_fsm.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_divide_lpm_divide_1910_o22elqa.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_ingress_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_ingress_fifo_ord.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_ingress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_egress_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_egress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/pt_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/pt_m2sreq.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/dcc_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ucc_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/dfc_pkg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/devmem_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ddfc_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ddfc_dataflow.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ddfc_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/dfc_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/m2sq_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/perfmon_slice.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/perfmon_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_slice.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_fme_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_avmm_slave.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_mem_inter.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_divide.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_fme_memwrap.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_slice_memwrap.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_slice_wrap.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ram_if.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_mailbox.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_mailbox_cmd.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_mailbox_elog.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_fifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_cfg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ctech_or2_gen.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_bidir.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/dpram_inf.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_dpram_vcd.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_dp_ram.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_read_ptr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_reset_sync.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_status_unit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_sym.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_synch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_syncore_ram.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_vector_extender.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_vector_reducer.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd_write_ptr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_a_mfc_trans_gate.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_a_m_rdy_msk.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_a_tfc_trans_gate.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_a_t_rdy_msk.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_a_arbiter.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_aunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_devreset.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cxpgst_sharedtimer.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_strobe_generator.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ckunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ram2r2w144x128.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtprs.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D256.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D224.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D192.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D160.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D128.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D96.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D64.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_CRC32_D32.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gto_ecrc.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtoqc.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtmfcmcu.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtmfctcu.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gt_mctp_errtrk.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gt_mctp_seqtrk.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtihdrchk.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gterrlog.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtfc.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gti.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gticpctl.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtidq.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtihq.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtiqc.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtm.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gto.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtopf.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtsideq.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gt_hiperrlog.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_data_comp.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_generator1.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_generator2.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_errorlog.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_target_bytecntrs.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_master_bytecntrs.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_errindicator.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_gunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_new_dualportram.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_dbgport.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_dmi.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_iointf.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_lunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pm.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_straps.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_triggers.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ltrcomp.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_l1subunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ltr_tc_cntr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ltr_cntr_wr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ltr_reg.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ltr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tcmon_reg.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tcmon.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ts_comp.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_jtimestamp.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_junit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_build_version.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_glb_regs_2_rdl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_regs_2_rdl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_regs_2_rdl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pptm.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_psbmpmmsgctrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ctrl_stat_regs.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pcfgrdrdy.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pcfgread_rdl.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pcfgwrite_rdl.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pcorr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pdecode.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_p_mc_multiply.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pexpbyten.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pfatal.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pnonfatal.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_prdycntrl.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_psbmstrctrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_psbrspstrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pmirror.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_pintr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_punit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_qmgeneralpurpose.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_qmvectormachine.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_qmunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_qtgpslicer.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_qtslicer.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_qtqueues.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_qsunit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_phub.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ppgtran.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cmb_avmm_slave.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cmb_avmm_master.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_core.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb2avst_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_side.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_hdr_data_fifos.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_crd_type.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_crd_lmt.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tx_side.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tx_hdr_data_fifos.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tx_crd_lmt.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_hdr_decode.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cmb2avst_avmm_slave.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_ltssm_logger.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_crd_check.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_rdl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_cfg.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_dp_ram.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_read_ptr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_reset_sync.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_status_unit.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_sym.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_synch.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_syncore_ram.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd_write_ptr.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_core_fifos.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_rx_data_fifos.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tx_core_crd.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tx_core_fifos.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tx_burst_mode.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_tx_data_fifos.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_cdc.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_afifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_cfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_dfifo.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_delay_data.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_rx_egress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_rx_ingress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_tx.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_aibsw_if_ingress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_slice_dcd.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/bbs_slice_fr_dcd.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/aibsw_if_fr_credits.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_aibsw_if_egress.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_ready_delay.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_aibsw_if_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_clk_rst_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_rst_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_fifo_vcd.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_io_core0_fifo_vcd.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_io_shim_fifo_vcd.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_memexp_sip_bbs_fifo_vcd.v"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="intel_rtile_cxl_top_150/sim/cxl_ip_top.sv"
   type="SYSTEM_VERILOG"
   library="intel_rtile_cxl_top_150">
  <include path="intel_rtile_cxl_top_150/sim/rnr_cxl_soft_ip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rnr_ial_sip_intf.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_pkg_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_global_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_rdl_assigns.svh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_struct_ports.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cxp_flopmacro.vm.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pld_if.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_tlp_enum.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_straps_core.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_gtunit_struct.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_glb_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_0_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_1_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_2_xtra_logic.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf0_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_pf1_rdl_assigns.svh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_adapter_cfg_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf0_pkg.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_pkg_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_pkg.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/cxl_io_cmb_pf1_struct_ports.vh.iv" />
  <include
     path="intel_rtile_cxl_top_150/sim/cxl_io_rtlgen_include_cmb_adapter.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_latest.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/rtlgen_include_v12.vh.iv" />
  <include path="intel_rtile_cxl_top_150/sim/ial_tc_bbs_reg_macros.vh.iv" />
 </file>
 <file
   path="sim/intel_rtile_cxl_top_cxltyp3_ed.v"
   type="VERILOG"
   library="intel_rtile_cxl_top_cxltyp3_ed"
   hasInlineConfiguration="true" />
 <topLevel name="intel_rtile_cxl_top_cxltyp3_ed.intel_rtile_cxl_top_cxltyp3_ed" />
 <deviceFamily name="agilex" />
 <device name="AGIB027R29A1E2VR3" />
</simPackage>
