{"vcs1":{"timestamp_begin":1680276559.938742600, "rt":0.95, "ut":0.30, "st":0.14}}
{"vcselab":{"timestamp_begin":1680276560.920358571, "rt":1.46, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1680276562.397564087, "rt":0.51, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680276559.654929140}
{"VCS_COMP_START_TIME": 1680276559.654929140}
{"VCS_COMP_END_TIME": 1680276563.969768080}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 341108}}
{"stitch_vcselab": {"peak_mem": 239088}}
