set_max_delay 4.0 -from clk2 -rise_from pin2 -fall_from clk* -to pin* -ignore_clock_latency -probe -reset_path
