-------------------------------------------------------------------------------
Questa PropCheck Version 2019.2_1 linux_x86_64 18 May 2019
-------------------------------------------------------------------------------
Report Generated               : Fri Dec 23 22:10:51 2022
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \ 
	-init qs_files/core.init \ 
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk : PN


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Unconstrained        <none>               -            'caddr'
Unconstrained        <none>               -            'cin'
Clock                <n/a>                -            'clk'
Unconstrained        <none>               -            'cload'
Unconstrained        <none>               -            'din'
Unconstrained        <none>               -            'rstn'
Unconstrained        <none>               -            'start'
Unconstrained        <none>               -            'valid_in'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock clk
$default_input_value 0
rstn = 1'b1
##
rstn = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (1)
-------------------------------------------------------------------------------
start_assume
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (39)
-------------------------------------------------------------------------------
ai_b_never_x
ai_x_never_x
alu_fir_reset
alu_inst.accuracy_0
alu_inst.accuracy_1
alu_inst.overflow_sum
alu_inst.x_b_never_x
alu_overflow_msb
alu_y_enabled
ao_never_x
cmem_w_inst.address_in_range_1
cmem_w_inst.address_known_1
cmem_w_inst.data_known_1
control_signal1
control_signal2
control_signal3
control_signal4
fifo_inst.check_fifo_full
fifo_inst.check_rst_raddr
fifo_inst.check_rst_rdata
fifo_inst.fifo_cover_0
fifo_inst.fifo_cover_1
fifo_inst.fifo_cover_2
fifo_inst.rdata_never_x
result_cycle_1
state0
state0_1
state0_2
state0_3
state1
state2
state3
state_cycle0
state_cycle1
state_cycle2
state_sequence0
state_sequence1
state_sequence2
state_sequence3
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  75 registers (100.0% of 75 in sequential fanin of properties)
-------------------------------------------------------------------------------
  clk1 (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/core.sv, Line 13) 1'bx
  clk1_counter (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/core.sv, Line 14) 28'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  clk1_delay (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/core.sv, Line 87) 1'bx
  clk1_delay_meta (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/core.sv, Line 86) 1'bx
  cmem_w_inst.cmem_inst.NOT_A (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/CMEM.sv, Line 101) 6'bxxxxxx
  cmem_w_inst.cmem_inst.NOT_D (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/CMEM.sv, Line 118) 16'bxxxxxxxxxxxxxxxx
  curr_state (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/core.sv, Line 44) 2'bxx
  fifo_inst.read_addr (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/fifo_shift_reg.sv, Line 16) 6'bxxxxxx
  fifo_inst.reg_file (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/fifo_shift_reg.sv, Line 15) 16'bXXXXXXXXXXXXXXXX
  i_inst.Q_INT (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/counter.sv, Line 7) 6'bxxxxxx
  n_inst.Q_INT (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/counter.sv, Line 7) 14'bxxxxxxxxxxxxxx
  y_n.Q_INT (File /user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/REG_N.sv, Line 7) 
    41'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 75 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                   54
  DUT Input Bits                     18
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                      36
State Bits                         1391
  Counter State Bits                 48
  RAM State Bits                   1024
  Register State Bits                52
  Property State Bits               267
Logic Gates                        4790
  Design Gates                     4314
  Property Gates                    476
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (32)
-------------------------------------------------------------------------------
ai_b_never_x
ai_x_never_x
alu_fir_reset
alu_inst.accuracy_0
alu_inst.accuracy_1
alu_inst.overflow_sum
alu_inst.x_b_never_x
alu_y_enabled
ao_never_x
cmem_w_inst.address_in_range_1
cmem_w_inst.address_known_1
cmem_w_inst.data_known_1
control_signal1
control_signal2
control_signal3
control_signal4
fifo_inst.rdata_never_x
result_cycle_1
state0
state0_1
state0_2
state0_3
state1
state2
state3
state_cycle0
state_cycle1
state_cycle2
state_sequence0
state_sequence1
state_sequence2
state_sequence3
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired with Warnings (4)
-------------------------------------------------------------------------------
alu_overflow_msb
fifo_inst.check_fifo_full
fifo_inst.check_rst_raddr
fifo_inst.check_rst_rdata
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Covered (2)
-------------------------------------------------------------------------------
fifo_inst.fifo_cover_1
fifo_inst.fifo_cover_2
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Uncoverable (1)
-------------------------------------------------------------------------------
fifo_inst.fifo_cover_0
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
Target:  result_cycle_1
		start_assume
Target:  state0_2
		start_assume
Target:  state_cycle1
		start_assume
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (6)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
          200    1  alu_overflow_msb
        10300  102  fifo_inst.check_fifo_full
          150    1  fifo_inst.check_rst_raddr
          150    1  fifo_inst.check_rst_rdata
          150    1  fifo_inst.fifo_cover_1
          150    1  fifo_inst.fifo_cover_2
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                             5
102 cycles                            1
---------------------------------------
Total                                 6
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        7 |      22        0       0       0 |       5        0      20       0
       10 |       8        0       0       0 |       1        0       7       0
       12 |       3        0       0       0 |       0        0       0       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               1
Proven                               32
Covered                               2
Inconclusive                          0
Fired                                 4
  Fired with Warning                  4
Uncoverable                           1
---------------------------------------
Total                                40
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                      13 s 
-------- Orchestration Process --------
----------- remote02:32242 ------------
CPU Time                           1 s 
Peak Memory                      0.4 GB
---------- Engine Processes -----------
----------- remote02:32250 ------------
CPU Time                          13 s 
Peak Memory                      0.5 GB
CPU Utilization                  100 % 
----------- remote02:32255 ------------
CPU Time                          13 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
----------- remote02:32257 ------------
CPU Time                          13 s 
Peak Memory                      0.2 GB
CPU Utilization                  100 % 
----------- remote02:32260 ------------
CPU Time                          13 s 
Peak Memory                      0.2 GB
CPU Utilization                  100 % 
---------------------------------------

