###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       233847   # Number of WRITE/WRITEP commands
num_reads_done                 =       929061   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       687533   # Number of read row buffer hits
num_read_cmds                  =       929061   # Number of READ/READP commands
num_writes_done                =       233856   # Number of read requests issued
num_write_row_hits             =       177017   # Number of write row buffer hits
num_act_cmds                   =       300069   # Number of ACT commands
num_pre_cmds                   =       300039   # Number of PRE commands
num_ondemand_pres              =       275507   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9523507   # Cyles of rank active rank.0
rank_active_cycles.1           =      9298169   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       476493   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       701831   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1107110   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16580   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5824   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1276   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1322   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1738   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1832   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2998   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2079   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          644   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21528   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          257   # Write cmd latency (cycles)
write_latency[40-59]           =          306   # Write cmd latency (cycles)
write_latency[60-79]           =          522   # Write cmd latency (cycles)
write_latency[80-99]           =         1118   # Write cmd latency (cycles)
write_latency[100-119]         =         2071   # Write cmd latency (cycles)
write_latency[120-139]         =         3593   # Write cmd latency (cycles)
write_latency[140-159]         =         5053   # Write cmd latency (cycles)
write_latency[160-179]         =         6384   # Write cmd latency (cycles)
write_latency[180-199]         =         7541   # Write cmd latency (cycles)
write_latency[200-]            =       206980   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       290477   # Read request latency (cycles)
read_latency[40-59]            =        99885   # Read request latency (cycles)
read_latency[60-79]            =       128031   # Read request latency (cycles)
read_latency[80-99]            =        65186   # Read request latency (cycles)
read_latency[100-119]          =        49962   # Read request latency (cycles)
read_latency[120-139]          =        41362   # Read request latency (cycles)
read_latency[140-159]          =        29139   # Read request latency (cycles)
read_latency[160-179]          =        23159   # Read request latency (cycles)
read_latency[180-199]          =        19138   # Read request latency (cycles)
read_latency[200-]             =       182717   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.16736e+09   # Write energy
read_energy                    =  3.74597e+09   # Read energy
act_energy                     =  8.20989e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.28717e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.36879e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94267e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80206e+09   # Active standby energy rank.1
average_read_latency           =      153.083   # Average read request latency (cycles)
average_interarrival           =      8.59893   # Average request interarrival latency (cycles)
total_energy                   =  1.87493e+10   # Total energy (pJ)
average_power                  =      1874.93   # Average power (mW)
average_bandwidth              =      9.92356   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       250914   # Number of WRITE/WRITEP commands
num_reads_done                 =       919303   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       676333   # Number of read row buffer hits
num_read_cmds                  =       919301   # Number of READ/READP commands
num_writes_done                =       250919   # Number of read requests issued
num_write_row_hits             =       186246   # Number of write row buffer hits
num_act_cmds                   =       309354   # Number of ACT commands
num_pre_cmds                   =       309322   # Number of PRE commands
num_ondemand_pres              =       284306   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9398603   # Cyles of rank active rank.0
rank_active_cycles.1           =      9379589   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       601397   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       620411   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1113650   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17425   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5736   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1272   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1340   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1706   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1909   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3056   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2046   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          590   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21495   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          327   # Write cmd latency (cycles)
write_latency[40-59]           =          405   # Write cmd latency (cycles)
write_latency[60-79]           =          748   # Write cmd latency (cycles)
write_latency[80-99]           =         1510   # Write cmd latency (cycles)
write_latency[100-119]         =         2577   # Write cmd latency (cycles)
write_latency[120-139]         =         4338   # Write cmd latency (cycles)
write_latency[140-159]         =         6352   # Write cmd latency (cycles)
write_latency[160-179]         =         8026   # Write cmd latency (cycles)
write_latency[180-199]         =         9327   # Write cmd latency (cycles)
write_latency[200-]            =       217282   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       288301   # Read request latency (cycles)
read_latency[40-59]            =        99557   # Read request latency (cycles)
read_latency[60-79]            =       134505   # Read request latency (cycles)
read_latency[80-99]            =        66144   # Read request latency (cycles)
read_latency[100-119]          =        49999   # Read request latency (cycles)
read_latency[120-139]          =        40827   # Read request latency (cycles)
read_latency[140-159]          =        27454   # Read request latency (cycles)
read_latency[160-179]          =        22096   # Read request latency (cycles)
read_latency[180-199]          =        17609   # Read request latency (cycles)
read_latency[200-]             =       172807   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.25256e+09   # Write energy
read_energy                    =  3.70662e+09   # Read energy
act_energy                     =  8.46393e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88671e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.97797e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86473e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85286e+09   # Active standby energy rank.1
average_read_latency           =      145.796   # Average read request latency (cycles)
average_interarrival           =      8.54534   # Average request interarrival latency (cycles)
total_energy                   =  1.88143e+10   # Total energy (pJ)
average_power                  =      1881.43   # Average power (mW)
average_bandwidth              =      9.98589   # Average bandwidth
