
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-SP1-2
Install: C:\lscc\radiant\2023.2\synpbase
OS: Windows 10 or later
Hostname: FOXXPS15

Implementation : impl_1
Synopsys HDL compiler and linker, Version comp202303synp1, Build 300R, Built Mar  7 2024 08:13:58, @

Modified Files: 4
FID:  path (prevtimestamp, timestamp)
0        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59)
4        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17)
59       C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33)
57       C:\Users\javos\workspace\DualCore\reginit.bin (2024-06-27 16:16:46, 2024-06-27 16:44:02)

*******************************************************************
Modules that may have changed as a result of file changes: 250
MID:  lib.cell.view
0        work.DualCore.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
1        work.ahbl0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
2        work.ahbl0_ipgen_lscc_ahbl_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
3        work.ahbl0_ipgen_lscc_ahbl_arbmux.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
4        work.ahbl0_ipgen_lscc_ahbl_bus.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
5        work.ahbl0_ipgen_lscc_ahbl_crossbar.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
6        work.ahbl0_ipgen_lscc_ahbl_decoder.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
7        work.ahbl0_ipgen_lscc_ahbl_decoder_comp.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
8        work.ahbl0_ipgen_lscc_ahbl_decoder_prim.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
9        work.ahbl0_ipgen_lscc_ahbl_default_slv.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
10       work.ahbl0_ipgen_lscc_ahbl_fair_arb.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
11       work.ahbl0_ipgen_lscc_ahbl_input_stage.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
12       work.ahbl0_ipgen_lscc_ahbl_interconnect.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
13       work.ahbl0_ipgen_lscc_ahbl_multiplexor.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
14       work.ahbl0_ipgen_lscc_ahbl_prio_arb.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
176      work.ahbl1.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
177      work.ahbl1_ipgen_lscc_ahbl_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
178      work.ahbl1_ipgen_lscc_ahbl_arbmux.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
179      work.ahbl1_ipgen_lscc_ahbl_bus.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
180      work.ahbl1_ipgen_lscc_ahbl_crossbar.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
181      work.ahbl1_ipgen_lscc_ahbl_decoder.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
182      work.ahbl1_ipgen_lscc_ahbl_decoder_comp.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
183      work.ahbl1_ipgen_lscc_ahbl_decoder_prim.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
184      work.ahbl1_ipgen_lscc_ahbl_default_slv.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
185      work.ahbl1_ipgen_lscc_ahbl_fair_arb.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
186      work.ahbl1_ipgen_lscc_ahbl_input_stage.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
187      work.ahbl1_ipgen_lscc_ahbl_interconnect.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
188      work.ahbl1_ipgen_lscc_ahbl_multiplexor.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
189      work.ahbl1_ipgen_lscc_ahbl_prio_arb.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
244      work.ahbl2abp1.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
245      work.ahbl2abp1_ipgen_lscc_ahbl2apb.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
15       work.ahbl2apb0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
16       work.ahbl2apb0_ipgen_lscc_ahbl2apb.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
17       work.apb0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
18       work.apb0_ipgen_lscc_apb_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
19       work.apb0_ipgen_lscc_apb_arbmux.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
20       work.apb0_ipgen_lscc_apb_bus.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
21       work.apb0_ipgen_lscc_apb_crossbar.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
22       work.apb0_ipgen_lscc_apb_decoder.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
23       work.apb0_ipgen_lscc_apb_decoder_comp.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
24       work.apb0_ipgen_lscc_apb_decoder_prim.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
25       work.apb0_ipgen_lscc_apb_interconnect.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
26       work.apb0_ipgen_lscc_apb_multiplexor.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
27       work.apb0_ipgen_lscc_apb_prio_arb.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
28       work.apb0_ipgen_lscc_apb_thermo_mask.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
29       work.cpu0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
30       work.cpu0_ipgen_BufferCC_1_.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
31       work.cpu0_ipgen_DataCache_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
32       work.cpu0_ipgen_DataCache_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
33       work.cpu0_ipgen_DataCache_Cache_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
34       work.cpu0_ipgen_DataCache_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
35       work.cpu0_ipgen_DataCache_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
36       work.cpu0_ipgen_DataCache_Cache_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
37       work.cpu0_ipgen_FlowCCByToggle.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
38       work.cpu0_ipgen_InstructionCache_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
39       work.cpu0_ipgen_InstructionCache_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
40       work.cpu0_ipgen_InstructionCache_Cache_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
41       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
42       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
43       work.cpu0_ipgen_InstructionCache_Cache_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
44       work.cpu0_ipgen_JtagBridge.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
45       work.cpu0_ipgen_Riscv_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
46       work.cpu0_ipgen_Riscv_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
47       work.cpu0_ipgen_Riscv_Cache_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
48       work.cpu0_ipgen_Riscv_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
49       work.cpu0_ipgen_Riscv_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
50       work.cpu0_ipgen_Riscv_Cache_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
51       work.cpu0_ipgen_Riscv_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
52       work.cpu0_ipgen_Riscv_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
53       work.cpu0_ipgen_Riscv_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
54       work.cpu0_ipgen_Riscv_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
55       work.cpu0_ipgen_Riscv_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
56       work.cpu0_ipgen_Riscv_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
57       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
58       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
59       work.cpu0_ipgen_StreamFifoLowLatency_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
60       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
61       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
62       work.cpu0_ipgen_StreamFifoLowLatency_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
63       work.cpu0_ipgen_SystemDebugger.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
64       work.cpu0_ipgen_d_ff_plain_rst_t.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
65       work.cpu0_ipgen_d_ff_plain_rst_we_t.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
66       work.cpu0_ipgen_lscc_cpu_ahbl_mux.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
67       work.cpu0_ipgen_pic.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
68       work.cpu0_ipgen_riscvsmall.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
69       work.cpu0_ipgen_timer_32.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
70       work.cpu0_ipgen_vex_debug.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
71       work.cpu0_ipgen_vex_jtag_bridge.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
190      work.cpu1.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
191      work.cpu1_ipgen_BufferCC_1_.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
192      work.cpu1_ipgen_DataCache_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
193      work.cpu1_ipgen_DataCache_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
194      work.cpu1_ipgen_DataCache_Cache_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
195      work.cpu1_ipgen_DataCache_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
196      work.cpu1_ipgen_DataCache_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
197      work.cpu1_ipgen_DataCache_Cache_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
198      work.cpu1_ipgen_FlowCCByToggle.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
199      work.cpu1_ipgen_InstructionCache_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
200      work.cpu1_ipgen_InstructionCache_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
201      work.cpu1_ipgen_InstructionCache_Cache_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
202      work.cpu1_ipgen_InstructionCache_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
203      work.cpu1_ipgen_InstructionCache_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
204      work.cpu1_ipgen_InstructionCache_Cache_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
205      work.cpu1_ipgen_JtagBridge.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
206      work.cpu1_ipgen_Riscv_Cache_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
207      work.cpu1_ipgen_Riscv_Cache_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
208      work.cpu1_ipgen_Riscv_Cache_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
209      work.cpu1_ipgen_Riscv_Cache_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
210      work.cpu1_ipgen_Riscv_Cache_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
211      work.cpu1_ipgen_Riscv_Cache_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
212      work.cpu1_ipgen_Riscv_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
213      work.cpu1_ipgen_Riscv_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
214      work.cpu1_ipgen_Riscv_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
215      work.cpu1_ipgen_Riscv_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
216      work.cpu1_ipgen_Riscv_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
217      work.cpu1_ipgen_Riscv_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
218      work.cpu1_ipgen_StreamFifoLowLatency_Dbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
219      work.cpu1_ipgen_StreamFifoLowLatency_Dbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
220      work.cpu1_ipgen_StreamFifoLowLatency_Dbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
221      work.cpu1_ipgen_StreamFifoLowLatency_NoDbg_I.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
222      work.cpu1_ipgen_StreamFifoLowLatency_NoDbg_IC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
223      work.cpu1_ipgen_StreamFifoLowLatency_NoDbg_IMAC.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
224      work.cpu1_ipgen_SystemDebugger.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
225      work.cpu1_ipgen_d_ff_plain_rst_t.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
226      work.cpu1_ipgen_d_ff_plain_rst_we_t.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
227      work.cpu1_ipgen_lscc_cpu_ahbl_mux.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
228      work.cpu1_ipgen_pic.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
229      work.cpu1_ipgen_riscvsmall.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
230      work.cpu1_ipgen_timer_32.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
231      work.cpu1_ipgen_vex_debug.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
232      work.cpu1_ipgen_vex_jtag_bridge.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
72       work.dualport.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
73       work.dualport_ipgen_lscc_ahblmem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
74       work.dualport_ipgen_lscc_ahblmem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
75       work.dualport_ipgen_lscc_axi4mem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
76       work.dualport_ipgen_lscc_axi4mem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
77       work.dualport_ipgen_lscc_axi4stream_rx.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
78       work.dualport_ipgen_lscc_fifo_streamer.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
79       work.dualport_ipgen_lscc_lram_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
80       work.dualport_ipgen_lscc_mem.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
81       work.dualport_ipgen_lscc_smem_lram.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
82       work.dualport_ipgen_lscc_sys_mem.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
83       work.gpio0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
84       work.gpio0_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
85       work.gpio0_ipgen_lscc_gpio.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
86       work.gpio0_ipgen_lscc_gpio_lmmi.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
246      work.gpio1.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
247      work.gpio1_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
248      work.gpio1_ipgen_lscc_gpio.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
249      work.gpio1_ipgen_lscc_gpio_lmmi.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
87       work.lscc_add_sub.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
88       work.lscc_adder.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
89       work.lscc_cntr.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
90       work.lscc_complex_mult.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
91       work.lscc_distributed_dpram.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
92       work.lscc_distributed_rom.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
93       work.lscc_distributed_spram.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
94       work.lscc_fifo.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
95       work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
96       work.lscc_fifo_dc_fwft_fabric.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
97       work.lscc_fifo_dc_hw_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
98       work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
99       work.lscc_fifo_fwft_fabric.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
100      work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
101      work.lscc_fifo_main.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
102      work.lscc_fifo_mem.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
103      work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
104      work.lscc_fifo_mem_main.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
105      work.lscc_hard_fifo.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
106      work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
107      work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (module definition)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
108      work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
109      work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
110      work.lscc_multiplier.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
111      work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
112      work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
113      work.lscc_ram_dp.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
114      work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
115      work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
116      work.lscc_ram_dp_true.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (module definition)
117      work.lscc_ram_dp_true_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (module definition)
118      work.lscc_ram_dp_true_inst.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (module definition)
119      work.lscc_ram_dp_true_main.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (module definition)
120      work.lscc_ram_dq.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
121      work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
122      work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
123      work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
124      work.lscc_rom.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
125      work.lscc_rom_inst.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
126      work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
127      work.lscc_shift_register.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
128      work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
129      work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
130      work.lscc_subtractor.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
131      work.lscc_write_through.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (module definition)
132      work.osc0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
133      work.osc0_ipgen_lscc_osc.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
134      work.pll0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
135      work.pll0_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
136      work.pll0_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
137      work.pmi_add.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
138      work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
139      work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
140      work.pmi_counter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
141      work.pmi_distributed_dpram.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
142      work.pmi_distributed_rom.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
143      work.pmi_distributed_shift_reg.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
144      work.pmi_distributed_spram.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
145      work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
146      work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
147      work.pmi_mac.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
148      work.pmi_mult.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
149      work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
150      work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
151      work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
152      work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (module definition)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
153      work.pmi_ram_dp_true.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
154      work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
155      work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
156      work.pmi_rom.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
157      work.pmi_sub.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v (2024-06-27 16:16:09, 2024-06-27 16:40:17) <-- (may instantiate this module)
                        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v (2024-06-27 16:16:33, 2024-06-27 16:40:33) <-- (may instantiate this module)
158      work.sysmem0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
159      work.sysmem0_ipgen_lscc_ahblmem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
160      work.sysmem0_ipgen_lscc_ahblmem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
161      work.sysmem0_ipgen_lscc_axi4mem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
162      work.sysmem0_ipgen_lscc_axi4mem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
163      work.sysmem0_ipgen_lscc_axi4stream_rx.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
164      work.sysmem0_ipgen_lscc_fifo_streamer.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
165      work.sysmem0_ipgen_lscc_lram_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
166      work.sysmem0_ipgen_lscc_mem.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
167      work.sysmem0_ipgen_lscc_smem_lram.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
168      work.sysmem0_ipgen_lscc_sys_mem.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
233      work.sysmem1.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
234      work.sysmem1_ipgen_lscc_ahblmem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
235      work.sysmem1_ipgen_lscc_ahblmem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
236      work.sysmem1_ipgen_lscc_axi4mem_arbiter.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
237      work.sysmem1_ipgen_lscc_axi4mem_subordinate.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
238      work.sysmem1_ipgen_lscc_axi4stream_rx.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
239      work.sysmem1_ipgen_lscc_fifo_streamer.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
240      work.sysmem1_ipgen_lscc_lram_core.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
241      work.sysmem1_ipgen_lscc_mem.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
242      work.sysmem1_ipgen_lscc_smem_lram.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
243      work.sysmem1_ipgen_lscc_sys_mem.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
169      work.uart0.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
170      work.uart0_ipgen_lscc_uart.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
171      work.uart0_ipgen_lscc_uart_intface.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
172      work.uart0_ipgen_lscc_uart_rxcver.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
173      work.uart0_ipgen_lscc_uart_rxcver_fifo.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
174      work.uart0_ipgen_lscc_uart_txcver_fifo.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)
175      work.uart0_ipgen_lscc_uart_txmitt.verilog may have changed because the following files changed:
                        C:\Users\javos\workspace\DualCore\DualCore\DualCore.v (2024-06-27 16:16:44, 2024-06-27 16:43:59) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 59
FID:  path (timestamp)
1        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0.v (2024-06-27 11:00:09)
58       C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\cpu1\2.5.0\rtl\cpu1.v (2024-06-27 12:35:36)
2        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v (2024-06-27 12:39:45)
3        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v (2023-05-22 07:48:10)
61       C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\gpio1\1.6.2\rtl\gpio1.v (2024-06-27 14:46:54)
5        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v (2024-06-27 11:00:24)
6        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v (2024-06-27 11:02:20)
60       C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl1\1.3.0\rtl\ahbl1.v (2024-06-27 14:39:26)
62       C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl2abp1\1.1.0\rtl\ahbl2abp1.v (2024-06-27 14:39:04)
7        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v (2023-05-22 07:48:19)
8        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\apb0\1.2.0\rtl\apb0.v (2023-05-22 07:48:21)
9        C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v (2024-06-27 11:00:20)
10       C:\Users\javos\workspace\DualCore\DualCore\lib\latticesemi.com\module\pll0\1.8.0\rtl\pll0.v (2024-06-27 11:00:16)
11       C:\lscc\radiant\2023.2\ip\pmi\../avant/fifo/rtl/lscc_fifo.v (2024-02-08 06:44:28)
12       C:\lscc\radiant\2023.2\ip\pmi\../avant/fifo_dc/rtl/lscc_fifo_dc.v (2024-02-08 06:45:03)
13       C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp/rtl/lscc_ram_dp.v (2024-01-18 08:49:38)
14       C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dp_true/rtl/lscc_ram_dp_true.v (2024-01-18 08:50:45)
15       C:\lscc\radiant\2023.2\ip\pmi\../avant/ram_dq/rtl/lscc_ram_dq.v (2024-01-18 08:51:06)
16       C:\lscc\radiant\2023.2\ip\pmi\../avant/rom/rtl/lscc_rom.v (2024-01-18 08:51:27)
17       C:\lscc\radiant\2023.2\ip\pmi\../common/adder/rtl/lscc_adder.v (2023-05-23 02:53:03)
18       C:\lscc\radiant\2023.2\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2023-05-08 04:30:52)
19       C:\lscc\radiant\2023.2\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2023-10-25 11:09:00)
20       C:\lscc\radiant\2023.2\ip\pmi\../common/counter/rtl/lscc_cntr.v (2019-08-05 09:41:47)
21       C:\lscc\radiant\2023.2\ip\pmi\../common/distributed_dpram/rtl/lscc_distributed_dpram.v (2023-09-18 08:20:57)
22       C:\lscc\radiant\2023.2\ip\pmi\../common/distributed_rom/rtl/lscc_distributed_rom.v (2023-09-18 08:21:20)
23       C:\lscc\radiant\2023.2\ip\pmi\../common/distributed_spram/rtl/lscc_distributed_spram.v (2023-09-18 08:21:44)
24       C:\lscc\radiant\2023.2\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2023-10-25 11:39:25)
25       C:\lscc\radiant\2023.2\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2023-10-25 11:44:01)
26       C:\lscc\radiant\2023.2\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2023-10-25 11:46:56)
27       C:\lscc\radiant\2023.2\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2023-10-25 11:49:49)
28       C:\lscc\radiant\2023.2\ip\pmi\../common/ram_shift_reg/rtl/lscc_shift_register.v (2023-09-18 08:37:22)
29       C:\lscc\radiant\2023.2\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 09:43:15)
30       C:\lscc\radiant\2023.2\ip\pmi\pmi_add.v (2019-07-11 01:12:46)
31       C:\lscc\radiant\2023.2\ip\pmi\pmi_addsub.v (2019-07-11 01:13:20)
32       C:\lscc\radiant\2023.2\ip\pmi\pmi_complex_mult.v (2019-07-11 01:14:03)
33       C:\lscc\radiant\2023.2\ip\pmi\pmi_counter.v (2019-07-11 01:14:35)
34       C:\lscc\radiant\2023.2\ip\pmi\pmi_distributed_dpram.v (2019-08-06 04:55:15)
35       C:\lscc\radiant\2023.2\ip\pmi\pmi_distributed_rom.v (2019-08-06 04:55:15)
36       C:\lscc\radiant\2023.2\ip\pmi\pmi_distributed_shift_reg.v (2022-10-18 10:05:48)
37       C:\lscc\radiant\2023.2\ip\pmi\pmi_distributed_spram.v (2019-08-06 04:55:15)
38       C:\lscc\radiant\2023.2\ip\pmi\pmi_fifo.v (2024-01-26 09:02:18)
39       C:\lscc\radiant\2023.2\ip\pmi\pmi_fifo_dc.v (2024-01-26 09:02:25)
40       C:\lscc\radiant\2023.2\ip\pmi\pmi_lfd2nx.v (2020-05-11 03:31:40)
41       C:\lscc\radiant\2023.2\ip\pmi\pmi_mac.v (2019-07-11 01:15:11)
42       C:\lscc\radiant\2023.2\ip\pmi\pmi_mult.v (2019-07-11 01:15:37)
43       C:\lscc\radiant\2023.2\ip\pmi\pmi_multaddsub.v (2019-07-11 01:16:06)
44       C:\lscc\radiant\2023.2\ip\pmi\pmi_multaddsubsum.v (2019-07-11 01:16:55)
45       C:\lscc\radiant\2023.2\ip\pmi\pmi_ram_dp.v (2022-02-16 03:51:13)
46       C:\lscc\radiant\2023.2\ip\pmi\pmi_ram_dp_be.v (2022-02-16 04:07:36)
47       C:\lscc\radiant\2023.2\ip\pmi\pmi_ram_dp_true.v (2022-02-16 03:51:54)
48       C:\lscc\radiant\2023.2\ip\pmi\pmi_ram_dq.v (2022-02-16 03:52:03)
49       C:\lscc\radiant\2023.2\ip\pmi\pmi_ram_dq_be.v (2022-02-16 03:52:13)
50       C:\lscc\radiant\2023.2\ip\pmi\pmi_rom.v (2022-02-16 03:52:24)
51       C:\lscc\radiant\2023.2\ip\pmi\pmi_sub.v (2019-07-11 01:17:30)
52       C:\lscc\radiant\2023.2\synpbase\lib\lucent\lfd2nx.v (2024-03-21 10:31:06)
53       C:\lscc\radiant\2023.2\synpbase\lib\lucent\pmi_def.v (2024-03-09 05:24:43)
54       C:\lscc\radiant\2023.2\synpbase\lib\vlog\hypermods.v (2024-03-09 05:24:53)
55       C:\lscc\radiant\2023.2\synpbase\lib\vlog\scemi_objects.v (2024-03-09 05:24:53)
56       C:\lscc\radiant\2023.2\synpbase\lib\vlog\scemi_pipes.svh (2024-03-09 05:24:53)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
