

================================================================
== Vitis HLS Report for 'process_event'
================================================================
* Date:           Wed Aug 14 17:50:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.841 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        3|  5.000 ns|  15.000 ns|    1|    3|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      53|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|      12|       3|    0|
|Multiplexer      |        -|     -|       -|      67|    -|
|Register         |        -|     -|      17|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      29|     123|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |               Memory              |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |event_processor_prng_U             |process_event_event_processor_prng_ROM_AUTO_1R               |        0|  4|   1|    0|     4|    4|     1|           16|
    |g_multi_prng_generators_state_V_U  |process_event_g_multi_prng_generators_state_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    16|    8|     1|          128|
    +-----------------------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                              |                                                             |        0| 12|   3|    0|    20|   12|     2|          144|
    +-----------------------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |new_event_recv_time_V_fu_278_p2  |         +|   0|  0|  39|          32|          32|
    |ap_block_state4                  |        or|   0|  0|   2|           1|           1|
    |rhs_1_fu_239_p2                  |       xor|   0|  0|   2|           1|           1|
    |rhs_fu_201_p2                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln232_1_fu_195_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln232_fu_189_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln8_1_fu_233_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln8_fu_227_p2                |       xor|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  53|          39|          39|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  26|          5|    1|          5|
    |cancellation_unit_input_stream_blk_n      |   9|          2|    1|          2|
    |g_multi_prng_generators_state_V_address0  |  14|          3|    4|         12|
    |output_event_stream_blk_n                 |   9|          2|    1|          2|
    |state_buffer_input_stream_blk_n           |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  67|         14|    8|         23|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  4|   0|    4|          0|
    |rhs_1_reg_356         |  1|   0|    1|          0|
    |rhs_reg_345           |  1|   0|    1|          0|
    |this_state_V_reg_340  |  4|   0|    4|          0|
    |trunc_ln1544_reg_351  |  7|   0|    7|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 17|   0|   17|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|                   process_event|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|                   process_event|  return value|
|p_read                                         |   in|   32|     ap_none|                          p_read|        scalar|
|p_read1                                        |   in|    2|     ap_none|                         p_read1|        scalar|
|p_read2                                        |   in|    1|     ap_none|                         p_read2|        scalar|
|p_read3                                        |   in|   16|     ap_none|                         p_read3|        scalar|
|p_read5                                        |   in|   32|     ap_none|                         p_read5|        scalar|
|state_buffer_input_stream_din                  |  out|   80|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_num_data_valid       |   in|    2|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_fifo_cap             |   in|    2|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_full_n               |   in|    1|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_write                |  out|    1|     ap_fifo|       state_buffer_input_stream|       pointer|
|output_event_stream_din                        |  out|  129|     ap_fifo|             output_event_stream|       pointer|
|output_event_stream_full_n                     |   in|    1|     ap_fifo|             output_event_stream|       pointer|
|output_event_stream_write                      |  out|    1|     ap_fifo|             output_event_stream|       pointer|
|cancellation_unit_input_stream_din             |  out|  129|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_num_data_valid  |   in|    2|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_fifo_cap        |   in|    2|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_full_n          |   in|    1|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_write           |  out|    1|     ap_fifo|  cancellation_unit_input_stream|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+

