# do run_sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:48:00 on Feb 03,2026
# vlog -f RTL_FILES.list "+cover" 
# -- Compiling module memory
# -- Compiling module Mux
# -- Compiling module UART_RX
# -- Compiling module strt_check
# -- Compiling module stop_check
# -- Compiling module FSM
# -- Compiling module parity_check
# -- Compiling module edge_bit_counter
# -- Compiling module deserializer
# -- Compiling module data_sampling
# -- Compiling module UART_TX
# -- Compiling module UART_Mux
# -- Compiling module Controller_TX
# -- Compiling module Serializer
# -- Compiling module Parity_Calc
# -- Compiling module addRoundKey
# -- Compiling module subBytes
# -- Compiling module sbox
# -- Compiling module shiftRows
# -- Compiling module mixColumns
# -- Compiling module encryptRound
# -- Compiling module keyExpansion
# -- Compiling module AES_Encrypt
# -- Compiling module System_Wrapper
# 
# Top level modules:
# 	System_Wrapper
# End time: 00:48:00 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:48:00 on Feb 03,2026
# vlog D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/GLOBAL_PACKAGES/global_pkg.sv "+cover" 
# -- Compiling package global_pkg
# 
# Top level modules:
# 	--none--
# End time: 00:48:00 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:48:00 on Feb 03,2026
# vlog D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/INTERFACES/AES_interface.sv D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/INTERFACES/TX_if.sv D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/INTERFACES/mem_intf.sv D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/INTERFACES/sys_intf.sv D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/INTERFACES/uart_if.sv 
# -- Compiling interface AES_if
# -- Compiling interface TX_if
# -- Compiling interface intf
# -- Compiling interface sys_intf
# -- Compiling interface uart_if
# 
# Top level modules:
# 	--none--
# End time: 00:48:00 on Feb 03,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 00:48:00 on Feb 03,2026
# vlog D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/TOP/top_tb.sv "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/UVM_UART_TX" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/UVM_UART_RX" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/UVM_MEMORY" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/UVM_AES" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/TOP" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/INTERFACES" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/GLOBAL_PACKAGES" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/CONFIGURATIONS" "+incdir+D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM" "+cover" "+define+UVM_REPORT_DISABLE_FILE" 
# -- Compiling module top_tb
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package global_pkg
# ** Note: (vlog-2286) D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/TOP/top_tb.sv(6): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module uart_sva
# 
# Top level modules:
# 	top_tb
# End time: 00:48:01 on Feb 03,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.top_tb -coverage -classdebug -uvmcontrol=all "+UVM_TESTNAME=sys_smoke_test" 
# Start time: 00:48:01 on Feb 03,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.global_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_tb(fast)
# Loading work.sys_intf(fast__2)
# Loading work.intf(fast__1)
# Loading work.TX_if(fast__2)
# Loading work.uart_if(fast__2)
# Loading work.AES_if(fast__2)
# Loading work.System_Wrapper(fast)
# Loading work.AES_Encrypt(fast)
# Loading work.keyExpansion(fast)
# Loading work.addRoundKey(fast)
# Loading work.encryptRound(fast)
# Loading work.subBytes(fast)
# Loading work.sbox(fast)
# Loading work.shiftRows(fast)
# Loading work.mixColumns(fast)
# Loading work.memory(fast)
# Loading work.Mux(fast)
# Loading work.UART_TX(fast)
# Loading work.Controller_TX(fast)
# Loading work.Serializer(fast)
# Loading work.Parity_Calc(fast)
# Loading work.UART_Mux(fast)
# Loading work.UART_RX(fast)
# Loading work.FSM(fast)
# Loading work.edge_bit_counter(fast)
# Loading work.deserializer(fast)
# Loading work.data_sampling(fast)
# Loading work.parity_check(fast)
# Loading work.strt_check(fast)
# Loading work.stop_check(fast)
# Loading work.sys_intf(fast)
# Loading work.AES_if(fast)
# Loading work.intf(fast)
# Loading work.TX_if(fast)
# Loading work.uart_if(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /top_tb/AES_scoreboard::reference_model File: D:/ASU/Digital_IC_STUDY/Sherif_Hosney/Assignemnts/Advanced/Project/UVM_ADV_PROJECT/UVM_ADV_PROJECT/UVM/UVM_AES/AES_scoreboard.svh Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (8) for port 'in'. The port definition is at: ../RTL/AES_Encryption/AES_Encrypt.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /top_tb/dut_inst/aes_encrypt_inst File: ../RTL/System_Wrapper.sv Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (128) for port 'in1'. The port definition is at: ../RTL/Mux/Mux.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /top_tb/dut_inst/mux1_inst File: ../RTL/System_Wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (128) for port 'in1'. The port definition is at: ../RTL/Mux/Mux.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /top_tb/dut_inst/mux2_inst File: ../RTL/System_Wrapper.sv Line: 84
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test sys_smoke_test...
# UVM_INFO @ 0: reporter [SYS_TOP_CONFIG] System Environment is included in the simulation
# UVM_INFO @ 0: uvm_test_top.sys_top_env_inst [SYS_TOP_ENV] Building SYS Environment as per configuration
# ----------------------------------------------------------------------------
# Name                                  Type                       Size  Value
# ----------------------------------------------------------------------------
# uvm_test_top                          sys_smoke_test             -     @498 
#   sys_top_env_inst                    sys_top_env                -     @505 
#     sys_env_inst                      sys_env                    -     @540 
#       sys_agent_mem_inst              sys_agent_mem              -     @656 
#         sys_agent_ap                  uvm_analysis_port          -     @947 
#           recording_detail            integral                   32    'd1  
#         sys_driver_mem_inst           sys_driver_mem             -     @917 
#           rsp_port                    uvm_analysis_port          -     @932 
#             recording_detail          integral                   32    'd1  
#           seq_item_port               uvm_seq_item_pull_port     -     @924 
#             recording_detail          integral                   32    'd1  
#           recording_detail            integral                   32    'd1  
#         sys_monitor_mem_inst          sys_monitor_mem            -     @940 
#           sys_monitor_ap              uvm_analysis_port          -     @963 
#             recording_detail          integral                   32    'd1  
#           recording_detail            integral                   32    'd1  
#         sys_sequencer_mem_inst        sys_sequencer_mem          -     @808 
#           rsp_export                  uvm_analysis_export        -     @815 
#             recording_detail          integral                   32    'd1  
#           seq_item_export             uvm_seq_item_pull_imp      -     @909 
#             recording_detail          integral                   32    'd1  
#           recording_detail            integral                   32    'd1  
#           arbitration_queue           array                      0     -    
#           lock_queue                  array                      0     -    
#           num_last_reqs               integral                   32    'd1  
#           num_last_rsps               integral                   32    'd1  
#         recording_detail              integral                   32    'd1  
#       sys_env_virtual_sequencer_inst  sys_env_virtual_sequencer  -     @698 
#         rsp_export                    uvm_analysis_export        -     @705 
#           recording_detail            integral                   32    'd1  
#         seq_item_export               uvm_seq_item_pull_imp      -     @799 
#           recording_detail            integral                   32    'd1  
#         recording_detail              integral                   32    'd1  
#         arbitration_queue             array                      0     -    
#         lock_queue                    array                      0     -    
#         num_last_reqs                 integral                   32    'd1  
#         num_last_rsps                 integral                   32    'd1  
#       sys_scoreboard_1_inst           sys_scoreboard_1           -     @663 
#         recording_detail              integral                   32    'd1  
#       sys_scoreboard_2_inst           sys_scoreboard_2           -     @670 
#         recording_detail              integral                   32    'd1  
#       sys_scoreboard_3_inst           sys_scoreboard_3           -     @677 
#         recording_detail              integral                   32    'd1  
#       sys_scoreboard_4_inst           sys_scoreboard_4           -     @684 
#         recording_detail              integral                   32    'd1  
#       sys_scoreboard_5_inst           sys_scoreboard_5           -     @691 
#         recording_detail              integral                   32    'd1  
#       recording_detail                integral                   32    'd1  
#     top_env_virtual_sequencer_inst    top_env_virtual_sequencer  -     @547 
#       rsp_export                      uvm_analysis_export        -     @554 
#         recording_detail              integral                   32    'd1  
#       seq_item_export                 uvm_seq_item_pull_imp      -     @648 
#         recording_detail              integral                   32    'd1  
#       recording_detail                integral                   32    'd1  
#       arbitration_queue               array                      0     -    
#       lock_queue                      array                      0     -    
#       num_last_reqs                   integral                   32    'd1  
#       num_last_rsps                   integral                   32    'd1  
#     recording_detail                  integral                   32    'd1  
#   recording_detail                    integral                   32    'd1  
# ----------------------------------------------------------------------------
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO @ 10: uvm_test_top.sys_top_env_inst.sys_env_inst.sys_agent_mem_inst.sys_sequencer_mem_inst@@sys_rst_sequence_inst.seq_item [DVR] do_print called
# ---------------------------------------
# Name                             Size  Value                                                                                                     
# ---------------------------------------
# seq_item                         -     @998                                                                                                      
#     mux1_sel                     1     'h0                                                                                                       
#     mux2_sel                     1     'h0                                                                                                       
#     mem1_wr_en                   1     'h0                                                                                                       
#     mem2_wr_en                   1     'h1                                                                                                       
#     mem1_rd_en                   1     'h1                                                                                                       
#     mem2_rd_en                   1     'h1                                                                                                       
#     mem1_addr                    6     'h19                                                                                                      
#     mem2_addr                    6     'h20                                                                                                      
#     mem1_data_in                 8     'hdf                                                                                                      
#     mem2_data_in                 8     'h34                                                                                                      
#     key                          128   'hbca63805bd68b80acc9434fe78f7d63a                                                                        
#     parity_en                    1     'h0                                                                                                       
#     parity_type                  1     'h0                                                                                                       
#     RX_IN                        1     'h1                                                                                                       
#     prescale                     6     'h6                                                                                                       
#     uart_rx_data_valid           1     'h0X                                                                                                      
#     uart_rx_P_DATA_reg           8     'h0xx                                                                                                     
#     uart_rx_par_err              1     'h0X                                                                                                      
#     uart_rx_stp_error            1     'h0X                                                                                                      
#     uart_tx_out                  1     'h0X                                                                                                      
#     uart_tx_busy                 1     'h0X                                                                                                      
#     mem1_data_out                8     'h0xx                                                                                                     
#     mem1_valid_out               1     'h0X                                                                                                      
#     mem2_data_out                8     'h0xx                                                                                                     
#     mem2_valid_out               1     'h0X                                                                                                      
#     begin_time                   64    0                                                                                                         
#     depth                        32    'd2                                                                                                       
#     parent sequence (name)       21    sys_rst_sequence_inst                                                                                     
#     parent sequence (full name)  106   uvm_test_top.sys_top_env_inst.sys_env_inst.sys_agent_mem_inst.sys_sequencer_mem_inst.sys_rst_sequence_inst
#     sequencer                    84    uvm_test_top.sys_top_env_inst.sys_env_inst.sys_agent_mem_inst.sys_sequencer_mem_inst                      
#     rst_n                        1     'h0                                                                                                       
# ---------------------------------------
# UVM_INFO @ 30: uvm_test_top.sys_top_env_inst.sys_env_inst.sys_agent_mem_inst.sys_sequencer_mem_inst@@sys_rst_sequence_inst.seq_item [DVR] do_print called
# ---------------------------------------
# Name                             Size  Value                                                                                                     
# ---------------------------------------
# seq_item                         -     @998                                                                                                      
#     mux1_sel                     1     'h0                                                                                                       
#     mux2_sel                     1     'h1                                                                                                       
#     mem1_wr_en                   1     'h1                                                                                                       
#     mem2_wr_en                   1     'h1                                                                                                       
#     mem1_rd_en                   1     'h1                                                                                                       
#     mem2_rd_en                   1     'h0                                                                                                       
#     mem1_addr                    6     'h37                                                                                                      
#     mem2_addr                    6     'h2                                                                                                       
#     mem1_data_in                 8     'hdc                                                                                                      
#     mem2_data_in                 8     'h55                                                                                                      
#     key                          128   'h85ef99d81444c58a82b7ecde79e07154                                                                        
#     parity_en                    1     'h1                                                                                                       
#     parity_type                  1     'h0                                                                                                       
#     RX_IN                        1     'h0                                                                                                       
#     prescale                     6     'h2c                                                                                                      
#     uart_rx_data_valid           1     'h0X                                                                                                      
#     uart_rx_P_DATA_reg           8     'h0xx                                                                                                     
#     uart_rx_par_err              1     'h0X                                                                                                      
#     uart_rx_stp_error            1     'h0X                                                                                                      
#     uart_tx_out                  1     'h0X                                                                                                      
#     uart_tx_busy                 1     'h0X                                                                                                      
#     mem1_data_out                8     'h0xx                                                                                                     
#     mem1_valid_out               1     'h0X                                                                                                      
#     mem2_data_out                8     'h0xx                                                                                                     
#     mem2_valid_out               1     'h0X                                                                                                      
#     begin_time                   64    10                                                                                                        
#     end_time                     64    10                                                                                                        
#     depth                        32    'd2                                                                                                       
#     parent sequence (name)       21    sys_rst_sequence_inst                                                                                     
#     parent sequence (full name)  106   uvm_test_top.sys_top_env_inst.sys_env_inst.sys_agent_mem_inst.sys_sequencer_mem_inst.sys_rst_sequence_inst
#     sequencer                    84    uvm_test_top.sys_top_env_inst.sys_env_inst.sys_agent_mem_inst.sys_sequencer_mem_inst                      
#     rst_n                        1     'h0                                                                                                       
# ---------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 30: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 30: uvm_test_top [sys_smoke_test] 
# -----------------
# ----TEST PASS----
# -----------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DVR]     2
# [Questa UVM]     2
# [RNTST]     1
# [SYS_TOP_CONFIG]     1
# [SYS_TOP_ENV]     1
# [TEST_DONE]     1
# [sys_smoke_test]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 30 ns  Iteration: 70  Instance: /top_tb
# End time: 00:48:19 on Feb 03,2026, Elapsed time: 0:00:18
# Errors: 0, Warnings: 4
