# Gooning Processing Unit

Verilog implementation of a simple non-pipelined CPU with a RISC-like instruction set. Completely interfaceable with a Cyclone III/V FPGA.
