# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../monopulse.gen/sources_1/ip/clk_wiz_0" \
"../../../../monopulse.gen/sources_1/ip/blk_mem_gen_1_1/sim/blk_mem_gen_1.v" \
"../../../../monopulse.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../../monopulse.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../monopulse.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../monopulse.gen/sources_1/ip/clk_wiz_0" \
"../../../../monopulse.srcs/sources_1/new/memory_reader.sv" \
"../../../../monopulse.srcs/sources_1/imports/sources_1/imports/new/monopulse.sv" \
"../../../../monopulse.srcs/sources_1/imports/sources_1/imports/new/top.sv" \
"../../../../monopulse.srcs/sources_1/imports/sources_1/imports/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
