	component mysystem is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                        : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba                          : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                       : out   std_logic;                                        -- cas_n
			sdram_cke                         : out   std_logic;                                        -- cke
			sdram_cs_n                        : out   std_logic;                                        -- cs_n
			sdram_dq                          : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                         : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                       : out   std_logic;                                        -- ras_n
			sdram_we_n                        : out   std_logic;                                        -- we_n
			sdram_clk_clk                     : out   std_logic;                                        -- clk
			uart_0_rxd                        : in    std_logic                     := 'X';             -- rxd
			uart_0_txd                        : out   std_logic;                                        -- txd
			oc_iic_0_scl_pad_io               : inout std_logic                     := 'X';             -- scl_pad_io
			oc_iic_0_sda_pad_io               : inout std_logic                     := 'X';             -- sda_pad_io
			altpll_0_areset_conduit_export    : in    std_logic                     := 'X';             -- export
			altpll_0_locked_conduit_export    : out   std_logic;                                        -- export
			altpll_0_phasedone_conduit_export : out   std_logic                                         -- export
		);
	end component mysystem;

