<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >ds1_1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_ds11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|dec_q</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|dec_i</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_q</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|fir_i</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|cicq|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|cicq|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|cicq</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|cici|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|cici|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|cici</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|mix1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux710isdr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux123</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux122</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux0121</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux0120</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux009</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux0219</TD>
<TD >32</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux002</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux001</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0|ux000</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1|nco_ii_0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1|nc1</TD>
<TD >35</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >37</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_1</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst_dsp11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ds1_0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_ds10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|dec_q</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|dec_i</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_q</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|fir_i</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|cicq|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|cicq|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|cicq</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|cici|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|cici|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|cici</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|mix1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux710isdr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux123</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux122</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux0121</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux0120</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux009</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux0219</TD>
<TD >32</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux002</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux001</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0|ux000</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1|nco_ii_0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0|nc1</TD>
<TD >35</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >37</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp1_0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst_dsp10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ds0_1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_ds01</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|dec_q</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|dec_i</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_q</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|fir_i</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|cicq|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|cicq|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|cicq</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|cici|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|cici|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|cici</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|mix1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux710isdr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux123</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux122</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux0121</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux0120</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux009</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux0219</TD>
<TD >32</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux002</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux001</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0|ux000</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1|nco_ii_0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1|nc1</TD>
<TD >35</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >37</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_1</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst_dsp01</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ds0_0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_ds00</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|dec_q</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|dec_i</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_q</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >59</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_u0_m0_wo0_mtree_add0_0_u0_m0_wo0_mtree_mult1_1_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr21_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_u0_m0_wo0_mtree_add0_1_u0_m0_wo0_mtree_mult1_3_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr19_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_u0_m0_wo0_mtree_add0_2_u0_m0_wo0_mtree_mult1_5_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr17_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_u0_m0_wo0_mtree_add0_3_u0_m0_wo0_mtree_mult1_7_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr15_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a0_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a0_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a0_b18_merged_cma_delay</TD>
<TD >24</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >21</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b0_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b0_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b0_merged_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_0_mpart_a18_b18_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_a18_b18_add_u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_1_mpart_a18_b18_merged_cma_delay</TD>
<TD >17</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_u0_m0_wo0_mtree_add0_4_u0_m0_wo0_mtree_mult1_9_merged_replace_cma_delay</TD>
<TD >40</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_memr12_q_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split7_c_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split13_b_14</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr13_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr12_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_im8_cma_delay</TD>
<TD >25</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >22</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_ma3_cma_delay</TD>
<TD >33</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_15</TD>
<TD >7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_ca10_q_14</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_split9_c_16_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr9_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr7_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr5_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr3_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated|altsyncram1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr1_dmem|auto_generated</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated|altsyncram1</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_memr0_dmem|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_in0_m0_wi0_wo0_assign_id1_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated|altsyncram1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_xIn_0_13_mem_dmem|auto_generated</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_20</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_compute</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_memread</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >39</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >65</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|source</TD>
<TD >27</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst|sink</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst|fir_v2_0002_ast_inst</TD>
<TD >36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >27</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i|fir_v2_inst</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|fir_i</TD>
<TD >33</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|cicq|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|cicq|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|cicq</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|cici|cic_ii_0|core</TD>
<TD >33</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|cici|cic_ii_0</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|cici</TD>
<TD >26</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >29</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|mix1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux710isdr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux123</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux122</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux0121</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux0120</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux009</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux0219</TD>
<TD >32</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux002</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux001</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0|ux000</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1|nco_ii_0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0|nc1</TD>
<TD >35</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >37</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dsp0_0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst_dsp00</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_adr_read_MEM</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >33</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_read_data_MEM</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_test_sdram_wr</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >33</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset008</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >m_wr|altsyncram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >m_wr</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >m_rd|altsyncram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >m_rd</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u1</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SDRAM_CNTR0</TD>
<TD >71</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >58</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst_sdr</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_i2c_rd1</TD>
<TD >29</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_i2c_upr1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|i2c_1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|buf_i2c_inst|buf_i2c_iobuf_bidir_nho_component</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|buf_i2c_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_eth1</TD>
<TD >37</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >1</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_rd_data_MAC0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_data_MAC0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_adr_MAC0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_phyip_terminator_0</TD>
<TD >276</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >278</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|gen_embedded_reset.reset_controller</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rlv|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rlv</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_tx_phase_comp_fifo_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_tx_phase_comp_fifo_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_bitslipboundaryselectout|o_narrow</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_bitslipboundaryselectout</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_phase_comp_fifo_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_phase_comp_fifo_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_a1a2sizeout|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_a1a2sizeout</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_disperr|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_disperr</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_errdetect|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_errdetect</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_syncstatus|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_syncstatus</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_patterndetect|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|mux_rx_patterndetect</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_a1a2size|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_a1a2size</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_bitslip|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_bitslip</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_bytereversalenable|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_bytereversalenable</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_bitreversalenable|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_bitreversalenable</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_enapatternalign|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_enapatternalign</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_invpolarity|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_rx_invpolarity</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_tx_bitslipboundaryselect|o_narrow</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_tx_bitslipboundaryselect</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_tx_invpolarity|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs|wmux_tx_invpolarity</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr_pcs</TD>
<TD >59</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|top_wait|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|top_wait</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|csr</TD>
<TD >54</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|av_xcvr_data_adapter_inst</TD>
<TD >75</TD>
<TD >33</TD>
<TD >48</TD>
<TD >33</TD>
<TD >61</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|av_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >23</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface</TD>
<TD >217</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs</TD>
<TD >167</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >278</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >183</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >49</TD>
<TD >0</TD>
<TD >49</TD>
<TD >601</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >66</TD>
<TD >9</TD>
<TD >66</TD>
<TD >64</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >72</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >58</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >153</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >132</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core</TD>
<TD >179</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0|A5</TD>
<TD >214</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_custom_phyip_0</TD>
<TD >215</TD>
<TD >19</TD>
<TD >1</TD>
<TD >19</TD>
<TD >154</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_tse_pcs_0</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >58</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|avalon_arbiter</TD>
<TD >1244</TD>
<TD >1150</TD>
<TD >0</TD>
<TD >1150</TD>
<TD >98</TD>
<TD >1150</TD>
<TD >1150</TD>
<TD >1150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst|i_tse_mac</TD>
<TD >134</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >122</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|eth_full1_inst</TD>
<TD >228</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >201</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|arp1</TD>
<TD >315</TD>
<TD >8</TD>
<TD >16</TD>
<TD >8</TD>
<TD >49</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem_ICMP_inst|altsyncram_component|auto_generated</TD>
<TD >353</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem_ICMP_inst</TD>
<TD >352</TD>
<TD >612</TD>
<TD >0</TD>
<TD >612</TD>
<TD >338</TD>
<TD >612</TD>
<TD >612</TD>
<TD >612</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|ws_dgrp|dffpipe13</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rs_dgwp|dffpipe3</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rs_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|fifo_ram</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1|dcfifo_component|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_1</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|wrfull_eq_comp_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|wrfull_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|wrfull_eq_comp1_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdfull_eq_comp</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdempty_eq_comp_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdempty_eq_comp_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdempty_eq_comp1_msb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe13</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|ws_dgrp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe3</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rs_dgwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rs_bwp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rs_brp</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdaclr</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|fifo_ram</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0|dcfifo_component|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|fifo_to_125_0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|crc1</TD>
<TD >97</TD>
<TD >23</TD>
<TD >7</TD>
<TD >23</TD>
<TD >103</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|ram4_inst|altsyncram_component|auto_generated</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|ram4_inst</TD>
<TD >56</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|udp1</TD>
<TD >317</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >49</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|time1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|ar1</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|udp_send2</TD>
<TD >277</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >48</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem3_inst|altsyncram_component|auto_generated</TD>
<TD >353</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem3_inst</TD>
<TD >352</TD>
<TD >612</TD>
<TD >0</TD>
<TD >612</TD>
<TD >338</TD>
<TD >612</TD>
<TD >612</TD>
<TD >612</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_crc_mem3</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_data_mem3</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >33</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_adr_mem3</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_rd_data_mem2</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_adr_mem2</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|rcv1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem2_inst|altsyncram_component|auto_generated</TD>
<TD >353</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem2_inst</TD>
<TD >352</TD>
<TD >612</TD>
<TD >0</TD>
<TD >612</TD>
<TD >338</TD>
<TD >612</TD>
<TD >612</TD>
<TD >612</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_data_UDP_MAC0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|udp_rcv1</TD>
<TD >167</TD>
<TD >41</TD>
<TD >3</TD>
<TD >41</TD>
<TD >403</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem1_inst|altsyncram_component|auto_generated</TD>
<TD >353</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mem1_inst</TD>
<TD >352</TD>
<TD >612</TD>
<TD >0</TD>
<TD >612</TD>
<TD >338</TD>
<TD >612</TD>
<TD >612</TD>
<TD >612</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_data_adr_mem1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_rd_data_mem1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_rd_stat_mem1</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_data_IP_my</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >65</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_data_PORT_my</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >33</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|spi_wr_data_MAC_my</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2|mrst1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >eth2</TD>
<TD >78</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_ETH2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_ETH1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_wr_custom_phy_dac1_D2</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_dac2_D2</TD>
<TD >13</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset007</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller</TD>
<TD >18</TD>
<TD >9</TD>
<TD >8</TD>
<TD >9</TD>
<TD >11</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rlv|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rlv</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout|o_narrow</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_a1a2sizeout|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_a1a2sizeout</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_disperr|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_disperr</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_errdetect|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_errdetect</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_syncstatus|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_syncstatus</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_patterndetect|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|mux_rx_patterndetect</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_a1a2size|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_a1a2size</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitslip|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitslip</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bytereversalenable|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bytereversalenable</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitreversalenable|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitreversalenable</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_enapatternalign|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_enapatternalign</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_invpolarity|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_invpolarity</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect|o_narrow</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_invpolarity|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_invpolarity</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr_pcs</TD>
<TD >82</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|top_wait|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|top_wait</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|csr</TD>
<TD >60</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|av_xcvr_data_adapter_inst</TD>
<TD >172</TD>
<TD >44</TD>
<TD >64</TD>
<TD >44</TD>
<TD >156</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|av_reconfig_bundle_merger_inst</TD>
<TD >464</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >464</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >8</TD>
<TD >16</TD>
<TD >8</TD>
<TD >23</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface</TD>
<TD >217</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >99</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs</TD>
<TD >167</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >145</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >527</TD>
<TD >217</TD>
<TD >527</TD>
<TD >601</TD>
<TD >527</TD>
<TD >527</TD>
<TD >527</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >66</TD>
<TD >9</TD>
<TD >66</TD>
<TD >64</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >72</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >58</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >97</TD>
<TD >12</TD>
<TD >97</TD>
<TD >153</TD>
<TD >97</TD>
<TD >97</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >132</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >8</TD>
<TD >16</TD>
<TD >8</TD>
<TD >23</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface</TD>
<TD >217</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >99</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs</TD>
<TD >167</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >145</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >527</TD>
<TD >217</TD>
<TD >527</TD>
<TD >601</TD>
<TD >527</TD>
<TD >527</TD>
<TD >527</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >66</TD>
<TD >9</TD>
<TD >66</TD>
<TD >64</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >72</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >58</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >97</TD>
<TD >12</TD>
<TD >97</TD>
<TD >153</TD>
<TD >97</TD>
<TD >97</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >132</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5|transceiver_core</TD>
<TD >377</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >293</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst|A5</TD>
<TD >403</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >316</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2|custom_phy_dac_inst</TD>
<TD >404</TD>
<TD >42</TD>
<TD >1</TD>
<TD >42</TD>
<TD >223</TD>
<TD >42</TD>
<TD >42</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac2</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sa_ila_D2</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >q_scrambler2</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i_scrambler2</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_dac2_D2</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_dac1_D2</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset006</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >error2_D2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >error1_D2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_wr_custom_phy_dac1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_dac1</TD>
<TD >13</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset005</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|gen_embedded_reset.reset_controller</TD>
<TD >18</TD>
<TD >9</TD>
<TD >8</TD>
<TD >9</TD>
<TD >11</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rlv|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rlv</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout|o_narrow</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_a1a2sizeout|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_a1a2sizeout</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_disperr|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_disperr</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_errdetect|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_errdetect</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_syncstatus|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_syncstatus</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_patterndetect|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|mux_rx_patterndetect</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_a1a2size|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_a1a2size</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitslip|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitslip</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bytereversalenable|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bytereversalenable</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitreversalenable|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_bitreversalenable</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_enapatternalign|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_enapatternalign</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_invpolarity|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_rx_invpolarity</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect|o_narrow</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_invpolarity|o_narrow</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs|wmux_tx_invpolarity</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr_pcs</TD>
<TD >82</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|top_wait|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|top_wait</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|csr</TD>
<TD >60</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|av_xcvr_data_adapter_inst</TD>
<TD >172</TD>
<TD >44</TD>
<TD >64</TD>
<TD >44</TD>
<TD >156</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|av_reconfig_bundle_merger_inst</TD>
<TD >464</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >464</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >8</TD>
<TD >16</TD>
<TD >8</TD>
<TD >23</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface</TD>
<TD >217</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >99</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs</TD>
<TD >167</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >145</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >527</TD>
<TD >217</TD>
<TD >527</TD>
<TD >601</TD>
<TD >527</TD>
<TD >527</TD>
<TD >527</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >66</TD>
<TD >9</TD>
<TD >66</TD>
<TD >64</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >72</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >58</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >97</TD>
<TD >12</TD>
<TD >97</TD>
<TD >153</TD>
<TD >97</TD>
<TD >97</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >132</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >8</TD>
<TD >16</TD>
<TD >8</TD>
<TD >23</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface</TD>
<TD >217</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >99</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs</TD>
<TD >167</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >145</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >527</TD>
<TD >217</TD>
<TD >527</TD>
<TD >601</TD>
<TD >527</TD>
<TD >527</TD>
<TD >527</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >66</TD>
<TD >9</TD>
<TD >66</TD>
<TD >64</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >72</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >58</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >97</TD>
<TD >12</TD>
<TD >97</TD>
<TD >153</TD>
<TD >97</TD>
<TD >97</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >132</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5|transceiver_core</TD>
<TD >377</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >293</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst|A5</TD>
<TD >403</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >316</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1|custom_phy_dac_inst</TD>
<TD >404</TD>
<TD >42</TD>
<TD >1</TD>
<TD >42</TD>
<TD >223</TD>
<TD >42</TD>
<TD >42</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dac1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sa_ila</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >q_scrambler1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >i_scrambler1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_dac2</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_dac1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset004</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >error2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >error1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_test2_sync</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_test1_sync</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx1|tickgen</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tx1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tst_u1</TD>
<TD >412</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_u1_1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >411</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_spi1_1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >wcm1|registre_MEM_inst|altsyncram_component|auto_generated</TD>
<TD >353</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >wcm1|registre_MEM_inst</TD>
<TD >353</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >338</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >wcm1</TD>
<TD >413</TD>
<TD >29</TD>
<TD >6</TD>
<TD >29</TD>
<TD >372</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_wcm1_1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sync1</TD>
<TD >408</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >263</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst_test_t1hz</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset_sync1_1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux710isdr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux123</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux122</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux0121</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux0120</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux009</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux004</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux0219</TD>
<TD >48</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux002</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux001</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux000</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0|ux003</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0|nco_ii_0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1|dds_0</TD>
<TD >99</TD>
<TD >48</TD>
<TD >0</TD>
<TD >48</TD>
<TD >33</TD>
<TD >48</TD>
<TD >48</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dds1</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi1_inst2|bufi1_iobuf_in_1qh_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi1_inst2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg7_adc2</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg6_adc2</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg5_adc2</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg4_adc2</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg1_adc2</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_walign_adc2</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_sysref_adc2</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_adc2</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset002</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >block_error_sysref_adc2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >block_error_adc2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|lmfc1</TD>
<TD >21</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|al2|elastic1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|al2|elastic0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|al2</TD>
<TD >55</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >37</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|al1|elastic1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|al1|elastic0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|al1</TD>
<TD >55</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >38</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|gen_lane[3].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|gen_lane[2].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|gen_lane[1].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|gen_lane[0].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2|fifo1_1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller</TD>
<TD >32</TD>
<TD >14</TD>
<TD >9</TD>
<TD >14</TD>
<TD >21</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rlv|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rlv</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout|o_narrow</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_a1a2sizeout|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_a1a2sizeout</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_disperr|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_disperr</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_errdetect|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_errdetect</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_syncstatus|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_syncstatus</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_patterndetect|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_patterndetect</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_a1a2size|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_a1a2size</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitslip|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitslip</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bytereversalenable|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bytereversalenable</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitreversalenable|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitreversalenable</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_enapatternalign|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_enapatternalign</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_invpolarity|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_invpolarity</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect|o_narrow</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_invpolarity|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_invpolarity</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr_pcs</TD>
<TD >118</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|top_wait|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|top_wait</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|csr</TD>
<TD >72</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|av_xcvr_data_adapter_inst</TD>
<TD >344</TD>
<TD >88</TD>
<TD >128</TD>
<TD >88</TD>
<TD >312</TD>
<TD >88</TD>
<TD >88</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|av_reconfig_bundle_merger_inst</TD>
<TD >464</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >464</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5|transceiver_core</TD>
<TD >471</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >401</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst|A5</TD>
<TD >479</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >412</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy|custom_phy_4line_inst</TD>
<TD >480</TD>
<TD >146</TD>
<TD >1</TD>
<TD >146</TD>
<TD >354</TD>
<TD >146</TD>
<TD >146</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc2_phy</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg7_adc1</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg6_adc1</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg5_adc1</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg4_adc1</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_custom_phy_reg1_adc1</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_walign_adc1</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_sysref_adc1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_error_adc1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset001</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >block_error_sysref_adc1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >block_error_adc1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|lmfc1</TD>
<TD >21</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|al2|elastic1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|al2|elastic0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|al2</TD>
<TD >55</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >37</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|al1|elastic1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|al1|elastic0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|al1</TD>
<TD >55</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >38</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|gen_lane[3].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|gen_lane[2].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|gen_lane[1].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|gen_lane[0].al</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1|fifo1_1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[3].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[2].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[1].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|gen_embedded_reset.reset_controller</TD>
<TD >32</TD>
<TD >14</TD>
<TD >9</TD>
<TD >14</TD>
<TD >21</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rlv|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rlv</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_tx_phase_comp_fifo_error</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout|o_narrow</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_bitslipboundaryselectout</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_phase_comp_fifo_error</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_a1a2sizeout|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_a1a2sizeout</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_disperr|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_disperr</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_errdetect|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_errdetect</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_syncstatus|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_syncstatus</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_patterndetect|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|mux_rx_patterndetect</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_a1a2size|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_a1a2size</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitslip|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitslip</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bytereversalenable|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bytereversalenable</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitreversalenable|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_bitreversalenable</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_enapatternalign|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_enapatternalign</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_invpolarity|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_rx_invpolarity</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect|o_narrow</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_bitslipboundaryselect</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_invpolarity|o_narrow</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs|wmux_tx_invpolarity</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr_pcs</TD>
<TD >118</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|top_wait|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|top_wait</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|csr</TD>
<TD >72</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|av_xcvr_data_adapter_inst</TD>
<TD >344</TD>
<TD >88</TD>
<TD >128</TD>
<TD >88</TD>
<TD >312</TD>
<TD >88</TD>
<TD >88</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|av_reconfig_bundle_merger_inst</TD>
<TD >464</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >464</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >48</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs</TD>
<TD >230</TD>
<TD >71</TD>
<TD >0</TD>
<TD >71</TD>
<TD >278</TD>
<TD >71</TD>
<TD >71</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >183</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >155</TD>
<TD >179</TD>
<TD >155</TD>
<TD >601</TD>
<TD >155</TD>
<TD >155</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >95</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma</TD>
<TD >80</TD>
<TD >57</TD>
<TD >36</TD>
<TD >57</TD>
<TD >153</TD>
<TD >57</TD>
<TD >57</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst</TD>
<TD >164</TD>
<TD >17</TD>
<TD >0</TD>
<TD >17</TD>
<TD >132</TD>
<TD >17</TD>
<TD >17</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5|transceiver_core</TD>
<TD >471</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >401</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst|A5</TD>
<TD >479</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >412</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy|custom_phy_4line_inst</TD>
<TD >480</TD>
<TD >146</TD>
<TD >1</TD>
<TD >146</TD>
<TD >354</TD>
<TD >146</TD>
<TD >146</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >adc1_phy</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst_mk</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_control3</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_control2</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_control1</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_LED</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >8</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_PWRDN</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_upr1</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >8</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_att4</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_att3</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_att2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_att1</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >reset000</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_TEST_wr</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_TEST_rd</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >spi_test</TD>
<TD >37</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >1</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi5_inst|bufi5_iobuf_in_5qh_component</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi5_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi1_inst5|bufi1_iobuf_in_1qh_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi1_inst5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout17_inst2|bufout17_iobuf_out_fjs_component</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout17_inst2</TD>
<TD >17</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >17</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_inst2|buf_out1_iobuf_out_ohs_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_inst2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_inst1|buf_out1_iobuf_out_ohs_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_inst1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout16_inst|bufout16_iobuf_out_ejs_component</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout16_inst</TD>
<TD >16</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >16</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi6_inst2|bufi6_iobuf_in_6qh_component</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi6_inst2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout3_inst1|bufout3_iobuf_out_qhs_component</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout3_inst1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi4_inst1|bufi4_iobuf_in_4qh_component</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi4_inst1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi_d2_sdo|bufi1_iobuf_in_1qh_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi_d2_sdo</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi_d1_sdo|bufi1_iobuf_in_1qh_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi_d1_sdo</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout11_1|bufout11_iobuf_out_9js_component</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout11_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf4_1|bufi4_iobuf_in_4qh_component</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf4_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi1_inst1|bufi1_iobuf_in_1qh_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi1_inst1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_1|buf_out1_iobuf_out_ohs_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi3_1|bufi3_iobuf_in_3qh_component</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi3_1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout10_inst|bufout10_iobuf_out_8js_component</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout10_inst</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf34_out_inst|buf34_out_iobuf_out_ejs_component</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf34_out_inst</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_in24_inst1|bufin24_iobuf_in_mrh_component</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_in24_inst1</TD>
<TD >24</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >24</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout2_1|bufout2_iobuf_out_phs_component</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufout2_1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >tst_led2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_inst3|buf_out1_iobuf_out_ohs_component</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >buf_out1_inst3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi3_inst1|bufi3_iobuf_in_3qh_component</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bufi3_inst1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >rst3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_125_eth1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_125_eth0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_96_dac2|pll_96_48_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_96_dac2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_96_dac1|pll_96_48_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_96_dac1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll240_120_ADC2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll240_120_ADC1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pll_1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
