:PROPERTIES:
:ID:       7afbd54d-d2c9-4d66-b66e-cd04a39d1287
:END:
#+title: ECGR2181
#+subtitle: Logic Systems Design
#+filetags:Junior/Spring

* Agenda
** TODO Reading (pg. 54-58)
:DEADLINE: <2026-02-16 Mon>
** DONE HomeWork1
CLOSED: [2026-02-09 Mon 09:33]
:DEADLINE: <2026-02-08 Sun>
** DONE Read Textbook Ch1 (pg. 1-35)
CLOSED: [2026-01-25 Sun 19:23]
:DEADLINE: <2026-01-22 Thu>
** DONE Online Class (Zoom)
CLOSED: [2026-02-04 Wed 09:08]
- State "DONE"       from "TODO"       [2026-02-04 Wed 09:08]
:SCHEDULED: <2026-02-02 Mon>
** DONE EXAM 1
CLOSED: [2026-02-06 Fri 09:59]
- State "DONE"       from "TODO"       [2026-02-06 Fri 09:59]
:DEADLINE: <2026-02-06 Fri>

* Theory
** Module A
:PROPERTIES:
:ID:       1ea54961-4869-4f75-847a-4ee95b676761
:END:
*** [[id:3b659531-d8da-46c1-a646-05e05c23947e][Digital Abstraction]]
*** [[id:54d8bd43-0d62-436b-957c-493a87a296b7][Number Systems]]
*** [[id:0531c7ff-e8d9-4f56-a215-5de03ee8eb4c][Logic Gates]]
* LAB
:PROPERTIES:
:ID:       806dade7-6621-480b-ae84-88e287a40def
:END:
** Lab1
*** [[id:be1c639c-fbc8-4d28-9606-3121b151e475][Circuits and Lab Equipment_PreLAB]]
*** [[id:d44d9009-b7a8-4844-a9bb-d094a57079d6][Circuits and Lab Equipment_LAB]]
*** [[id:7275d710-8ecf-4841-9cc2-4779990dd8eb][Circuits and Lab Equipment_PostLAB]]
