#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 08 09:34:01 2016
# Process ID: 6420
# Current directory: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3204 C:\Users\dilsizk\Desktop\ece 491\ece491labs\Lab05\project_1\project_1.xpr
# Log file: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 09:40:50 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 09:40:50 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 09:43:25 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 09:45:26 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 09:45:26 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 09:57:39 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 09:57:39 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:14:22 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:14:22 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:18:57 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:18:57 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:21:40 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:21:40 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:26:02 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:26:02 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:28:39 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:28:39 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:33:06 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:33:06 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:36:27 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:36:27 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:109]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:127]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_sfd is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier csum_sfd is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/dilsizk/Desktop/ece" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 08 10:38:49 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTest_behav -key {Behavioral:sim_1:Functional:TopLevelTest} -tclbatch {TopLevelTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TopLevelTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.520 ; gain = 70.566
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:40:17 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:40:17 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:109]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:127]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_sfd is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier csum_sfd is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.520 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1047.520 ; gain = 0.000
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:44:54 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:44:54 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:109]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:127]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_sfd is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier csum_sfd is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.520 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.520 ; gain = 0.000
run 1000 us
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:48:40 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:48:40 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:56:14 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 10:56:14 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2
[Tue Nov 08 10:57:24 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2
[Tue Nov 08 10:58:01 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 10:59:25 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 11:07:53 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 11:07:53 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:109]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:127]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier csum_sfd is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.520 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.520 ; gain = 0.000
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 100000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.520 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 11:14:05 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 11:14:05 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 11:17:18 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 11:17:18 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
