   1               		.file	"suspend.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.section	.text.suspend_idle,"ax",@progbits
  11               	.global	suspend_idle
  13               	suspend_idle:
  14               	.LFB111:
  15               		.file 1 "../../tmk_core/common/avr/suspend.c"
   1:../../tmk_core/common/avr/suspend.c **** #include <stdbool.h>
   2:../../tmk_core/common/avr/suspend.c **** #include <avr/sleep.h>
   3:../../tmk_core/common/avr/suspend.c **** #include <avr/wdt.h>
   4:../../tmk_core/common/avr/suspend.c **** #include <avr/interrupt.h>
   5:../../tmk_core/common/avr/suspend.c **** #include "matrix.h"
   6:../../tmk_core/common/avr/suspend.c **** #include "action.h"
   7:../../tmk_core/common/avr/suspend.c **** #include "backlight.h"
   8:../../tmk_core/common/avr/suspend.c **** #include "suspend_avr.h"
   9:../../tmk_core/common/avr/suspend.c **** #include "suspend.h"
  10:../../tmk_core/common/avr/suspend.c **** #include "timer.h"
  11:../../tmk_core/common/avr/suspend.c **** #ifdef PROTOCOL_LUFA
  12:../../tmk_core/common/avr/suspend.c **** #include "lufa.h"
  13:../../tmk_core/common/avr/suspend.c **** #endif
  14:../../tmk_core/common/avr/suspend.c **** 
  15:../../tmk_core/common/avr/suspend.c **** 
  16:../../tmk_core/common/avr/suspend.c **** #define wdt_intr_enable(value)   \
  17:../../tmk_core/common/avr/suspend.c **** __asm__ __volatile__ (  \
  18:../../tmk_core/common/avr/suspend.c ****     "in __tmp_reg__,__SREG__" "\n\t"    \
  19:../../tmk_core/common/avr/suspend.c ****     "cli" "\n\t"    \
  20:../../tmk_core/common/avr/suspend.c ****     "wdr" "\n\t"    \
  21:../../tmk_core/common/avr/suspend.c ****     "sts %0,%1" "\n\t"  \
  22:../../tmk_core/common/avr/suspend.c ****     "out __SREG__,__tmp_reg__" "\n\t"   \
  23:../../tmk_core/common/avr/suspend.c ****     "sts %0,%2" "\n\t" \
  24:../../tmk_core/common/avr/suspend.c ****     : /* no outputs */  \
  25:../../tmk_core/common/avr/suspend.c ****     : "M" (_SFR_MEM_ADDR(_WD_CONTROL_REG)), \
  26:../../tmk_core/common/avr/suspend.c ****     "r" (_BV(_WD_CHANGE_BIT) | _BV(WDE)), \
  27:../../tmk_core/common/avr/suspend.c ****     "r" ((uint8_t) ((value & 0x08 ? _WD_PS3_MASK : 0x00) | \
  28:../../tmk_core/common/avr/suspend.c ****         _BV(WDIE) | (value & 0x07)) ) \
  29:../../tmk_core/common/avr/suspend.c ****     : "r0"  \
  30:../../tmk_core/common/avr/suspend.c **** )
  31:../../tmk_core/common/avr/suspend.c **** 
  32:../../tmk_core/common/avr/suspend.c **** 
  33:../../tmk_core/common/avr/suspend.c **** /* Power down MCU with watchdog timer
  34:../../tmk_core/common/avr/suspend.c ****  * wdto: watchdog timer timeout defined in <avr/wdt.h>
  35:../../tmk_core/common/avr/suspend.c ****  *          WDTO_15MS
  36:../../tmk_core/common/avr/suspend.c ****  *          WDTO_30MS
  37:../../tmk_core/common/avr/suspend.c ****  *          WDTO_60MS
  38:../../tmk_core/common/avr/suspend.c ****  *          WDTO_120MS
  39:../../tmk_core/common/avr/suspend.c ****  *          WDTO_250MS
  40:../../tmk_core/common/avr/suspend.c ****  *          WDTO_500MS
  41:../../tmk_core/common/avr/suspend.c ****  *          WDTO_1S
  42:../../tmk_core/common/avr/suspend.c ****  *          WDTO_2S
  43:../../tmk_core/common/avr/suspend.c ****  *          WDTO_4S
  44:../../tmk_core/common/avr/suspend.c ****  *          WDTO_8S
  45:../../tmk_core/common/avr/suspend.c ****  */
  46:../../tmk_core/common/avr/suspend.c **** static uint8_t wdt_timeout = 0;
  47:../../tmk_core/common/avr/suspend.c **** static void power_down(uint8_t wdto)
  48:../../tmk_core/common/avr/suspend.c **** {
  49:../../tmk_core/common/avr/suspend.c **** #ifdef PROTOCOL_LUFA
  50:../../tmk_core/common/avr/suspend.c ****     if (USB_DeviceState == DEVICE_STATE_Configured) return;
  51:../../tmk_core/common/avr/suspend.c **** #endif
  52:../../tmk_core/common/avr/suspend.c ****     wdt_timeout = wdto;
  53:../../tmk_core/common/avr/suspend.c **** 
  54:../../tmk_core/common/avr/suspend.c ****     // Watchdog Interrupt Mode
  55:../../tmk_core/common/avr/suspend.c ****     wdt_intr_enable(wdto);
  56:../../tmk_core/common/avr/suspend.c **** 
  57:../../tmk_core/common/avr/suspend.c ****     // TODO: more power saving
  58:../../tmk_core/common/avr/suspend.c ****     // See PicoPower application note
  59:../../tmk_core/common/avr/suspend.c ****     // - I/O port input with pullup
  60:../../tmk_core/common/avr/suspend.c ****     // - prescale clock
  61:../../tmk_core/common/avr/suspend.c ****     // - BOD disable
  62:../../tmk_core/common/avr/suspend.c ****     // - Power Reduction Register PRR
  63:../../tmk_core/common/avr/suspend.c ****     set_sleep_mode(SLEEP_MODE_PWR_DOWN);
  64:../../tmk_core/common/avr/suspend.c ****     sleep_enable();
  65:../../tmk_core/common/avr/suspend.c ****     sei();
  66:../../tmk_core/common/avr/suspend.c ****     sleep_cpu();
  67:../../tmk_core/common/avr/suspend.c ****     sleep_disable();
  68:../../tmk_core/common/avr/suspend.c **** 
  69:../../tmk_core/common/avr/suspend.c ****     // Disable watchdog after sleep
  70:../../tmk_core/common/avr/suspend.c ****     wdt_disable();
  71:../../tmk_core/common/avr/suspend.c **** }
  72:../../tmk_core/common/avr/suspend.c **** 
  73:../../tmk_core/common/avr/suspend.c **** static void standby(void)
  74:../../tmk_core/common/avr/suspend.c **** {
  75:../../tmk_core/common/avr/suspend.c **** #ifdef SLEEP_MODE_STANDBY
  76:../../tmk_core/common/avr/suspend.c ****     set_sleep_mode(SLEEP_MODE_STANDBY);
  77:../../tmk_core/common/avr/suspend.c ****     sleep_enable();
  78:../../tmk_core/common/avr/suspend.c ****     sei();
  79:../../tmk_core/common/avr/suspend.c ****     sleep_cpu();
  80:../../tmk_core/common/avr/suspend.c ****     sleep_disable();
  81:../../tmk_core/common/avr/suspend.c **** #endif
  82:../../tmk_core/common/avr/suspend.c **** }
  83:../../tmk_core/common/avr/suspend.c **** 
  84:../../tmk_core/common/avr/suspend.c **** static void idle(void)
  85:../../tmk_core/common/avr/suspend.c **** {
  86:../../tmk_core/common/avr/suspend.c ****     set_sleep_mode(SLEEP_MODE_IDLE);
  87:../../tmk_core/common/avr/suspend.c ****     sleep_enable();
  88:../../tmk_core/common/avr/suspend.c ****     sei();
  89:../../tmk_core/common/avr/suspend.c ****     sleep_cpu();
  90:../../tmk_core/common/avr/suspend.c ****     sleep_disable();
  91:../../tmk_core/common/avr/suspend.c **** }
  92:../../tmk_core/common/avr/suspend.c **** 
  93:../../tmk_core/common/avr/suspend.c **** 
  94:../../tmk_core/common/avr/suspend.c **** void suspend_idle(uint8_t time)
  95:../../tmk_core/common/avr/suspend.c **** {
  16               		.loc 1 95 0
  17               		.cfi_startproc
  18               	.LVL0:
  19               	/* prologue: function */
  20               	/* frame size = 0 */
  21               	/* stack size = 0 */
  22               	.L__stack_usage = 0
  23               	.LBB9:
  24               	.LBB10:
  86:../../tmk_core/common/avr/suspend.c ****     sleep_enable();
  25               		.loc 1 86 0
  26 0000 83B7      		in r24,0x33
  27               	.LVL1:
  28 0002 817F      		andi r24,lo8(-15)
  29 0004 83BF      		out 0x33,r24
  87:../../tmk_core/common/avr/suspend.c ****     sei();
  30               		.loc 1 87 0
  31 0006 83B7      		in r24,0x33
  32 0008 8160      		ori r24,lo8(1)
  33 000a 83BF      		out 0x33,r24
  88:../../tmk_core/common/avr/suspend.c ****     sleep_cpu();
  34               		.loc 1 88 0
  35               	/* #APP */
  36               	 ;  88 "../../tmk_core/common/avr/suspend.c" 1
  37 000c 7894      		sei
  38               	 ;  0 "" 2
  89:../../tmk_core/common/avr/suspend.c ****     sleep_disable();
  39               		.loc 1 89 0
  40               	 ;  89 "../../tmk_core/common/avr/suspend.c" 1
  41 000e 8895      		sleep
  42               		
  43               	 ;  0 "" 2
  90:../../tmk_core/common/avr/suspend.c **** }
  44               		.loc 1 90 0
  45               	/* #NOAPP */
  46 0010 83B7      		in r24,0x33
  47 0012 8E7F      		andi r24,lo8(-2)
  48 0014 83BF      		out 0x33,r24
  49               	/* epilogue start */
  50               	.LBE10:
  51               	.LBE9:
  96:../../tmk_core/common/avr/suspend.c ****     idle();
  97:../../tmk_core/common/avr/suspend.c **** }
  52               		.loc 1 97 0
  53 0016 0895      		ret
  54               		.cfi_endproc
  55               	.LFE111:
  57               		.section	.text.suspend_power_down,"ax",@progbits
  58               	.global	suspend_power_down
  60               	suspend_power_down:
  61               	.LFB112:
  98:../../tmk_core/common/avr/suspend.c **** 
  99:../../tmk_core/common/avr/suspend.c **** void suspend_power_down(void)
 100:../../tmk_core/common/avr/suspend.c **** {
  62               		.loc 1 100 0
  63               		.cfi_startproc
  64               	/* prologue: function */
  65               	/* frame size = 0 */
  66               	/* stack size = 0 */
  67               	.L__stack_usage = 0
  68               	.LVL2:
  69               	.LBB15:
  70               	.LBB16:
  50:../../tmk_core/common/avr/suspend.c **** #endif
  71               		.loc 1 50 0
  72 0000 8091 0000 		lds r24,USB_DeviceState
  73 0004 8430      		cpi r24,lo8(4)
  74 0006 01F0      		breq .L2
  52:../../tmk_core/common/avr/suspend.c **** 
  75               		.loc 1 52 0
  76 0008 1092 0000 		sts wdt_timeout,__zero_reg__
  55:../../tmk_core/common/avr/suspend.c **** 
  77               		.loc 1 55 0
  78 000c 88E1      		ldi r24,lo8(24)
  79 000e 90E0      		ldi r25,0
  80 0010 20E4      		ldi r18,lo8(64)
  81               	/* #APP */
  82               	 ;  55 "../../tmk_core/common/avr/suspend.c" 1
  83 0012 0FB6      		in __tmp_reg__,__SREG__
  84 0014 F894      		cli
  85 0016 A895      		wdr
  86 0018 8093 6000 		sts 96,r24
  87 001c 0FBE      		out __SREG__,__tmp_reg__
  88 001e 2093 6000 		sts 96,r18
  89               		
  90               	 ;  0 "" 2
  63:../../tmk_core/common/avr/suspend.c ****     sleep_enable();
  91               		.loc 1 63 0
  92               	/* #NOAPP */
  93 0022 83B7      		in r24,0x33
  94 0024 817F      		andi r24,lo8(-15)
  95 0026 8460      		ori r24,lo8(4)
  96 0028 83BF      		out 0x33,r24
  64:../../tmk_core/common/avr/suspend.c ****     sei();
  97               		.loc 1 64 0
  98 002a 83B7      		in r24,0x33
  99 002c 8160      		ori r24,lo8(1)
 100 002e 83BF      		out 0x33,r24
  65:../../tmk_core/common/avr/suspend.c ****     sleep_cpu();
 101               		.loc 1 65 0
 102               	/* #APP */
 103               	 ;  65 "../../tmk_core/common/avr/suspend.c" 1
 104 0030 7894      		sei
 105               	 ;  0 "" 2
  66:../../tmk_core/common/avr/suspend.c ****     sleep_disable();
 106               		.loc 1 66 0
 107               	 ;  66 "../../tmk_core/common/avr/suspend.c" 1
 108 0032 8895      		sleep
 109               		
 110               	 ;  0 "" 2
  67:../../tmk_core/common/avr/suspend.c **** 
 111               		.loc 1 67 0
 112               	/* #NOAPP */
 113 0034 83B7      		in r24,0x33
 114 0036 8E7F      		andi r24,lo8(-2)
 115 0038 83BF      		out 0x33,r24
 116               	.LBB17:
 117               	.LBB18:
 118               		.file 2 "/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h"
   1:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /* Copyright (c) 2002, 2004 Marek Michalkiewicz
   2:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    Copyright (c) 2005, 2006, 2007 Eric B. Weddington
   3:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    All rights reserved.
   4:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
   5:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    Redistribution and use in source and binary forms, with or without
   6:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    modification, are permitted provided that the following conditions are met:
   7:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
   8:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    * Redistributions of source code must retain the above copyright
   9:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****      notice, this list of conditions and the following disclaimer.
  10:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  11:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    * Redistributions in binary form must reproduce the above copyright
  12:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****      notice, this list of conditions and the following disclaimer in
  13:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****      the documentation and/or other materials provided with the
  14:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****      distribution.
  15:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  16:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    * Neither the name of the copyright holders nor the names of
  17:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****      contributors may be used to endorse or promote products derived
  18:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****      from this software without specific prior written permission.
  19:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  20:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****   POSSIBILITY OF SUCH DAMAGE. */
  31:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  32:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /* $Id: wdt.h 2503 2016-02-07 22:59:47Z joerg_wunsch $ */
  33:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  34:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /*
  35:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    avr/wdt.h - macros for AVR watchdog timer
  36:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****  */
  37:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  38:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #ifndef _AVR_WDT_H_
  39:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define _AVR_WDT_H_
  40:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  41:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #include <avr/io.h>
  42:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #include <stdint.h>
  43:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  44:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /** \file */
  45:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /** \defgroup avr_watchdog <avr/wdt.h>: Watchdog timer handling
  46:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     \code #include <avr/wdt.h> \endcode
  47:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  48:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     This header file declares the interface to some inline macros
  49:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     handling the watchdog timer present in many AVR devices.  In order
  50:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     to prevent the watchdog timer configuration from being
  51:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     accidentally altered by a crashing application, a special timed
  52:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     sequence is required in order to change it.  The macros within
  53:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     this header file handle the required sequence automatically
  54:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     before changing any value.  Interrupts will be disabled during
  55:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     the manipulation.
  56:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  57:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     \note Depending on the fuse configuration of the particular
  58:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     device, further restrictions might apply, in particular it might
  59:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     be disallowed to turn off the watchdog timer.
  60:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  61:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     Note that for newer devices (ATmega88 and newer, effectively any
  62:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     AVR that has the option to also generate interrupts), the watchdog
  63:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     timer remains active even after a system reset (except a power-on
  64:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     condition), using the fastest prescaler value (approximately 15
  65:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     ms).  It is therefore required to turn off the watchdog early
  66:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     during program startup, the datasheet recommends a sequence like
  67:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     the following:
  68:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  69:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     \code
  70:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     #include <stdint.h>
  71:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     #include <avr/wdt.h>
  72:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  73:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     uint8_t mcusr_mirror __attribute__ ((section (".noinit")));
  74:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  75:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     void get_mcusr(void) \
  76:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       __attribute__((naked)) \
  77:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       __attribute__((section(".init3")));
  78:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     void get_mcusr(void)
  79:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     {
  80:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       mcusr_mirror = MCUSR;
  81:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       MCUSR = 0;
  82:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       wdt_disable();
  83:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     }
  84:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     \endcode
  85:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  86:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     Saving the value of MCUSR in \c mcusr_mirror is only needed if the
  87:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     application later wants to examine the reset source, but in particular, 
  88:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     clearing the watchdog reset flag before disabling the
  89:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     watchdog is required, according to the datasheet.
  90:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** */
  91:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  92:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /**
  93:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    \ingroup avr_watchdog
  94:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    Reset the watchdog timer.  When the watchdog timer is enabled,
  95:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    a call to this instruction is required before the timer expires,
  96:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    otherwise a watchdog-initiated device reset will occur. 
  97:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** */
  98:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
  99:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define wdt_reset() __asm__ __volatile__ ("wdr")
 100:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 101:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #ifndef __DOXYGEN__
 102:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 103:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #if defined(WDP3)
 104:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** # define _WD_PS3_MASK       _BV(WDP3)
 105:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #else
 106:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** # define _WD_PS3_MASK       0x00
 107:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #endif
 108:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 109:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #if defined(WDTCSR)
 110:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #  define _WD_CONTROL_REG     WDTCSR
 111:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #elif defined(WDTCR)
 112:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #  define _WD_CONTROL_REG     WDTCR
 113:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #else
 114:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #  define _WD_CONTROL_REG     WDT
 115:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #endif
 116:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 117:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #if defined(WDTOE)
 118:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define _WD_CHANGE_BIT      WDTOE
 119:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #else
 120:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define _WD_CHANGE_BIT      WDCE
 121:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #endif
 122:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 123:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #endif	/* !__DOXYGEN__ */
 124:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 125:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 126:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /**
 127:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    \ingroup avr_watchdog
 128:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    Enable the watchdog timer, configuring it for expiry after
 129:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    \c timeout (which is a combination of the \c WDP0 through
 130:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    \c WDP2 bits to write into the \c WDTCR register; For those devices 
 131:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    that have a \c WDTCSR register, it uses the combination of the \c WDP0 
 132:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    through \c WDP3 bits).
 133:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 134:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    See also the symbolic constants \c WDTO_15MS et al.
 135:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** */
 136:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 137:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 138:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #if defined(__AVR_XMEGA__)
 139:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 140:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** /*
 141:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    wdt_enable(timeout) for xmega devices
 142:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** ** write signature (CCP_IOREG_gc) that enables change of protected I/O
 143:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    registers to the CCP register
 144:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** ** At the same time,
 145:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    1) set WDT change enable (WDT_CEN_bm)
 146:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    2) enable WDT (WDT_ENABLE_bm)
 147:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    3) set timeout (timeout)
 148:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** ** Synchronization starts when ENABLE bit of WDT is set. So, wait till it
 149:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    finishes (SYNCBUSY of STATUS register is automatically cleared after the
 150:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****    sync is finished).
 151:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** */
 152:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define wdt_enable(timeout) \
 153:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** do { \
 154:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** uint8_t temp; \
 155:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __asm__ __volatile__ (         \
 156:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "in __tmp_reg__, %[rampd]"              "\n\t" \
 157:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[rampd], __zero_reg__"            "\n\t" \
 158:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[ccp_reg], %[ioreg_cen_mask]"     "\n\t" \
 159:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "sts %[wdt_reg], %[wdt_enable_timeout]" "\n\t" \
 160:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "1:lds %[tmp], %[wdt_status_reg]"       "\n\t" \
 161:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "sbrc %[tmp], %[wdt_syncbusy_bit]"      "\n\t" \
 162:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "rjmp 1b"                               "\n\t" \
 163:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[rampd], __tmp_reg__"             "\n\t" \
 164:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : [tmp]                "=r" (temp) \
 165:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : [rampd]              "I" (_SFR_IO_ADDR(RAMPD)),      \
 166:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [ccp_reg]            "I" (_SFR_IO_ADDR(CCP)),        \
 167:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [ioreg_cen_mask]     "r" ((uint8_t)CCP_IOREG_gc),     \
 168:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [wdt_reg]            "n" (_SFR_MEM_ADDR(WDT_CTRL)),   \
 169:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [wdt_enable_timeout] "r" ((uint8_t)(WDT_CEN_bm | WDT_ENABLE_bm | timeout)), \
 170:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [wdt_status_reg]     "n" (_SFR_MEM_ADDR(WDT_STATUS)), \
 171:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [wdt_syncbusy_bit]   "I" (WDT_SYNCBUSY_bm)            \
 172:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : "r0" \
 173:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** ); \
 174:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** } while(0)
 175:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 176:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define wdt_disable() \
 177:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __asm__ __volatile__ (  \
 178:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "in __tmp_reg__, %[rampd]"          "\n\t" \
 179:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[rampd], __zero_reg__"        "\n\t" \
 180:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[ccp_reg], %[ioreg_cen_mask]" "\n\t" \
 181:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "sts %[wdt_reg], %[disable_mask]"   "\n\t" \
 182:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[rampd], __tmp_reg__"         "\n\t" \
 183:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : \
 184:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : [rampd]             "I" (_SFR_IO_ADDR(RAMPD)),    \
 185:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [ccp_reg]           "I" (_SFR_IO_ADDR(CCP)),      \
 186:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [ioreg_cen_mask]    "r" ((uint8_t)CCP_IOREG_gc),   \
 187:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [wdt_reg]           "n" (_SFR_MEM_ADDR(WDT_CTRL)), \
 188:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [disable_mask]      "r" ((uint8_t)((~WDT_ENABLE_bm) | WDT_CEN_bm)) \
 189:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : "r0" \
 190:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** );
 191:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 192:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #elif defined(__AVR_TINY__)
 193:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 194:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define wdt_enable(value) \
 195:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __asm__ __volatile__ ( \
 196:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "in __tmp_reg__,__SREG__" "\n\t"  \
 197:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "cli" "\n\t"  \
 198:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "wdr" "\n\t"  \
 199:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[CCPADDRESS],%[SIGNATURE]" "\n\t"  \
 200:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[WDTREG],%[WDVALUE]" "\n\t"  \
 201:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out __SREG__,__tmp_reg__" "\n\t"  \
 202:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : /* no outputs */  \
 203:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),  \
 204:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [SIGNATURE] "r" ((uint8_t)0xD8), \
 205:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)), \
 206:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00) \
 207:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       | _BV(WDE) | (value & 0x07) )) \
 208:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : "r16" \
 209:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** )
 210:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 211:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #define wdt_disable() \
 212:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** do { \
 213:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** uint8_t temp_wd; \
 214:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __asm__ __volatile__ ( \
 215:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "in __tmp_reg__,__SREG__" "\n\t"  \
 216:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "cli" "\n\t"  \
 217:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "wdr" "\n\t"  \
 218:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[CCPADDRESS],%[SIGNATURE]" "\n\t"  \
 219:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "in  %[TEMP_WD],%[WDTREG]" "\n\t" \
 220:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "cbr %[TEMP_WD],%[WDVALUE]" "\n\t" \
 221:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out %[WDTREG],%[TEMP_WD]" "\n\t" \
 222:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     "out __SREG__,__tmp_reg__" "\n\t" \
 223:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : /*no output */ \
 224:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)), \
 225:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [SIGNATURE] "r" ((uint8_t)0xD8), \
 226:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)), \
 227:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [TEMP_WD] "d" (temp_wd), \
 228:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****       [WDVALUE] "n" (1 << WDE) \
 229:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****     : "r16" \
 230:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** ); \
 231:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** }while(0)
 232:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 233:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #elif defined(CCP)
 234:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 235:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** static __inline__
 236:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 237:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** void wdt_enable (const uint8_t value)
 238:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** {
 239:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	if (!_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P (_WD_CONTROL_REG))
 240:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 241:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 242:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 243:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 244:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 245:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 246:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"sts %[WDTREG],%[WDVALUE]" "\n\t"
 247:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 248:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: /* no outputs */
 249:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 250:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 251:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 252:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 253:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 254:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: "r0"
 255:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			);
 256:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 257:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else if (!_SFR_IO_REG_P (CCP) && _SFR_IO_REG_P (_WD_CONTROL_REG))
 258:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 259:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 260:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 261:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 262:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 263:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 264:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out %[WDTREG],%[WDVALUE]" "\n\t"
 265:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 266:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: /* no outputs */
 267:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 268:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 269:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 270:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 271:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 272:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: "r0"
 273:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			);
 274:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 275:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else if (_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P (_WD_CONTROL_REG))
 276:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 277:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 278:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 279:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 280:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 281:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 282:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"sts %[WDTREG],%[WDVALUE]" "\n\t"
 283:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 284:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: /* no outputs */
 285:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 286:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 287:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 288:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 289:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 290:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: "r0"
 291:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			);
 292:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 293:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else
 294:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****  	{
 295:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 296:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"in __tmp_reg__,__SREG__" "\n\t"
 297:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"cli" "\n\t"
 298:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"wdr" "\n\t"
 299:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 300:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out %[WDTREG],%[WDVALUE]" "\n\t"
 301:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			"out __SREG__,__tmp_reg__" "\n\t"
 302:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: /* no outputs */
 303:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 304:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[SIGNATURE] "r" ((uint8_t)0xD8),
 305:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 306:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			[WDVALUE] "r" ((uint8_t)((value & 0x08 ? _WD_PS3_MASK : 0x00)
 307:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				| _BV(WDE) | (value & 0x07) ))
 308:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			: "r0"
 309:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 			);
 310:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 311:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** }
 312:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 313:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** static __inline__
 314:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 315:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** void wdt_disable (void)
 316:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** {
 317:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	if (!_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P(_WD_CONTROL_REG))
 318:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 319:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 320:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 321:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 322:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 323:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 324:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 325:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"lds %[TEMP_WD],%[WDTREG]" "\n\t"
 326:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 327:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"sts %[WDTREG],%[TEMP_WD]" "\n\t"
 328:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 329:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: /*no output */
 330:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 331:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 332:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 333:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 334:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 335:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "r0"
 336:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				);
 337:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 338:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else if (!_SFR_IO_REG_P (CCP) && _SFR_IO_REG_P(_WD_CONTROL_REG))
 339:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 340:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 341:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 342:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 343:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 344:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 345:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"sts %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 346:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in %[TEMP_WD],%[WDTREG]" "\n\t"
 347:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 348:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %[WDTREG],%[TEMP_WD]" "\n\t"
 349:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 350:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: /*no output */
 351:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "n" (_SFR_MEM_ADDR(CCP)),
 352:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 353:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 354:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 355:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 356:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "r0"
 357:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				);
 358:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 359:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else if (_SFR_IO_REG_P (CCP) && !_SFR_IO_REG_P(_WD_CONTROL_REG))
 360:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 361:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 362:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 363:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 364:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 365:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 366:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 367:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"lds %[TEMP_WD],%[WDTREG]" "\n\t"
 368:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 369:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"sts %[WDTREG],%[TEMP_WD]" "\n\t"
 370:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 371:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: /*no output */
 372:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 373:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 374:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDTREG] "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 375:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 376:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 377:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "r0"
 378:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				);
 379:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 380:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else
 381:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 382:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         uint8_t temp_wd;
 383:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         __asm__ __volatile__ (
 384:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 385:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 386:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 387:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %[CCPADDRESS],%[SIGNATURE]" "\n\t"
 388:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in %[TEMP_WD],%[WDTREG]" "\n\t"
 389:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cbr %[TEMP_WD],%[WDVALUE]" "\n\t"
 390:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %[WDTREG],%[TEMP_WD]" "\n\t"
 391:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 392:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: /*no output */
 393:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: [CCPADDRESS] "I" (_SFR_IO_ADDR(CCP)),
 394:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[SIGNATURE] "r" ((uint8_t)0xD8),
 395:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDTREG] "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 396:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[TEMP_WD] "d" (temp_wd),
 397:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDVALUE] "n" (1 << WDE)
 398:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "r0"
 399:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				);
 400:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 401:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** }
 402:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 403:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** #else
 404:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 405:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** static __inline__
 406:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 407:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** void wdt_enable (const uint8_t value)
 408:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** {
 409:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
 410:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 411:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 412:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 413:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 414:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 415:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %0, %1" "\n\t"
 416:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 417:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %0, %2" "\n \t"
 418:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: /* no outputs */
 419:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "I" (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 420:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"r" ((uint8_t)(_BV(_WD_CHANGE_BIT) | _BV(WDE))),
 421:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"r" ((uint8_t) ((value & 0x08 ? _WD_PS3_MASK : 0x00) |
 422:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 						_BV(WDE) | (value & 0x07)) )
 423:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "r0"
 424:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		);
 425:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 426:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else
 427:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 428:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 429:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__" "\n\t"
 430:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cli" "\n\t"
 431:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"wdr" "\n\t"
 432:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"sts %0, %1" "\n\t"
 433:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__" "\n\t"
 434:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"sts %0, %2" "\n \t"
 435:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: /* no outputs */
 436:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "n" (_SFR_MEM_ADDR(_WD_CONTROL_REG)),
 437:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"r" ((uint8_t)(_BV(_WD_CHANGE_BIT) | _BV(WDE))),
 438:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"r" ((uint8_t) ((value & 0x08 ? _WD_PS3_MASK : 0x00) |
 439:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 						_BV(WDE) | (value & 0x07)) )
 440:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "r0"
 441:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		);
 442:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 443:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** }
 444:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 
 445:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** static __inline__
 446:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** __attribute__ ((__always_inline__))
 447:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** void wdt_disable (void)
 448:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** {
 449:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
 450:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 451:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         uint8_t register temp_reg;
 452:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 453:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in __tmp_reg__,__SREG__"    "\n\t"
 454:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"cli"                        "\n\t"
 455:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"wdr"                        "\n\t"
 456:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"in  %[TEMPREG],%[WDTREG]"   "\n\t"
 457:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"ori %[TEMPREG],%[WDCE_WDE]" "\n\t"
 458:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %[WDTREG],%[TEMPREG]"   "\n\t"
 459:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out %[WDTREG],__zero_reg__" "\n\t"
 460:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				"out __SREG__,__tmp_reg__"   "\n\t"
 461:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: [TEMPREG] "=d" (temp_reg)
 462:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: [WDTREG]  "I"  (_SFR_IO_ADDR(_WD_CONTROL_REG)),
 463:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				[WDCE_WDE]  "n"  ((uint8_t)(_BV(_WD_CHANGE_BIT) | _BV(WDE)))
 464:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 				: "r0"
 465:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		);
 466:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	}
 467:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	else
 468:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 	{
 469:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h ****         uint8_t register temp_reg;
 470:/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h **** 		__asm__ __volatile__ (
 119               		.loc 2 470 0
 120               	/* #APP */
 121               	 ;  470 "/usr/local/Cellar/avr-gcc/7.2.0/avr/include/avr/wdt.h" 1
 122 003a 0FB6      		in __tmp_reg__,__SREG__
 123 003c F894      		cli
 124 003e A895      		wdr
 125 0040 8091 6000 		lds r24,96
 126 0044 8861      		ori r24,24
 127 0046 8093 6000 		sts 96,r24
 128 004a 1092 6000 		sts 96,__zero_reg__
 129 004e 0FBE      		out __SREG__,__tmp_reg__
 130               		
 131               	 ;  0 "" 2
 132               	.LVL3:
 133               	/* #NOAPP */
 134               	.L2:
 135               	/* epilogue start */
 136               	.LBE18:
 137               	.LBE17:
 138               	.LBE16:
 139               	.LBE15:
 101:../../tmk_core/common/avr/suspend.c **** #ifdef NO_SUSPEND_POWER_DOWN
 102:../../tmk_core/common/avr/suspend.c ****     ;
 103:../../tmk_core/common/avr/suspend.c **** #elif defined(SUSPEND_MODE_NOPOWERSAVE)
 104:../../tmk_core/common/avr/suspend.c ****     ;
 105:../../tmk_core/common/avr/suspend.c **** #elif defined(SUSPEND_MODE_STANDBY)
 106:../../tmk_core/common/avr/suspend.c ****     standby();
 107:../../tmk_core/common/avr/suspend.c **** #elif defined(SUSPEND_MODE_IDLE)
 108:../../tmk_core/common/avr/suspend.c ****     idle();
 109:../../tmk_core/common/avr/suspend.c **** #else
 110:../../tmk_core/common/avr/suspend.c ****     power_down(WDTO_15MS);
 111:../../tmk_core/common/avr/suspend.c **** #endif
 112:../../tmk_core/common/avr/suspend.c **** }
 140               		.loc 1 112 0
 141 0050 0895      		ret
 142               		.cfi_endproc
 143               	.LFE112:
 145               		.section	.text.suspend_wakeup_condition,"ax",@progbits
 146               	.global	suspend_wakeup_condition
 148               	suspend_wakeup_condition:
 149               	.LFB113:
 113:../../tmk_core/common/avr/suspend.c **** 
 114:../../tmk_core/common/avr/suspend.c **** bool suspend_wakeup_condition(void)
 115:../../tmk_core/common/avr/suspend.c **** {
 150               		.loc 1 115 0
 151               		.cfi_startproc
 152 0000 CF93      		push r28
 153               	.LCFI0:
 154               		.cfi_def_cfa_offset 3
 155               		.cfi_offset 28, -2
 156               	/* prologue: function */
 157               	/* frame size = 0 */
 158               	/* stack size = 1 */
 159               	.L__stack_usage = 1
 116:../../tmk_core/common/avr/suspend.c ****     matrix_power_up();
 160               		.loc 1 116 0
 161 0002 0E94 0000 		call matrix_power_up
 162               	.LVL4:
 117:../../tmk_core/common/avr/suspend.c ****     matrix_scan();
 163               		.loc 1 117 0
 164 0006 0E94 0000 		call matrix_scan
 165               	.LVL5:
 118:../../tmk_core/common/avr/suspend.c ****     matrix_power_down();
 166               		.loc 1 118 0
 167 000a 0E94 0000 		call matrix_power_down
 168               	.LVL6:
 169               	.LBB19:
 119:../../tmk_core/common/avr/suspend.c ****     for (uint8_t r = 0; r < MATRIX_ROWS; r++) {
 170               		.loc 1 119 0
 171 000e C0E0      		ldi r28,0
 172               	.LVL7:
 173               	.L9:
 120:../../tmk_core/common/avr/suspend.c ****         if (matrix_get_row(r)) return true;
 174               		.loc 1 120 0
 175 0010 8C2F      		mov r24,r28
 176 0012 0E94 0000 		call matrix_get_row
 177               	.LVL8:
 178 0016 892B      		or r24,r25
 179 0018 01F4      		brne .L10
 119:../../tmk_core/common/avr/suspend.c ****     for (uint8_t r = 0; r < MATRIX_ROWS; r++) {
 180               		.loc 1 119 0 discriminator 2
 181 001a CF5F      		subi r28,lo8(-(1))
 182               	.LVL9:
 183 001c C530      		cpi r28,lo8(5)
 184 001e 01F4      		brne .L9
 185               	.LBE19:
 121:../../tmk_core/common/avr/suspend.c ****     }
 122:../../tmk_core/common/avr/suspend.c ****     return false;
 186               		.loc 1 122 0
 187 0020 80E0      		ldi r24,0
 188               	.L7:
 189               	/* epilogue start */
 123:../../tmk_core/common/avr/suspend.c **** }
 190               		.loc 1 123 0
 191 0022 CF91      		pop r28
 192               	.LVL10:
 193 0024 0895      		ret
 194               	.LVL11:
 195               	.L10:
 196               	.LBB20:
 120:../../tmk_core/common/avr/suspend.c ****         if (matrix_get_row(r)) return true;
 197               		.loc 1 120 0
 198 0026 81E0      		ldi r24,lo8(1)
 199 0028 00C0      		rjmp .L7
 200               	.LBE20:
 201               		.cfi_endproc
 202               	.LFE113:
 204               		.section	.text.suspend_wakeup_init,"ax",@progbits
 205               	.global	suspend_wakeup_init
 207               	suspend_wakeup_init:
 208               	.LFB114:
 124:../../tmk_core/common/avr/suspend.c **** 
 125:../../tmk_core/common/avr/suspend.c **** // run immediately after wakeup
 126:../../tmk_core/common/avr/suspend.c **** void suspend_wakeup_init(void)
 127:../../tmk_core/common/avr/suspend.c **** {
 209               		.loc 1 127 0
 210               		.cfi_startproc
 211               	/* prologue: function */
 212               	/* frame size = 0 */
 213               	/* stack size = 0 */
 214               	.L__stack_usage = 0
 128:../../tmk_core/common/avr/suspend.c ****     // clear keyboard state
 129:../../tmk_core/common/avr/suspend.c ****     matrix_clear();
 215               		.loc 1 129 0
 216 0000 0E94 0000 		call matrix_clear
 217               	.LVL12:
 130:../../tmk_core/common/avr/suspend.c ****     clear_keyboard();
 218               		.loc 1 130 0
 219 0004 0C94 0000 		jmp clear_keyboard
 220               	.LVL13:
 221               		.cfi_endproc
 222               	.LFE114:
 224               		.section	.text.__vector_12,"ax",@progbits
 225               	.global	__vector_12
 227               	__vector_12:
 228               	.LFB115:
 131:../../tmk_core/common/avr/suspend.c **** #ifdef BACKLIGHT_ENABLE
 132:../../tmk_core/common/avr/suspend.c ****     backlight_init();
 133:../../tmk_core/common/avr/suspend.c **** #endif
 134:../../tmk_core/common/avr/suspend.c **** }
 135:../../tmk_core/common/avr/suspend.c **** 
 136:../../tmk_core/common/avr/suspend.c **** #ifndef NO_SUSPEND_POWER_DOWN
 137:../../tmk_core/common/avr/suspend.c **** /* watchdog timeout */
 138:../../tmk_core/common/avr/suspend.c **** ISR(WDT_vect)
 139:../../tmk_core/common/avr/suspend.c **** {
 229               		.loc 1 139 0
 230               		.cfi_startproc
 231 0000 1F92      		push r1
 232               	.LCFI1:
 233               		.cfi_def_cfa_offset 3
 234               		.cfi_offset 1, -2
 235 0002 0F92      		push r0
 236               	.LCFI2:
 237               		.cfi_def_cfa_offset 4
 238               		.cfi_offset 0, -3
 239 0004 0FB6      		in r0,__SREG__
 240 0006 0F92      		push r0
 241 0008 1124      		clr __zero_reg__
 242 000a 8F93      		push r24
 243               	.LCFI3:
 244               		.cfi_def_cfa_offset 5
 245               		.cfi_offset 24, -4
 246 000c 9F93      		push r25
 247               	.LCFI4:
 248               		.cfi_def_cfa_offset 6
 249               		.cfi_offset 25, -5
 250 000e AF93      		push r26
 251               	.LCFI5:
 252               		.cfi_def_cfa_offset 7
 253               		.cfi_offset 26, -6
 254 0010 BF93      		push r27
 255               	.LCFI6:
 256               		.cfi_def_cfa_offset 8
 257               		.cfi_offset 27, -7
 258               	/* prologue: Signal */
 259               	/* frame size = 0 */
 260               	/* stack size = 7 */
 261               	.L__stack_usage = 7
 140:../../tmk_core/common/avr/suspend.c ****     // compensate timer for sleep
 141:../../tmk_core/common/avr/suspend.c ****     switch (wdt_timeout) {
 262               		.loc 1 141 0
 263 0012 8091 0000 		lds r24,wdt_timeout
 264 0016 8111      		cpse r24,__zero_reg__
 265 0018 00C0      		rjmp .L13
 142:../../tmk_core/common/avr/suspend.c ****         case WDTO_15MS:
 143:../../tmk_core/common/avr/suspend.c ****             timer_count += 15 + 2;  // WDTO_15MS + 2(from observation)
 266               		.loc 1 143 0
 267 001a 8091 0000 		lds r24,timer_count
 268 001e 9091 0000 		lds r25,timer_count+1
 269 0022 A091 0000 		lds r26,timer_count+2
 270 0026 B091 0000 		lds r27,timer_count+3
 271 002a 4196      		adiw r24,17
 272 002c A11D      		adc r26,__zero_reg__
 273 002e B11D      		adc r27,__zero_reg__
 274 0030 8093 0000 		sts timer_count,r24
 275 0034 9093 0000 		sts timer_count+1,r25
 276 0038 A093 0000 		sts timer_count+2,r26
 277 003c B093 0000 		sts timer_count+3,r27
 278               	.L13:
 279               	/* epilogue start */
 144:../../tmk_core/common/avr/suspend.c ****             break;
 145:../../tmk_core/common/avr/suspend.c ****         default:
 146:../../tmk_core/common/avr/suspend.c ****             ;
 147:../../tmk_core/common/avr/suspend.c ****     }
 148:../../tmk_core/common/avr/suspend.c **** }
 280               		.loc 1 148 0
 281 0040 BF91      		pop r27
 282 0042 AF91      		pop r26
 283 0044 9F91      		pop r25
 284 0046 8F91      		pop r24
 285 0048 0F90      		pop r0
 286 004a 0FBE      		out __SREG__,r0
 287 004c 0F90      		pop r0
 288 004e 1F90      		pop r1
 289 0050 1895      		reti
 290               		.cfi_endproc
 291               	.LFE115:
 293               		.section	.bss.wdt_timeout,"aw",@nobits
 296               	wdt_timeout:
 297 0000 00        		.zero	1
 298               		.text
 299               	.Letext0:
 300               		.file 3 "/usr/local/Cellar/avr-gcc/7.2.0/avr/include/stdint.h"
 301               		.file 4 "../../tmk_core/protocol/lufa/LUFA-git/LUFA/Drivers/USB/Core/AVR8/../StdRequestType.h"
 302               		.file 5 "../../tmk_core/common/timer.h"
 303               		.file 6 "../../tmk_core/protocol/lufa/LUFA-git/LUFA/Drivers/USB/Core/AVR8/../DeviceStandardReq.h"
 304               		.file 7 "../../tmk_core/protocol/lufa/LUFA-git/LUFA/Drivers/USB/Core/USBTask.h"
 305               		.file 8 "../../tmk_core/protocol/lufa/LUFA-git/LUFA/Drivers/USB/Core/HostStandardReq.h"
 306               		.file 9 "/usr/local/Cellar/avr-gcc/7.2.0/avr/include/stdio.h"
 307               		.file 10 "../../tmk_core/common/report.h"
 308               		.file 11 "../../tmk_core/common/host_driver.h"
 309               		.file 12 "../../tmk_core/common/host.h"
 310               		.file 13 "../../tmk_core/protocol/lufa/lufa.h"
 311               		.file 14 "../../tmk_core/common/matrix.h"
 312               		.file 15 "../../tmk_core/common/action.h"
 313               		.file 16 "../../tmk_core/protocol/lufa/LUFA-git/LUFA/Drivers/USB/Core/AVR8/../Device.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 suspend.c
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:2      *ABS*:000000000000003e __SP_H__
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:3      *ABS*:000000000000003d __SP_L__
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:4      *ABS*:000000000000003f __SREG__
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:5      *ABS*:0000000000000000 __tmp_reg__
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:6      *ABS*:0000000000000001 __zero_reg__
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:13     .text.suspend_idle:0000000000000000 suspend_idle
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:60     .text.suspend_power_down:0000000000000000 suspend_power_down
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:296    .bss.wdt_timeout:0000000000000000 wdt_timeout
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:148    .text.suspend_wakeup_condition:0000000000000000 suspend_wakeup_condition
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:207    .text.suspend_wakeup_init:0000000000000000 suspend_wakeup_init
/var/folders/0t/kvl6kk9d4s327fss_3zj34vc3_bfct/T//ccEsrBBs.s:227    .text.__vector_12:0000000000000000 __vector_12

UNDEFINED SYMBOLS
USB_DeviceState
matrix_power_up
matrix_scan
matrix_power_down
matrix_get_row
matrix_clear
clear_keyboard
timer_count
__do_clear_bss
