(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "sr_top")
  (DATE "Fri Dec 04 16:33:46 2015")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.58f")
  (DIVIDER /)
  (VOLTAGE 0.95)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLD)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (270:274:651)(270:274:651))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_MUXD)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:307:307)(107:307:307))
          (IOPATH CYINIT O[2] (122:361:361)(122:361:361))
          (IOPATH CYINIT O[3] (139:420:420)(139:420:420))
          (IOPATH DI[0] CO[0] (62:173:173)(62:173:173))
          (IOPATH DI[0] CO[1] (95:276:276)(95:276:276))
          (IOPATH DI[0] CO[2] (112:340:340)(112:340:340))
          (IOPATH DI[0] CO[3] (106:295:295)(106:295:295))
          (IOPATH DI[0] O[1] (75:214:214)(75:214:214))
          (IOPATH DI[0] O[2] (113:334:334)(113:334:334))
          (IOPATH DI[0] O[3] (129:390:390)(129:390:390))
          (IOPATH DI[1] CO[1] (76:223:223)(76:223:223))
          (IOPATH DI[1] CO[2] (92:294:294)(92:294:294))
          (IOPATH DI[1] CO[3] (86:243:243)(86:243:243))
          (IOPATH DI[1] O[2] (93:282:282)(93:282:282))
          (IOPATH DI[1] O[3] (110:337:337)(110:337:337))
          (IOPATH DI[2] CO[2] (60:175:175)(60:175:175))
          (IOPATH DI[2] CO[3] (65:175:175)(65:175:175))
          (IOPATH DI[2] O[3] (78:236:236)(78:236:236))
          (IOPATH DI[3] CO[3] (60:168:168)(60:168:168))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLC)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (270:274:651)(270:274:651))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLB)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (270:274:651)(270:274:651))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLA)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (270:274:651)(270:274:651))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD\/O\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD\/O_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (188:192:422)(188:192:422))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:307:307)(107:307:307))
          (IOPATH CYINIT O[2] (122:361:361)(122:361:361))
          (IOPATH CYINIT O[3] (139:420:420)(139:420:420))
          (IOPATH DI[0] CO[0] (62:173:173)(62:173:173))
          (IOPATH DI[0] CO[1] (95:276:276)(95:276:276))
          (IOPATH DI[0] CO[2] (112:340:340)(112:340:340))
          (IOPATH DI[0] CO[3] (106:295:295)(106:295:295))
          (IOPATH DI[0] O[1] (75:214:214)(75:214:214))
          (IOPATH DI[0] O[2] (113:334:334)(113:334:334))
          (IOPATH DI[0] O[3] (129:390:390)(129:390:390))
          (IOPATH DI[1] CO[1] (76:223:223)(76:223:223))
          (IOPATH DI[1] CO[2] (92:294:294)(92:294:294))
          (IOPATH DI[1] CO[3] (86:243:243)(86:243:243))
          (IOPATH DI[1] O[2] (93:282:282)(93:282:282))
          (IOPATH DI[1] O[3] (110:337:337)(110:337:337))
          (IOPATH DI[2] CO[2] (60:175:175)(60:175:175))
          (IOPATH DI[2] CO[3] (65:175:175)(65:175:175))
          (IOPATH DI[2] O[3] (78:236:236)(78:236:236))
          (IOPATH DI[3] CO[3] (60:168:168)(60:168:168))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLC)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (188:192:422)(188:192:422))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (188:192:422)(188:192:422))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (188:192:422)(188:192:422))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD\/O\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD\/O_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (139:143:301)(139:143:301))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:307:307)(107:307:307))
          (IOPATH CYINIT O[2] (122:361:361)(122:361:361))
          (IOPATH CYINIT O[3] (139:420:420)(139:420:420))
          (IOPATH DI[0] CO[0] (62:173:173)(62:173:173))
          (IOPATH DI[0] CO[1] (95:276:276)(95:276:276))
          (IOPATH DI[0] CO[2] (112:340:340)(112:340:340))
          (IOPATH DI[0] CO[3] (106:295:295)(106:295:295))
          (IOPATH DI[0] O[1] (75:214:214)(75:214:214))
          (IOPATH DI[0] O[2] (113:334:334)(113:334:334))
          (IOPATH DI[0] O[3] (129:390:390)(129:390:390))
          (IOPATH DI[1] CO[1] (76:223:223)(76:223:223))
          (IOPATH DI[1] CO[2] (92:294:294)(92:294:294))
          (IOPATH DI[1] CO[3] (86:243:243)(86:243:243))
          (IOPATH DI[1] O[2] (93:282:282)(93:282:282))
          (IOPATH DI[1] O[3] (110:337:337)(110:337:337))
          (IOPATH DI[2] CO[2] (60:175:175)(60:175:175))
          (IOPATH DI[2] CO[3] (65:175:175)(65:175:175))
          (IOPATH DI[2] O[3] (78:236:236)(78:236:236))
          (IOPATH DI[3] CO[3] (60:168:168)(60:168:168))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLC)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (139:143:301)(139:143:301))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (139:143:301)(139:143:301))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (139:143:301)(139:143:301))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD\/O\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD\/O_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (141:145:297)(141:145:297))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_MUXD)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:307:307)(107:307:307))
          (IOPATH CYINIT O[2] (122:361:361)(122:361:361))
          (IOPATH CYINIT O[3] (139:420:420)(139:420:420))
          (IOPATH DI[0] CO[0] (62:173:173)(62:173:173))
          (IOPATH DI[0] CO[1] (95:276:276)(95:276:276))
          (IOPATH DI[0] CO[2] (112:340:340)(112:340:340))
          (IOPATH DI[0] CO[3] (106:295:295)(106:295:295))
          (IOPATH DI[0] O[1] (75:214:214)(75:214:214))
          (IOPATH DI[0] O[2] (113:334:334)(113:334:334))
          (IOPATH DI[0] O[3] (129:390:390)(129:390:390))
          (IOPATH DI[1] CO[1] (76:223:223)(76:223:223))
          (IOPATH DI[1] CO[2] (92:294:294)(92:294:294))
          (IOPATH DI[1] CO[3] (86:243:243)(86:243:243))
          (IOPATH DI[1] O[2] (93:282:282)(93:282:282))
          (IOPATH DI[1] O[3] (110:337:337)(110:337:337))
          (IOPATH DI[2] CO[2] (60:175:175)(60:175:175))
          (IOPATH DI[2] CO[3] (65:175:175)(65:175:175))
          (IOPATH DI[2] O[3] (78:236:236)(78:236:236))
          (IOPATH DI[3] CO[3] (60:168:168)(60:168:168))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLC)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (141:145:297)(141:145:297))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (141:145:297)(141:145:297))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (141:145:297)(141:145:297))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_MUXD\/O\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_MUXD\/O_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLD)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (227:231:546)(227:231:546))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_MUXD)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CI CO[0] (39:124:124)(39:124:124))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:106:106)(32:106:106))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH DI[0] CO[0] (62:173:173)(62:173:173))
          (IOPATH DI[0] CO[1] (95:276:276)(95:276:276))
          (IOPATH DI[0] CO[2] (112:340:340)(112:340:340))
          (IOPATH DI[0] CO[3] (106:295:295)(106:295:295))
          (IOPATH DI[0] O[1] (75:214:214)(75:214:214))
          (IOPATH DI[0] O[2] (113:334:334)(113:334:334))
          (IOPATH DI[0] O[3] (129:390:390)(129:390:390))
          (IOPATH DI[1] CO[1] (76:223:223)(76:223:223))
          (IOPATH DI[1] CO[2] (92:294:294)(92:294:294))
          (IOPATH DI[1] CO[3] (86:243:243)(86:243:243))
          (IOPATH DI[1] O[2] (93:282:282)(93:282:282))
          (IOPATH DI[1] O[3] (110:337:337)(110:337:337))
          (IOPATH DI[2] CO[2] (60:175:175)(60:175:175))
          (IOPATH DI[2] CO[3] (65:175:175)(65:175:175))
          (IOPATH DI[2] O[3] (78:236:236)(78:236:236))
          (IOPATH DI[3] CO[3] (60:168:168)(60:168:168))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLC)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (227:231:546)(227:231:546))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLB)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (227:231:546)(227:231:546))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLA)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (227:231:546)(227:231:546))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/I_IS_TERMINATION_SLICE_NE0\.U_MUXF)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (IOPATH CI CO[0] (39:128:128)(39:128:128))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:106:106)(32:106:106))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/I_IS_TERMINATION_SLICE_NE0\.I_USE_OUTPUT_REG_NE0\.U_OREG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (13:27:27)(13:27:27))
          (PORT SSET (420:508:979)(420:508:979))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/N0\.A6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB18E1")
    (INSTANCE bram_2\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v6_init\.ram\/NO_BMM_INFO\.SP\.WIDE_PRIM18\.ram)
      (DELAY
        (ABSOLUTE
          (PORT ADDRARDADDR[0] ( 0 )( 0 ))
          (PORT ADDRARDADDR[1] ( 0 )( 0 ))
          (PORT ADDRARDADDR[10] ( 0 )( 0 ))
          (PORT ADDRARDADDR[11] ( 0 )( 0 ))
          (PORT ADDRARDADDR[12] ( 0 )( 0 ))
          (PORT ADDRARDADDR[13] ( 0 )( 0 ))
          (PORT ADDRARDADDR[2] ( 0 )( 0 ))
          (PORT ADDRARDADDR[3] ( 0 )( 0 ))
          (PORT ADDRARDADDR[4] ( 0 )( 0 ))
          (PORT ADDRARDADDR[5] ( 0 )( 0 ))
          (PORT ADDRARDADDR[6] ( 0 )( 0 ))
          (PORT ADDRARDADDR[7] ( 0 )( 0 ))
          (PORT ADDRARDADDR[8] ( 0 )( 0 ))
          (PORT ADDRARDADDR[9] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[0] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[1] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[10] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[11] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[12] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[13] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[2] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[3] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[4] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[5] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[6] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[7] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[8] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[9] ( 0 )( 0 ))
          (PORT CLKARDCLK ( 0 )( 0 ))
          (PORT CLKBWRCLK ( 0 )( 0 ))
          (PORT DIADI[0] ( 0 )( 0 ))
          (PORT DIADI[1] ( 0 )( 0 ))
          (PORT DIADI[10] ( 0 )( 0 ))
          (PORT DIADI[11] ( 0 )( 0 ))
          (PORT DIADI[12] ( 0 )( 0 ))
          (PORT DIADI[13] ( 0 )( 0 ))
          (PORT DIADI[14] ( 0 )( 0 ))
          (PORT DIADI[15] ( 0 )( 0 ))
          (PORT DIADI[2] ( 0 )( 0 ))
          (PORT DIADI[3] ( 0 )( 0 ))
          (PORT DIADI[4] ( 0 )( 0 ))
          (PORT DIADI[5] ( 0 )( 0 ))
          (PORT DIADI[6] ( 0 )( 0 ))
          (PORT DIADI[7] ( 0 )( 0 ))
          (PORT DIADI[8] ( 0 )( 0 ))
          (PORT DIADI[9] ( 0 )( 0 ))
          (PORT DIBDI[0] ( 0 )( 0 ))
          (PORT DIBDI[1] ( 0 )( 0 ))
          (PORT DIBDI[10] ( 0 )( 0 ))
          (PORT DIBDI[11] ( 0 )( 0 ))
          (PORT DIBDI[12] ( 0 )( 0 ))
          (PORT DIBDI[13] ( 0 )( 0 ))
          (PORT DIBDI[14] ( 0 )( 0 ))
          (PORT DIBDI[15] ( 0 )( 0 ))
          (PORT DIBDI[2] ( 0 )( 0 ))
          (PORT DIBDI[3] ( 0 )( 0 ))
          (PORT DIBDI[4] ( 0 )( 0 ))
          (PORT DIBDI[5] ( 0 )( 0 ))
          (PORT DIBDI[6] ( 0 )( 0 ))
          (PORT DIBDI[7] ( 0 )( 0 ))
          (PORT DIBDI[8] ( 0 )( 0 ))
          (PORT DIBDI[9] ( 0 )( 0 ))
          (PORT DIPADIP[0] ( 0 )( 0 ))
          (PORT DIPADIP[1] ( 0 )( 0 ))
          (PORT DIPBDIP[0] ( 0 )( 0 ))
          (PORT DIPBDIP[1] ( 0 )( 0 ))
          (PORT ENARDEN ( 0 )( 0 ))
          (PORT ENBWREN ( 0 )( 0 ))
          (PORT REGCEAREGCE ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTRAMARSTRAM ( 0 )( 0 ))
          (PORT RSTRAMB ( 0 )( 0 ))
          (PORT RSTREGARSTREG ( 0 )( 0 ))
          (PORT RSTREGB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEBWE[0] ( 0 )( 0 ))
          (PORT WEBWE[1] ( 0 )( 0 ))
          (PORT WEBWE[2] ( 0 )( 0 ))
          (PORT WEBWE[3] ( 0 )( 0 ))
          (IOPATH CLKARDCLK DOADO[15:0] (454:2073:2073)(454:2073:2073))
          (IOPATH CLKARDCLK DOPADOP[1:0] (454:2073:2073)(454:2073:2073))
          (IOPATH CLKBWRCLK DOBDO[15:0] (454:2073:2073)(454:2073:2073))
          (IOPATH CLKBWRCLK DOPBDOP[1:0] (454:2073:2073)(454:2073:2073))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKARDCLK) (2222))
        (SETUPHOLD(posedge ADDRARDADDR[13:0]) (posedge CLKARDCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(negedge ADDRARDADDR[13:0]) (posedge CLKARDCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(posedge DIADI[15:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIADI[15:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge DIPADIP[1:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIPADIP[1:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge WEA[1:0]) (posedge CLKARDCLK) (221:515:515)(127:348:348))
        (SETUPHOLD(negedge WEA[1:0]) (posedge CLKARDCLK) (221:515:515)(127:348:348))
        (PERIOD (posedge CLKBWRCLK) (2222))
        (SETUPHOLD(posedge ADDRBWRADDR[13:0]) (posedge CLKBWRCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(negedge ADDRBWRADDR[13:0]) (posedge CLKBWRCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(posedge DIBDI[15:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIBDI[15:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge DIPBDIP[1:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIPBDIP[1:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge WEBWE[3:0]) (posedge CLKBWRCLK) (221:515:515)(127:348:348))
        (SETUPHOLD(negedge WEBWE[3:0]) (posedge CLKBWRCLK) (221:515:515)(127:348:348))
      )
  )
  (CELL (CELLTYPE "X_RAMB18E1")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1)
      (DELAY
        (ABSOLUTE
          (PORT ADDRARDADDR[0] ( 0 )( 0 ))
          (PORT ADDRARDADDR[1] ( 0 )( 0 ))
          (PORT ADDRARDADDR[10] ( 0 )( 0 ))
          (PORT ADDRARDADDR[11] ( 0 )( 0 ))
          (PORT ADDRARDADDR[12] ( 0 )( 0 ))
          (PORT ADDRARDADDR[13] ( 0 )( 0 ))
          (PORT ADDRARDADDR[2] ( 0 )( 0 ))
          (PORT ADDRARDADDR[3] ( 0 )( 0 ))
          (PORT ADDRARDADDR[4] ( 0 )( 0 ))
          (PORT ADDRARDADDR[5] ( 0 )( 0 ))
          (PORT ADDRARDADDR[6] ( 0 )( 0 ))
          (PORT ADDRARDADDR[7] ( 0 )( 0 ))
          (PORT ADDRARDADDR[8] ( 0 )( 0 ))
          (PORT ADDRARDADDR[9] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[0] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[1] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[10] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[11] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[12] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[13] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[2] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[3] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[4] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[5] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[6] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[7] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[8] ( 0 )( 0 ))
          (PORT ADDRBWRADDR[9] ( 0 )( 0 ))
          (PORT CLKARDCLK ( 0 )( 0 ))
          (PORT CLKBWRCLK ( 0 )( 0 ))
          (PORT DIADI[0] ( 0 )( 0 ))
          (PORT DIADI[1] ( 0 )( 0 ))
          (PORT DIADI[10] ( 0 )( 0 ))
          (PORT DIADI[11] ( 0 )( 0 ))
          (PORT DIADI[12] ( 0 )( 0 ))
          (PORT DIADI[13] ( 0 )( 0 ))
          (PORT DIADI[14] ( 0 )( 0 ))
          (PORT DIADI[15] ( 0 )( 0 ))
          (PORT DIADI[2] ( 0 )( 0 ))
          (PORT DIADI[3] ( 0 )( 0 ))
          (PORT DIADI[4] ( 0 )( 0 ))
          (PORT DIADI[5] ( 0 )( 0 ))
          (PORT DIADI[6] ( 0 )( 0 ))
          (PORT DIADI[7] ( 0 )( 0 ))
          (PORT DIADI[8] ( 0 )( 0 ))
          (PORT DIADI[9] ( 0 )( 0 ))
          (PORT DIBDI[0] ( 0 )( 0 ))
          (PORT DIBDI[1] ( 0 )( 0 ))
          (PORT DIBDI[10] ( 0 )( 0 ))
          (PORT DIBDI[11] ( 0 )( 0 ))
          (PORT DIBDI[12] ( 0 )( 0 ))
          (PORT DIBDI[13] ( 0 )( 0 ))
          (PORT DIBDI[14] ( 0 )( 0 ))
          (PORT DIBDI[15] ( 0 )( 0 ))
          (PORT DIBDI[2] ( 0 )( 0 ))
          (PORT DIBDI[3] ( 0 )( 0 ))
          (PORT DIBDI[4] ( 0 )( 0 ))
          (PORT DIBDI[5] ( 0 )( 0 ))
          (PORT DIBDI[6] ( 0 )( 0 ))
          (PORT DIBDI[7] ( 0 )( 0 ))
          (PORT DIBDI[8] ( 0 )( 0 ))
          (PORT DIBDI[9] ( 0 )( 0 ))
          (PORT DIPADIP[0] ( 0 )( 0 ))
          (PORT DIPADIP[1] ( 0 )( 0 ))
          (PORT DIPBDIP[0] ( 0 )( 0 ))
          (PORT DIPBDIP[1] ( 0 )( 0 ))
          (PORT ENARDEN ( 0 )( 0 ))
          (PORT ENBWREN ( 0 )( 0 ))
          (PORT REGCEAREGCE ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTRAMARSTRAM ( 0 )( 0 ))
          (PORT RSTRAMB ( 0 )( 0 ))
          (PORT RSTREGARSTREG ( 0 )( 0 ))
          (PORT RSTREGB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEBWE[0] ( 0 )( 0 ))
          (PORT WEBWE[1] ( 0 )( 0 ))
          (PORT WEBWE[2] ( 0 )( 0 ))
          (PORT WEBWE[3] ( 0 )( 0 ))
          (IOPATH CLKARDCLK DOADO[15:0] (454:2073:2073)(454:2073:2073))
          (IOPATH CLKARDCLK DOPADOP[1:0] (454:2073:2073)(454:2073:2073))
          (IOPATH CLKBWRCLK DOBDO[15:0] (454:2073:2073)(454:2073:2073))
          (IOPATH CLKBWRCLK DOPBDOP[1:0] (454:2073:2073)(454:2073:2073))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKARDCLK) (2222))
        (SETUPHOLD(posedge ADDRARDADDR[13:0]) (posedge CLKARDCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(negedge ADDRARDADDR[13:0]) (posedge CLKARDCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(posedge DIADI[15:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIADI[15:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge DIPADIP[1:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIPADIP[1:0]) (posedge CLKARDCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENARDEN) (posedge CLKARDCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMARSTRAM) (posedge CLKARDCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge WEA[1:0]) (posedge CLKARDCLK) (221:515:515)(127:348:348))
        (SETUPHOLD(negedge WEA[1:0]) (posedge CLKARDCLK) (221:515:515)(127:348:348))
        (PERIOD (posedge CLKBWRCLK) (2222))
        (SETUPHOLD(posedge ADDRBWRADDR[13:0]) (posedge CLKBWRCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(negedge ADDRBWRADDR[13:0]) (posedge CLKBWRCLK) (200:480:480)(97:219:219))
        (SETUPHOLD(posedge DIBDI[15:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIBDI[15:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge DIPBDIP[1:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(negedge DIPBDIP[1:0]) (posedge CLKBWRCLK) (402:707:707)(198:337:337))
        (SETUPHOLD(posedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(negedge ENBWREN) (posedge CLKBWRCLK) (167:401:401)(94:196:196))
        (SETUPHOLD(posedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(negedge RSTRAMB) (posedge CLKBWRCLK) (175:401:401)(53:166:166))
        (SETUPHOLD(posedge WEBWE[3:0]) (posedge CLKBWRCLK) (221:515:515)(127:348:348))
        (SETUPHOLD(negedge WEBWE[3:0]) (posedge CLKBWRCLK) (221:515:515)(127:348:348))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/I_IS_TERMINATION_SLICE_NE0\.U_MUXF)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (IOPATH CI CO[0] (39:128:128)(39:128:128))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:106:106)(32:106:106))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_WCNT_LCMP_Q)
      (DELAY
        (ABSOLUTE
          (PORT CE (146:251:408)(146:251:408))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (13:27:27)(13:27:27))
          (PORT SRST (217:305:592)(217:305:592))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/GAND_CI_I_2\.A6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/I_IS_TERMINATION_SLICE_NE0\.U_MUXF)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (IOPATH CI CO[0] (39:128:128)(39:128:128))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:106:106)(32:106:106))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_WCNT_HCMP_Q)
      (DELAY
        (ABSOLUTE
          (PORT CE (194:299:531)(194:299:531))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (13:27:27)(13:27:27))
          (PORT SRST (228:316:613)(228:316:613))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/GAND_CI_I_2\.A6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/I_IS_TERMINATION_SLICE_NE0\.U_MUXF)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (IOPATH CI CO[0] (39:128:128)(39:128:128))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:106:106)(32:106:106))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_SCNT_CMP_Q)
      (DELAY
        (ABSOLUTE
          (PORT CE (232:337:636)(232:337:636))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (13:27:27)(13:27:27))
          (PORT SRST (269:357:722)(269:357:722))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/GAND_CI_I_2\.A6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:309:541)(204:309:541))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (279:367:747)(279:367:747))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (102:102:287)(102:102:287))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_32\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:309:541)(204:309:541))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (279:367:747)(279:367:747))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[3\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:306:306)(107:306:306))
          (IOPATH CYINIT O[2] (123:361:361)(123:361:361))
          (IOPATH CYINIT O[3] (139:421:421)(139:421:421))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH DI[1] CO[1] (78:254:254)(78:254:254))
          (IOPATH DI[1] CO[2] (94:324:324)(94:324:324))
          (IOPATH DI[1] CO[3] (86:275:275)(86:275:275))
          (IOPATH DI[1] O[2] (95:310:310)(95:310:310))
          (IOPATH DI[1] O[3] (111:385:385)(111:385:385))
          (IOPATH DI[2] CO[2] (53:185:185)(53:185:185))
          (IOPATH DI[2] CO[3] (57:192:192)(57:192:192))
          (IOPATH DI[2] O[3] (68:248:248)(68:248:248))
          (IOPATH DI[3] CO[3] (55:184:184)(55:184:184))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (77:77:199)(77:77:199))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_33\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:309:541)(204:309:541))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (279:367:747)(279:367:747))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:281)(101:101:281))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_34\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:309:541)(204:309:541))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (279:367:747)(279:367:747))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_35\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[7\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (208:313:552)(208:313:552))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (185:273:503)(185:273:503))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (102:102:287)(102:102:287))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_28\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[6\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (208:313:552)(208:313:552))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (185:273:503)(185:273:503))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[7\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CI CO[0] (39:124:124)(39:124:124))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:108:108)(32:108:108))
          (IOPATH CI O[1] (55:166:166)(55:166:166))
          (IOPATH CI O[2] (48:141:141)(48:141:141))
          (IOPATH CI O[3] (63:206:206)(63:206:206))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH DI[1] CO[1] (78:254:254)(78:254:254))
          (IOPATH DI[1] CO[2] (94:324:324)(94:324:324))
          (IOPATH DI[1] CO[3] (86:275:275)(86:275:275))
          (IOPATH DI[1] O[2] (95:310:310)(95:310:310))
          (IOPATH DI[1] O[3] (111:385:385)(111:385:385))
          (IOPATH DI[2] CO[2] (53:185:185)(53:185:185))
          (IOPATH DI[2] CO[3] (57:192:192)(57:192:192))
          (IOPATH DI[2] O[3] (68:248:248)(68:248:248))
          (IOPATH DI[3] CO[3] (55:184:184)(55:184:184))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:194)(72:72:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_29\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[5\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (208:313:552)(208:313:552))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (185:273:503)(185:273:503))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:281)(101:101:281))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_30\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[4\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (208:313:552)(208:313:552))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (185:273:503)(185:273:503))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_31\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[9\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (IOPATH CI CO[0] (39:124:124)(39:124:124))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:108:108)(32:108:108))
          (IOPATH CI O[1] (55:166:166)(55:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[9\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (154:259:413)(154:259:413))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (178:266:490)(178:266:490))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (106:106:286)(106:106:286))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_NO_TSEQ\.I_SRLT_NE_1\.U_SCNT\/G\[8\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (154:259:413)(154:259:413))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (178:266:490)(178:266:490))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iSCNT\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_27\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (177:265:487)(177:265:487))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/iSTAT_CNT\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (102:102:287)(102:102:287))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE control_0\<2\>_4\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (177:265:487)(177:265:487))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[3\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:306:306)(107:306:306))
          (IOPATH CYINIT O[2] (123:361:361)(123:361:361))
          (IOPATH CYINIT O[3] (139:421:421)(139:421:421))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH DI[1] CO[1] (78:254:254)(78:254:254))
          (IOPATH DI[1] CO[2] (94:324:324)(94:324:324))
          (IOPATH DI[1] CO[3] (86:275:275)(86:275:275))
          (IOPATH DI[1] O[2] (95:310:310)(95:310:310))
          (IOPATH DI[1] O[3] (111:385:385)(111:385:385))
          (IOPATH DI[2] CO[2] (53:185:185)(53:185:185))
          (IOPATH DI[2] CO[3] (57:192:192)(57:192:192))
          (IOPATH DI[2] O[3] (68:248:248)(68:248:248))
          (IOPATH DI[3] CO[3] (55:184:184)(55:184:184))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/iSTAT_CNT\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:194)(72:72:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE control_0\<2\>_3\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (177:265:487)(177:265:487))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/iSTAT_CNT\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:281)(101:101:281))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE control_0\<2\>_2\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (177:265:487)(177:265:487))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/iSTAT_CNT\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE control_0\<2\>\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[5\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (IOPATH CI CO[0] (39:124:124)(39:124:124))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:108:108)(32:108:108))
          (IOPATH CI O[1] (55:166:166)(55:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[5\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (223:311:605)(223:311:605))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/iSTAT_CNT\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:281)(101:101:281))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[4\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (223:311:605)(223:311:605))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/iSTAT_CNT\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE control_0\<2\>_5\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (272:360:734)(272:360:734))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (111:111:296)(111:111:296))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_21\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (272:360:734)(272:360:734))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[3\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:306:306)(107:306:306))
          (IOPATH CYINIT O[2] (123:361:361)(123:361:361))
          (IOPATH CYINIT O[3] (139:421:421)(139:421:421))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH DI[1] CO[1] (78:254:254)(78:254:254))
          (IOPATH DI[1] CO[2] (94:324:324)(94:324:324))
          (IOPATH DI[1] CO[3] (86:275:275)(86:275:275))
          (IOPATH DI[1] O[2] (95:310:310)(95:310:310))
          (IOPATH DI[1] O[3] (111:385:385)(111:385:385))
          (IOPATH DI[2] CO[2] (53:185:185)(53:185:185))
          (IOPATH DI[2] CO[3] (57:192:192)(57:192:192))
          (IOPATH DI[2] O[3] (68:248:248)(68:248:248))
          (IOPATH DI[3] CO[3] (55:184:184)(55:184:184))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (82:82:204)(82:82:204))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_20\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (272:360:734)(272:360:734))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (119:119:299)(119:119:299))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_19\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (272:360:734)(272:360:734))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (81:81:204)(81:81:204))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_18\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[7\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (321:409:855)(321:409:855))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (107:107:292)(107:107:292))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_25\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[6\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (321:409:855)(321:409:855))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[7\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CI CO[0] (39:124:124)(39:124:124))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:108:108)(32:108:108))
          (IOPATH CI O[1] (55:166:166)(55:166:166))
          (IOPATH CI O[2] (48:141:141)(48:141:141))
          (IOPATH CI O[3] (63:206:206)(63:206:206))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH DI[1] CO[1] (78:254:254)(78:254:254))
          (IOPATH DI[1] CO[2] (94:324:324)(94:324:324))
          (IOPATH DI[1] CO[3] (86:275:275)(86:275:275))
          (IOPATH DI[1] O[2] (95:310:310)(95:310:310))
          (IOPATH DI[1] O[3] (111:385:385)(111:385:385))
          (IOPATH DI[2] CO[2] (53:185:185)(53:185:185))
          (IOPATH DI[2] CO[3] (57:192:192)(57:192:192))
          (IOPATH DI[2] O[3] (68:248:248)(68:248:248))
          (IOPATH DI[3] CO[3] (55:184:184)(55:184:184))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (77:77:199)(77:77:199))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_24\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[5\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (321:409:855)(321:409:855))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:281)(101:101:281))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_23\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[4\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (321:409:855)(321:409:855))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_22\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[9\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (IOPATH CI CO[0] (39:124:124)(39:124:124))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:108:108)(32:108:108))
          (IOPATH CI O[1] (55:166:166)(55:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[9\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (368:456:974)(368:456:974))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:281)(101:101:281))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[8\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (368:456:974)(368:456:974))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT_CNT\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_26\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (274:362:678)(274:362:678))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (216:216:601)(216:216:601))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_4\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (274:362:678)(274:362:678))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[3\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CYINIT CO[0] (86:241:241)(86:241:241))
          (IOPATH CYINIT CO[1] (98:281:281)(98:281:281))
          (IOPATH CYINIT CO[2] (114:345:345)(114:345:345))
          (IOPATH CYINIT CO[3] (109:306:306)(109:306:306))
          (IOPATH CYINIT O[0] (82:217:217)(82:217:217))
          (IOPATH CYINIT O[1] (100:283:283)(100:283:283))
          (IOPATH CYINIT O[2] (115:339:339)(115:339:339))
          (IOPATH CYINIT O[3] (133:404:404)(133:404:404))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH DI[3] CO[3] (54:180:180)(54:180:180))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (71:71:186)(71:71:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_3\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (274:362:678)(274:362:678))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:283)(101:101:283))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_2\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (274:362:678)(274:362:678))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (167:167:463)(167:167:463))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[7\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (320:408:796)(320:408:796))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (95:95:275)(95:95:275))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[6\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (320:408:796)(320:408:796))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[7\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CI CO[0] (38:125:125)(38:125:125))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (45:145:145)(45:145:145))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:107:107)(32:107:107))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:206:206)(63:206:206))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:181)(66:66:181))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_7\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[5\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (320:408:796)(320:408:796))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (96:96:278)(96:96:278))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_6\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[4\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (320:408:796)(320:408:796))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/iSTAT_CNT\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:182)(66:66:182))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_5\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (187:289:449)(187:289:449))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (226:314:530)(226:314:530))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (95:95:275)(95:95:275))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_48\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (187:289:449)(187:289:449))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (226:314:530)(226:314:530))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[3\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CYINIT CO[0] (86:241:241)(86:241:241))
          (IOPATH CYINIT CO[1] (98:281:281)(98:281:281))
          (IOPATH CYINIT CO[2] (114:345:345)(114:345:345))
          (IOPATH CYINIT CO[3] (109:306:306)(109:306:306))
          (IOPATH CYINIT O[0] (82:217:217)(82:217:217))
          (IOPATH CYINIT O[1] (100:283:283)(100:283:283))
          (IOPATH CYINIT O[2] (115:339:339)(115:339:339))
          (IOPATH CYINIT O[3] (133:404:404)(133:404:404))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH DI[3] CO[3] (54:180:180)(54:180:180))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:181)(66:66:181))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_47\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (187:289:449)(187:289:449))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (226:314:530)(226:314:530))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (96:96:278)(96:96:278))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_46\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (187:289:449)(187:289:449))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (226:314:530)(226:314:530))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:182)(66:66:182))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_45\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[7\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (233:335:566)(233:335:566))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (231:319:544)(231:319:544))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (95:95:275)(95:95:275))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_52\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[6\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (233:335:566)(233:335:566))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (231:319:544)(231:319:544))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[7\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CI CO[0] (38:125:125)(38:125:125))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (45:145:145)(45:145:145))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:107:107)(32:107:107))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:206:206)(63:206:206))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH DI[3] CO[3] (54:180:180)(54:180:180))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:181)(66:66:181))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_51\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[5\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (233:335:566)(233:335:566))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (231:319:544)(231:319:544))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (96:96:278)(96:96:278))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_50\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[4\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (233:335:566)(233:335:566))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (231:319:544)(231:319:544))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:182)(66:66:182))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_49\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[10\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:382:685)(280:382:685))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (277:365:662)(277:365:662))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[10\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (IOPATH CI CO[0] (38:125:125)(38:125:125))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (45:145:145)(45:145:145))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:107:107)(32:107:107))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:181)(66:66:181))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[9\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:382:685)(280:382:685))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (277:365:662)(277:365:662))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (96:96:278)(96:96:278))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_54\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[8\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:382:685)(280:382:685))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (277:365:662)(277:365:662))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_row_addr\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:182)(66:66:182))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_53\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:306:544)(204:306:544))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (124:212:361)(124:212:361))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_col_addr_wide\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (100:100:280)(100:100:280))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:306:544)(204:306:544))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (124:212:361)(124:212:361))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[3\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CYINIT CO[0] (86:241:241)(86:241:241))
          (IOPATH CYINIT CO[1] (98:281:281)(98:281:281))
          (IOPATH CYINIT CO[2] (114:345:345)(114:345:345))
          (IOPATH CYINIT CO[3] (109:306:306)(109:306:306))
          (IOPATH CYINIT O[0] (82:217:217)(82:217:217))
          (IOPATH CYINIT O[1] (100:283:283)(100:283:283))
          (IOPATH CYINIT O[2] (115:339:339)(115:339:339))
          (IOPATH CYINIT O[3] (133:404:404)(133:404:404))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_col_addr_wide\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:185)(70:70:185))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_61\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:306:544)(204:306:544))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (124:212:361)(124:212:361))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_col_addr_wide\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (100:100:282)(100:100:282))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_60\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (204:306:544)(204:306:544))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (124:212:361)(124:212:361))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/rd_col_addr_wide\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:186)(70:70:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_59\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/COUNT\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (97:199:278)(97:199:278))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (174:262:489)(174:262:489))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/addr\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (113:113:293)(113:113:293))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/COUNT\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (97:199:278)(97:199:278))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (174:262:489)(174:262:489))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/COUNT\/G\[3\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CYINIT CO[0] (86:241:241)(86:241:241))
          (IOPATH CYINIT CO[1] (98:281:281)(98:281:281))
          (IOPATH CYINIT CO[2] (114:345:345)(114:345:345))
          (IOPATH CYINIT CO[3] (109:306:306)(109:306:306))
          (IOPATH CYINIT O[0] (82:217:217)(82:217:217))
          (IOPATH CYINIT O[1] (100:283:283)(100:283:283))
          (IOPATH CYINIT O[2] (115:339:339)(115:339:339))
          (IOPATH CYINIT O[3] (133:404:404)(133:404:404))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/addr\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:199)(84:84:199))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_10\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/COUNT\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (97:199:278)(97:199:278))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (174:262:489)(174:262:489))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/addr\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (109:109:291)(109:109:291))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_9\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/COUNT\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (97:199:278)(97:199:278))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (174:262:489)(174:262:489))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/addr\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (84:84:200)(84:84:200))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/N1_8\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (286:388:752)(286:388:752))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (152:240:389)(152:240:389))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:285)(105:105:285))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_41\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (286:388:752)(286:388:752))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (152:240:389)(152:240:389))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[3\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CYINIT CO[0] (86:241:241)(86:241:241))
          (IOPATH CYINIT CO[1] (98:281:281)(98:281:281))
          (IOPATH CYINIT CO[2] (114:345:345)(114:345:345))
          (IOPATH CYINIT CO[3] (109:306:306)(109:306:306))
          (IOPATH CYINIT O[0] (82:217:217)(82:217:217))
          (IOPATH CYINIT O[1] (100:283:283)(100:283:283))
          (IOPATH CYINIT O[2] (115:339:339)(115:339:339))
          (IOPATH CYINIT O[3] (133:404:404)(133:404:404))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH DI[3] CO[3] (54:180:180)(54:180:180))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (71:71:186)(71:71:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_42\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (286:388:752)(286:388:752))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (152:240:389)(152:240:389))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:287)(105:105:287))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_43\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (286:388:752)(286:388:752))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (152:240:389)(152:240:389))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:191)(75:75:191))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_44\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[7\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:637)(242:344:637))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (201:289:510)(201:289:510))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<7\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (104:104:284)(104:104:284))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_37\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[6\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:637)(242:344:637))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (201:289:510)(201:289:510))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[7\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:21:21)(8:21:21))
          (IOPATH CI CO[0] (38:125:125)(38:125:125))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (45:145:145)(45:145:145))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:107:107)(32:107:107))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:206:206)(63:206:206))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH DI[1] CO[1] (76:246:246)(76:246:246))
          (IOPATH DI[1] CO[2] (91:318:318)(91:318:318))
          (IOPATH DI[1] CO[3] (83:270:270)(83:270:270))
          (IOPATH DI[1] O[2] (93:306:306)(93:306:306))
          (IOPATH DI[1] O[3] (109:381:381)(109:381:381))
          (IOPATH DI[2] CO[2] (53:182:182)(53:182:182))
          (IOPATH DI[2] CO[3] (57:191:191)(57:191:191))
          (IOPATH DI[2] O[3] (67:244:244)(67:244:244))
          (IOPATH DI[3] CO[3] (54:180:180)(54:180:180))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH S[2] CO[2] (55:178:178)(55:178:178))
          (IOPATH S[2] CO[3] (71:246:246)(71:246:246))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:233:233)(61:233:233))
          (IOPATH S[3] CO[3] (67:230:230)(67:230:230))
          (IOPATH S[3] O[3] (40:153:153)(40:153:153))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:190)(75:75:190))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_38\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[5\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:637)(242:344:637))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (201:289:510)(201:289:510))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (110:110:292)(110:110:292))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_39\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[4\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:637)(242:344:637))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (201:289:510)(201:289:510))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (80:80:196)(80:80:196))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_40\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[9\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 0 )( 0 ))
          (PORT S[0] (10:24:24)(10:24:24))
          (PORT S[1] (8:21:21)(8:21:21))
          (IOPATH CI CO[0] (38:125:125)(38:125:125))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (45:145:145)(45:145:145))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:107:107)(32:107:107))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH DI[0] CO[0] (52:163:163)(52:163:163))
          (IOPATH DI[0] CO[1] (83:268:268)(83:268:268))
          (IOPATH DI[0] CO[2] (102:340:340)(102:340:340))
          (IOPATH DI[0] CO[3] (88:283:283)(88:283:283))
          (IOPATH DI[0] O[1] (65:208:208)(65:208:208))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (112:385:385)(112:385:385))
          (IOPATH S[0] CO[0] (57:211:211)(57:211:211))
          (IOPATH S[0] CO[1] (87:289:289)(87:289:289))
          (IOPATH S[0] CO[2] (108:362:362)(108:362:362))
          (IOPATH S[0] CO[3] (96:317:317)(96:317:317))
          (IOPATH S[0] O[0] (40:130:130)(40:130:130))
          (IOPATH S[0] O[1] (66:244:244)(66:244:244))
          (IOPATH S[0] O[2] (101:339:339)(101:339:339))
          (IOPATH S[0] O[3] (117:411:411)(117:411:411))
          (IOPATH S[1] CO[1] (83:289:289)(83:289:289))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (95:315:315)(95:315:315))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:348:348)(98:348:348))
          (IOPATH S[1] O[3] (114:407:407)(114:407:407))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[9\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (193:295:516)(193:295:516))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (247:335:628)(247:335:628))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (105:105:287)(105:105:287))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_SRLT_NE_1\.U_WCNT\/G\[8\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (193:295:516)(193:295:516))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (11:31:31)(11:31:31))
          (PORT SRST (247:335:628)(247:335:628))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_NUM_SAMPLES\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:191)(75:75:191))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_36\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (206:311:540)(206:311:540))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (168:256:469)(168:256:469))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/count\<3\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (102:102:287)(102:102:287))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_58\.D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (206:311:540)(206:311:540))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (168:256:469)(168:256:469))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[3\]\.GnH\.U_MUXCY)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 0 )( 0 ))
          (PORT DI[1] ( 0 )( 0 ))
          (PORT DI[2] ( 0 )( 0 ))
          (PORT DI[3] ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (PORT S[1] (8:22:22)(8:22:22))
          (PORT S[2] (9:24:24)(9:24:24))
          (PORT S[3] (8:22:22)(8:22:22))
          (IOPATH CYINIT CO[0] (94:264:264)(94:264:264))
          (IOPATH CYINIT CO[1] (105:303:303)(105:303:303))
          (IOPATH CYINIT CO[2] (121:367:367)(121:367:367))
          (IOPATH CYINIT CO[3] (115:323:323)(115:323:323))
          (IOPATH CYINIT O[0] (89:239:239)(89:239:239))
          (IOPATH CYINIT O[1] (107:306:306)(107:306:306))
          (IOPATH CYINIT O[2] (123:361:361)(123:361:361))
          (IOPATH CYINIT O[3] (139:421:421)(139:421:421))
          (IOPATH DI[0] CO[0] (52:165:165)(52:165:165))
          (IOPATH DI[0] CO[1] (83:269:269)(83:269:269))
          (IOPATH DI[0] CO[2] (102:341:341)(102:341:341))
          (IOPATH DI[0] CO[3] (88:282:282)(88:282:282))
          (IOPATH DI[0] O[1] (65:211:211)(65:211:211))
          (IOPATH DI[0] O[2] (96:314:314)(96:314:314))
          (IOPATH DI[0] O[3] (111:384:384)(111:384:384))
          (IOPATH DI[1] CO[1] (78:254:254)(78:254:254))
          (IOPATH DI[1] CO[2] (94:324:324)(94:324:324))
          (IOPATH DI[1] CO[3] (86:275:275)(86:275:275))
          (IOPATH DI[1] O[2] (95:310:310)(95:310:310))
          (IOPATH DI[1] O[3] (111:385:385)(111:385:385))
          (IOPATH DI[2] CO[2] (53:185:185)(53:185:185))
          (IOPATH DI[2] CO[3] (57:192:192)(57:192:192))
          (IOPATH DI[2] O[3] (68:248:248)(68:248:248))
          (IOPATH DI[3] CO[3] (55:184:184)(55:184:184))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH S[1] CO[1] (83:290:290)(83:290:290))
          (IOPATH S[1] CO[2] (105:357:357)(105:357:357))
          (IOPATH S[1] CO[3] (97:316:316)(97:316:316))
          (IOPATH S[1] O[1] (41:137:137)(41:137:137))
          (IOPATH S[1] O[2] (98:349:349)(98:349:349))
          (IOPATH S[1] O[3] (114:406:406)(114:406:406))
          (IOPATH S[2] CO[2] (55:179:179)(55:179:179))
          (IOPATH S[2] CO[3] (71:248:248)(71:248:248))
          (IOPATH S[2] O[2] (45:156:156)(45:156:156))
          (IOPATH S[2] O[3] (61:235:235)(61:235:235))
          (IOPATH S[3] CO[3] (67:229:229)(67:229:229))
          (IOPATH S[3] O[3] (40:152:152)(40:152:152))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/count\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:194)(72:72:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_57\.C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (206:311:540)(206:311:540))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (168:256:469)(168:256:469))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/count\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:281)(101:101:281))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_56\.B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (206:311:540)(206:311:540))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (168:256:469)(168:256:469))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/count\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/N1_55\.A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/clkin1_buf)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (316:702:702)(316:702:702))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE icon_2\/U0\/U_ICON\/I_YES_BSCAN\.U_BS\/I_USE_SOFTBSCAN_EQ0\.I_USE_XST_TCK_WORKAROUND_EQ1\.U_ICON_BSCAN_BUFG\/U_BUFG)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (33:92:92)(33:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BSCAN_VIRTEX6")
    (INSTANCE icon_2\/U0\/U_ICON\/I_YES_BSCAN\.U_BS\/I_V6\.ISYN\.I_USE_SOFTBSCAN_EQ0\.U_BS)
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clkDiv\/clkout1_buf)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (33:92:92)(33:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clkDiv\/clkout2_buf)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (33:92:92)(33:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clkDiv\/clkf_buf)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (33:92:92)(33:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/CLKIN1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (283:283:730)(283:283:730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/PSENINV)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/PSINCDECINV)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/RSTINV)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (855:855:1455)(855:855:1455))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/CLKIN2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/CLKINSELINV)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/PWRDWNINV)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clkDiv\/mmcm_adv_inst\/CLKFBIN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (684:684:1623)(684:684:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_MMCM_ADV")
    (INSTANCE clkDiv\/mmcm_adv_inst)
      (TIMINGCHECK
        (SETUPHOLD(posedge DADDR[0]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DADDR[0]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DADDR[1]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DADDR[1]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DADDR[2]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DADDR[2]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DADDR[3]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DADDR[3]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DADDR[4]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DADDR[4]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DADDR[5]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DADDR[5]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DADDR[6]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DADDR[6]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DEN) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DEN) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[0]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[0]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[1]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[1]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[10]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[10]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[11]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[11]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[12]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[12]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[13]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[13]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[14]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[14]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[15]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[15]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[2]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[2]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[3]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[3]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[4]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[4]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[5]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[5]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[6]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[6]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[7]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[7]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[8]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[8]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DI[9]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DI[9]) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge DWE) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(negedge DWE) (posedge DCLK) (584:1622:1622)(0))
        (SETUPHOLD(posedge PSEN) (posedge PSCLK) (1040)(0))
        (SETUPHOLD(negedge PSEN) (posedge PSCLK) (1040)(0))
        (SETUPHOLD(posedge PSINCDEC) (posedge PSCLK) (1040)(0))
        (SETUPHOLD(negedge PSINCDEC) (posedge PSCLK) (1040)(0))
        (PERIOD (posedge PSCLK) (2221))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/SCNT_CE\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/SCNT_CE_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCE\/I_YESLUT6\.U_SRLC16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (194:198:439)(194:198:439))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/F_NO_TCMC\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (128:216:360)(128:216:360))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (583:587:1313)(583:587:1313))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<10\>\/vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<10\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (582:582:1304)(582:582:1304))
          (PORT ADR2 (165:165:462)(165:165:462))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (595:599:1318)(595:599:1318))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<13\>\/vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<13\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (599:599:1358)(599:599:1358))
          (PORT ADR2 (211:211:584)(211:211:584))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (569:573:1286)(569:573:1286))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (457:461:1021)(457:461:1021))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_TRIG0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (PORT SRST (182:270:490)(182:270:490))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_TRIG)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (151:151:410)(151:151:410))
          (PORT ADR2 (251:251:635)(251:251:635))
          (PORT ADR0 (297:297:773)(297:297:773))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TRIGQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_STORAGE_QUAL\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TRIGQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<1\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<1\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<1\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (46:119:119)(46:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_MUXF8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (205:205:508)(205:205:508))
          (IOPATH IA O (16:56:56)(16:56:56))
          (IOPATH IB O (16:54:54)(16:54:54))
          (IOPATH SEL O (51:130:130)(51:130:130))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_MUXF7_AB)
      (DELAY
        (ABSOLUTE
          (PORT IA (8:22:22)(8:22:22))
          (PORT IB (9:24:24)(9:24:24))
          (PORT SEL (165:165:395)(165:165:395))
          (IOPATH IA O (48:149:149)(48:149:149))
          (IOPATH IB O (48:150:150)(48:150:150))
          (IOPATH SEL O (58:156:156)(58:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_MUXF7_CD)
      (DELAY
        (ABSOLUTE
          (PORT IA (8:22:22)(8:22:22))
          (PORT IB (9:24:24)(9:24:24))
          (PORT SEL (214:214:523)(214:214:523))
          (IOPATH IA O (41:129:129)(41:129:129))
          (IOPATH IB O (40:130:130)(40:130:130))
          (IOPATH SEL O (58:152:152)(58:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (247:251:568)(247:251:568))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (247:251:568)(247:251:568))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (247:251:568)(247:251:568))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (247:251:568)(247:251:568))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<7\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<7\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (44:116:116)(44:116:116))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<7\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (43:115:115)(43:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_MUXF7)
      (DELAY
        (ABSOLUTE
          (PORT IA (8:22:22)(8:22:22))
          (PORT IB (9:24:24)(9:24:24))
          (PORT SEL (256:256:636)(256:256:636))
          (IOPATH IA O (48:149:149)(48:149:149))
          (IOPATH IB O (48:150:150)(48:150:150))
          (IOPATH SEL O (58:156:156)(58:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_MUXF7)
      (DELAY
        (ABSOLUTE
          (PORT IA (8:22:22)(8:22:22))
          (PORT IB (9:24:24)(9:24:24))
          (PORT SEL (155:155:393)(155:155:393))
          (IOPATH IA O (41:129:129)(41:129:129))
          (IOPATH IB O (40:130:130)(40:130:130))
          (IOPATH SEL O (58:152:152)(58:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (244:248:559)(244:248:559))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (244:248:559)(244:248:559))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (244:248:559)(244:248:559))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (244:248:559)(244:248:559))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (598:598:1353)(598:598:1353))
          (PORT ADR3 (137:137:387)(137:137:387))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (557:557:1269)(557:557:1269))
          (PORT ADR0 (207:207:588)(207:207:588))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (693:693:1639)(693:693:1639))
          (PORT ADR0 (254:254:707)(254:254:707))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (669:669:1606)(669:669:1606))
          (PORT ADR5 (84:84:228)(84:84:228))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_WR_EN\/ila_2\/U0\/I_NO_D\.U_ILA\/iCAP_WR_EN_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_INTCAP_F\.U_CAPWE1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (168:256:476)(168:256:476))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/iTRIGGER_OUT_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (205:205:582)(205:205:582))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_TRIG1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (PORT SRST (168:256:476)(168:256:476))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge SRST) (posedge CLK) (156:447:447)(-59:-109:-109))
        (SETUPHOLD(negedge SRST) (posedge CLK) (156:447:447)(-59:-109:-109))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[7\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SSET (188:276:509)(188:276:509))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[6\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SSET (188:276:509)(188:276:509))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[5\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SSET (188:276:509)(188:276:509))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[4\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SSET (188:276:509)(188:276:509))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SSET) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_CAP_DLY)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (280:368:750)(280:368:750))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_INTCAP_F\.U_CAPWE0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (203:291:521)(203:291:521))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.I_YES_OREG\.OUT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.I_YES_OREG\.OUT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (252:340:648)(252:340:648))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.I_YES_OREG\.OUT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (252:340:648)(252:340:648))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (608:612:1394)(608:612:1394))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<8\>\/vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<8\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (642:642:1526)(642:642:1526))
          (PORT ADR5 (97:97:258)(97:97:258))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (531:535:1182)(531:535:1182))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<7\>\/vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (575:575:1319)(575:575:1319))
          (PORT ADR2 (167:167:465)(167:167:465))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (575:575:1316)(575:575:1316))
          (PORT ADR1 (218:218:608)(218:218:608))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (538:542:1182)(538:542:1182))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<5\>\/vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (585:585:1391)(585:585:1391))
          (PORT ADR5 (46:46:128)(46:46:128))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/LUT_CE)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (140:140:361)(140:140:361))
          (PORT ADR1 (236:236:618)(236:236:618))
          (PORT ADR3 (224:224:555)(224:224:555))
          (PORT ADR5 (68:68:148)(68:68:148))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (474:478:1047)(474:478:1047))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (405:409:890)(405:409:890))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<2\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<2\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<2\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<2\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (46:119:119)(46:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_MUXF8)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (206:206:515)(206:206:515))
          (IOPATH IA O (16:56:56)(16:56:56))
          (IOPATH IB O (16:54:54)(16:54:54))
          (IOPATH SEL O (51:130:130)(51:130:130))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_MUXF7_AB)
      (DELAY
        (ABSOLUTE
          (PORT IA (8:22:22)(8:22:22))
          (PORT IB (9:24:24)(9:24:24))
          (PORT SEL (163:163:399)(163:163:399))
          (IOPATH IA O (48:149:149)(48:149:149))
          (IOPATH IB O (48:150:150)(48:150:150))
          (IOPATH SEL O (58:156:156)(58:156:156))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_MUXF7_CD)
      (DELAY
        (ABSOLUTE
          (PORT IA (8:22:22)(8:22:22))
          (PORT IB (9:24:24)(9:24:24))
          (PORT SEL (110:110:261)(110:110:261))
          (IOPATH IA O (41:129:129)(41:129:129))
          (IOPATH IB O (40:130:130)(40:130:130))
          (IOPATH SEL O (58:152:152)(58:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (193:197:427)(193:197:427))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(negedge D) (posedge CLK) (79:314:314)(54:156:156))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (193:197:427)(193:197:427))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (193:197:427)(193:197:427))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (193:197:427)(193:197:427))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (196:200:438)(196:200:438))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(27:94:94))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WLCMPCE\/I_YESLUT6\.U_SRL32)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (196:200:438)(196:200:438))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WHCMPCE\/I_YESLUT6\.U_SRL32)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (196:200:438)(196:200:438))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[7\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (149:237:387)(149:237:387))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[6\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (149:237:387)(149:237:387))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[5\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (149:237:387)(149:237:387))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[4\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (149:237:387)(149:237:387))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[7\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (PORT SRST (195:283:505)(195:283:505))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[7\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (174:174:448)(174:174:448))
          (PORT ADR3 (194:194:526)(194:194:526))
          (PORT ADR0 (256:256:704)(256:256:704))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[6\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (22:49:49)(22:49:49))
          (PORT SRST (195:283:505)(195:283:505))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[6\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (221:221:602)(221:221:602))
          (PORT ADR2 (264:264:710)(264:264:710))
          (PORT ADR5 (94:94:247)(94:94:247))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[5\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (PORT SRST (195:283:505)(195:283:505))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[5\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (131:131:328)(131:131:328))
          (PORT ADR5 (188:188:478)(188:188:478))
          (PORT ADR3 (148:148:411)(148:148:411))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[4\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (PORT SRST (195:283:505)(195:283:505))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[4\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (104:104:254)(104:104:254))
          (PORT ADR0 (264:264:720)(264:264:720))
          (PORT ADR1 (216:216:602)(216:216:602))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (557:561:1264)(557:561:1264))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (513:517:1149)(513:517:1149))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (474:478:1039)(474:478:1039))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/cnt_reset\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/cnt_reset_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (46:46:128)(46:46:128))
          (PORT ADR3 (144:144:399)(144:144:399))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (417:421:911)(417:421:911))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (304:308:645)(304:308:645))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/iDOUT\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/iDOUT_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/iDOUT\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/iDOUT_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:98:98)(36:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_NMU_EQ1\.U_iDOUT\/I_YESLUT6\.U_SRLC16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (295:299:630)(295:299:630))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_STORAGE_QUAL\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_NMU_EQ1\.U_iDOUT\/I_YESLUT6\.U_SRLC16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 (211:211:594)(211:211:594))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (295:299:630)(295:299:630))
          (IOPATH A0 Q (39:98:98)(39:98:98))
          (IOPATH A1 Q (44:91:91)(44:91:91))
          (IOPATH A2 Q (43:92:92)(43:92:92))
          (IOPATH A3 Q (43:98:98)(43:98:98))
          (IOPATH CLK Q (393:1533:1533)(393:1533:1533))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[3\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (201:289:519)(201:289:519))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[2\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (201:289:519)(201:289:519))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[1\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (201:289:519)(201:289:519))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[0\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (201:289:519)(201:289:519))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_OUTREG\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (184:272:494)(184:272:494))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iCAP_ADDR\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iCAP_ADDR\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:93:93)(38:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iCAP_ADDR\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/iCAP_ADDR\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[3\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (PORT SRST (201:289:518)(201:289:518))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[3\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (162:162:428)(162:162:428))
          (PORT ADR5 (200:200:510)(200:200:510))
          (PORT ADR4 (120:120:323)(120:120:323))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[2\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (PORT SRST (201:289:518)(201:289:518))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[2\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (227:227:603)(227:227:603))
          (PORT ADR4 (172:172:447)(172:172:447))
          (PORT ADR1 (263:263:723)(263:263:723))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[1\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (PORT SRST (201:289:518)(201:289:518))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[1\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (159:159:419)(159:159:419))
          (PORT ADR1 (316:316:846)(316:316:846))
          (PORT ADR5 (93:93:244)(93:93:244))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[9\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (36:95:95)(36:95:95))
          (PORT SRST (201:289:518)(201:289:518))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(negedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[0\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (PORT SRST (201:289:518)(201:289:518))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[0\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (162:162:427)(162:162:427))
          (PORT ADR2 (271:271:718)(271:271:718))
          (PORT ADR0 (218:218:606)(218:218:606))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[8\]\.U_CAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (36:95:95)(36:95:95))
          (PORT SRST (201:289:518)(201:289:518))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(negedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.I_SRL\.U_SELX)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (137:141:291)(137:141:291))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/cfg_data\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (43:115:115)(43:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_MUXF7)
      (DELAY
        (ABSOLUTE
          (PORT IA (8:22:22)(8:22:22))
          (PORT IB (9:24:24)(9:24:24))
          (PORT SEL (246:246:616)(246:246:616))
          (IOPATH IA O (41:129:129)(41:129:129))
          (IOPATH IB O (40:130:130)(40:130:130))
          (IOPATH SEL O (58:152:152)(58:152:152))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (142:146:303)(142:146:303))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(negedge D) (posedge CLK) (99:358:358)(35:112:112))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC32E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A)
      (DELAY
        (ABSOLUTE
          (PORT A[0] ( 0 )( 0 ))
          (PORT A[1] ( 0 )( 0 ))
          (PORT A[2] ( 0 )( 0 ))
          (PORT A[3] ( 0 )( 0 ))
          (PORT A[4] ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT CE (142:146:303)(142:146:303))
          (IOPATH A[0] Q (34:68:68)(34:68:68))
          (IOPATH A[1] Q (34:68:68)(34:68:68))
          (IOPATH A[2] Q (34:68:68)(34:68:68))
          (IOPATH A[3] Q (34:68:68)(34:68:68))
          (IOPATH A[4] Q (34:68:68)(34:68:68))
          (IOPATH CLK Q31 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (102:365:365)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (432:432:1013)(432:432:1013))
          (PORT ADR1 (212:212:603)(212:212:603))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (479:479:1080)(479:479:1080))
          (PORT ADR3 (141:141:401)(141:141:401))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (574:574:1359)(574:574:1359))
          (PORT ADR3 (140:140:399)(140:140:399))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (522:522:1246)(522:522:1246))
          (PORT ADR0 (205:205:581)(205:205:581))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/DLY2_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/DLY1_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_STORAGE_QUAL\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_OUTREG\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (184:272:494)(184:272:494))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[3\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (276:378:681)(276:378:681))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[2\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (276:378:681)(276:378:681))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[1\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (276:378:681)(276:378:681))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[0\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (276:378:681)(276:378:681))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/NS_dstat\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/NS_dstat\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:95:95)(35:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[3\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (152:254:414)(152:254:414))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (342:430:824)(342:430:824))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_BRK1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (239:239:648)(239:239:648))
          (PORT ADR2 (143:143:364)(143:143:364))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_BRK0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (262:262:727)(262:262:727))
          (PORT ADR2 (143:143:364)(143:143:364))
          (IOPATH ADR1 O (39:96:96)(39:96:96))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[2\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (152:254:414)(152:254:414))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (342:430:824)(342:430:824))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[5\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (772:772:1794)(772:772:1794))
          (PORT ADR1 (468:468:1131)(468:468:1131))
          (PORT ADR0 (717:717:1749)(717:717:1749))
          (PORT ADR2 (623:623:1504)(623:623:1504))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[1\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (152:254:414)(152:254:414))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (342:430:824)(342:430:824))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[0\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (152:254:414)(152:254:414))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (342:430:824)(342:430:824))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_FULL)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (13:28:28)(13:28:28))
          (PORT SRST (394:482:948)(394:482:948))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_PRST0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (165:165:468)(165:165:468))
          (PORT ADR0 (327:327:799)(327:327:799))
          (PORT ADR1 (212:212:602)(212:212:602))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_FULL_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (165:165:468)(165:165:468))
          (PORT ADR3 (96:96:278)(96:96:278))
          (IOPATH ADR2 O (45:89:89)(45:89:89))
          (IOPATH ADR3 O (45:94:94)(45:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_POR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[19\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (454:559:1047)(454:559:1047))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[18\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (454:559:1047)(454:559:1047))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[17\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (454:559:1047)(454:559:1047))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[16\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (454:559:1047)(454:559:1047))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (479:479:1115)(479:479:1115))
          (PORT ADR5 (95:95:253)(95:95:253))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (362:366:783)(362:366:783))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/I_MC_NO\.U_NO_MC_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SSET (182:270:500)(182:270:500))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_OREG\.I_YES_OREG\.U_OREG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SET (124:212:353)(124:212:353))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[3\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SSET (188:276:508)(188:276:508))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[2\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SSET (188:276:508)(188:276:508))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[1\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SSET (188:276:508)(188:276:508))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[0\]\.U_RST)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (PORT SSET (188:276:508)(188:276:508))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SSET) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_RST0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (87:87:210)(87:87:210))
          (PORT ADR2 (270:270:652)(270:270:652))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_CR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:92:92)(37:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:93:93)(38:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[11\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (194:194:532)(194:194:532))
          (IOPATH ADR3 O (43:93:93)(43:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[15\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[10\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (166:166:476)(166:166:476))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[14\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[9\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (163:163:456)(163:163:456))
          (IOPATH ADR2 O (45:95:95)(45:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[13\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[8\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/cfg_data_vec\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (101:101:292)(101:101:292))
          (IOPATH ADR3 O (43:92:92)(43:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[12\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (280:385:687)(280:385:687))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DMUX4\/U_CS_MUX\/I3\.U_MUX8\/Mmux_O_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (543:543:1317)(543:543:1317))
          (PORT ADR1 (592:592:1433)(592:592:1433))
          (PORT ADR2 (118:118:341)(118:118:341))
          (PORT ADR4 (116:116:319)(116:116:319))
          (PORT ADR5 (46:46:128)(46:46:128))
          (PORT ADR3 (140:140:395)(140:140:395))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DMUX4\/U_CS_MUX\/I3\.U_MUX8\/Mmux_O_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (441:441:1020)(441:441:1020))
          (PORT ADR1 (538:538:1294)(538:538:1294))
          (PORT ADR5 (92:92:244)(92:92:244))
          (PORT ADR2 (212:212:581)(212:212:581))
          (PORT ADR0 (217:217:609)(217:217:609))
          (PORT ADR3 (145:145:403)(145:145:403))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[9\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (PORT SRST (250:338:641)(250:338:641))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[9\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (209:209:541)(209:209:541))
          (PORT ADR1 (279:279:745)(279:279:745))
          (PORT ADR5 (140:140:363)(140:140:363))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[8\]\.U_iCAP_ADDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (PORT SRST (250:338:641)(250:338:641))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[8\]\.U_CAP_ADDR_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (234:234:608)(234:234:608))
          (PORT ADR3 (307:307:808)(307:307:808))
          (PORT ADR4 (116:116:311)(116:116:311))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/WCNT_CE\/ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/WCNT_CE_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WCE\/I_YESLUT6\.U_SRLC16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (291:295:675)(291:295:675))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[16\]\.UPDATE_CELL\/GEN_CLK\.USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (198:300:522)(198:300:522))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (422:510:989)(422:510:989))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_RFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (155:257:408)(155:257:408))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (300:388:752)(300:388:752))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (257:345:638)(257:345:638))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (257:345:638)(257:345:638))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_COL_MUX\/I4\.U_MUX16\/Mmux_O23)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (263:263:647)(263:263:647))
          (PORT ADR2 (222:222:529)(222:222:529))
          (PORT ADR3 (341:341:709)(341:341:709))
          (PORT ADR4 (263:263:491)(263:263:491))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_TRIGGER)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (PORT SRST (206:294:526)(206:294:526))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_TRIGGER_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (214:214:599)(214:214:599))
          (PORT ADR3 (197:197:533)(197:197:533))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[7\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (225:327:557)(225:327:557))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[6\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (225:327:557)(225:327:557))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[5\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (225:327:557)(225:327:557))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[4\]\.U_SEL)
      (DELAY
        (ABSOLUTE
          (PORT CE (225:327:557)(225:327:557))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/DSTAT_en_dly3\/ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/DSTAT_en_dly3_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:96:96)(35:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (164:164:460)(164:164:460))
          (PORT ADR3 (140:140:399)(140:140:399))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_NSL)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (254:254:709)(254:254:709))
          (PORT ADR4 (132:132:326)(132:132:326))
          (PORT ADR2 (164:164:460)(164:164:460))
          (PORT ADR3 (140:140:399)(140:140:399))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR2 O (44:86:86)(44:86:86))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[7\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (148:250:400)(148:250:400))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (343:431:816)(343:431:816))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[6\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (148:250:400)(148:250:400))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (343:431:816)(343:431:816))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[5\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (148:250:400)(148:250:400))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (343:431:816)(343:431:816))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[4\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (148:250:400)(148:250:400))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (343:431:816)(343:431:816))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[9\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (194:296:518)(194:296:518))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (298:386:700)(298:386:700))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O113)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (92:92:274)(92:92:274))
          (PORT ADR1 (579:579:1406)(579:579:1406))
          (PORT ADR0 (159:159:462)(159:159:462))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[8\]\.U_NSQ)
      (DELAY
        (ABSOLUTE
          (PORT CE (194:296:518)(194:296:518))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (298:386:700)(298:386:700))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O114)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (384:384:845)(384:384:845))
          (PORT ADR4 (340:340:780)(340:340:780))
          (PORT ADR2 (164:164:462)(164:164:462))
          (PORT ADR3 (142:142:402)(142:142:402))
          (PORT ADR0 (526:526:1279)(526:526:1279))
          (PORT ADR1 (160:160:465)(160:160:465))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (120:208:349)(120:208:349))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (274:379:677)(274:379:677))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (1034:1122:2525)(1034:1122:2525))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (32:103:103)(32:103:103))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (991:1079:2411)(991:1079:2411))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (173:261:485)(173:261:485))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_GEN_DELAY\[1\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_TFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (197:302:524)(197:302:524))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (167:255:467)(167:255:467))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:92:92)(37:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:93:93)(38:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<4\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[4\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[4\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:445:445)(6:40:40))
        (SETUPHOLD(negedge D) (posedge CLK) (131:445:445)(6:40:40))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[0\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (39:98:98)(39:98:98))
          (IOPATH A1 Q (44:92:92)(44:92:92))
          (IOPATH A2 Q (43:93:93)(43:93:93))
          (IOPATH A3 Q (44:98:98)(44:98:98))
          (IOPATH CLK Q (393:1531:1531)(393:1531:1531))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[0\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[5\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[5\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (139:462:462)(-2:23:23))
        (SETUPHOLD(negedge D) (posedge CLK) (139:462:462)(-2:23:23))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[1\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (39:98:98)(39:98:98))
          (IOPATH A1 Q (43:92:92)(43:92:92))
          (IOPATH A2 Q (43:94:94)(43:94:94))
          (IOPATH A3 Q (43:98:98)(43:98:98))
          (IOPATH CLK Q (394:1535:1535)(394:1535:1535))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[1\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[6\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[6\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (142:469:469)(-5:17:17))
        (SETUPHOLD(negedge D) (posedge CLK) (142:469:469)(-5:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[2\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (41:102:102)(41:102:102))
          (IOPATH A1 Q (45:95:95)(45:95:95))
          (IOPATH A2 Q (45:98:98)(45:98:98))
          (IOPATH A3 Q (45:102:102)(45:102:102))
          (IOPATH CLK Q (395:1537:1537)(395:1537:1537))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[2\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[7\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[7\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[3\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (39:98:98)(39:98:98))
          (IOPATH A1 Q (44:91:91)(44:91:91))
          (IOPATH A2 Q (43:92:92)(43:92:92))
          (IOPATH A3 Q (43:98:98)(43:98:98))
          (IOPATH CLK Q (393:1533:1533)(393:1533:1533))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[3\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/I_WIDTH_5\.u_tc\/YES_LUT6\.U_LUT5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (341:341:808)(341:341:808))
          (PORT ADR5 (93:93:242)(93:93:242))
          (PORT ADR2 (170:170:468)(170:170:468))
          (PORT ADR3 (150:150:412)(150:150:412))
          (PORT ADR4 (120:120:321)(120:120:321))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/count\<4\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/count\<4\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:98:98)(37:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (119:119:342)(119:119:342))
          (PORT ADR1 (192:192:508)(192:192:508))
          (PORT ADR4 (163:163:438)(163:163:438))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_OR_RD_ROW_EN)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (119:119:342)(119:119:342))
          (PORT ADR4 (163:163:438)(163:163:438))
          (IOPATH ADR2 O (44:92:92)(44:92:92))
          (IOPATH ADR4 O (44:98:98)(44:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[4\]\.U_XORCY)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT S[0] (9:24:24)(9:24:24))
          (IOPATH CI CO[0] (39:124:124)(39:124:124))
          (IOPATH CI CO[1] (32:88:88)(32:88:88))
          (IOPATH CI CO[2] (46:146:146)(46:146:146))
          (IOPATH CI CO[3] (26:78:78)(26:78:78))
          (IOPATH CI O[0] (32:108:108)(32:108:108))
          (IOPATH CI O[1] (54:166:166)(54:166:166))
          (IOPATH CI O[2] (47:141:141)(47:141:141))
          (IOPATH CI O[3] (63:204:204)(63:204:204))
          (IOPATH S[0] CO[0] (57:212:212)(57:212:212))
          (IOPATH S[0] CO[1] (88:290:290)(88:290:290))
          (IOPATH S[0] CO[2] (108:363:363)(108:363:363))
          (IOPATH S[0] CO[3] (95:318:318)(95:318:318))
          (IOPATH S[0] O[0] (39:130:130)(39:130:130))
          (IOPATH S[0] O[1] (66:249:249)(66:249:249))
          (IOPATH S[0] O[2] (102:341:341)(102:341:341))
          (IOPATH S[0] O[3] (117:412:412)(117:412:412))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[0] CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[0] CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[1] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[0] CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[1] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[0] CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[1] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[0] O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[1] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[0] O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[1] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[0] O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[1] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/I_WIDTH_4\.u_tc)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (119:119:311)(119:119:311))
          (PORT ADR5 (96:96:245)(96:96:245))
          (PORT ADR2 (174:174:470)(174:174:470))
          (PORT ADR1 (174:174:484)(174:174:484))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[10\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (458:458:1122)(458:458:1122))
          (PORT ADR1 (295:295:779)(295:295:779))
          (PORT ADR2 (459:459:1151)(459:459:1151))
          (PORT ADR0 (436:436:1084)(436:436:1084))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[4\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (205:310:548)(205:310:548))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (11:19:19)(11:19:19))
          (PORT SRST (179:267:492)(179:267:492))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/count\<4\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (72:72:195)(72:72:195))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (189:291:519)(189:291:519))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (1142:1230:2793)(1142:1230:2793))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (253:355:674)(253:355:674))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (1144:1232:2788)(1144:1232:2788))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (1034:1122:2525)(1034:1122:2525))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (991:1079:2411)(991:1079:2411))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (189:291:519)(189:291:519))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (928:1016:2270)(928:1016:2270))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[23\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (264:366:678)(264:366:678))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[22\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (264:366:678)(264:366:678))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[21\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (264:366:678)(264:366:678))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[20\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (264:366:678)(264:366:678))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_CLEAR)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (187:187:519)(187:187:519))
          (PORT ADR2 (123:123:345)(123:123:345))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[0\]\.F_CMD\[2\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (467:467:1174)(467:467:1174))
          (PORT ADR2 (330:330:876)(330:330:876))
          (PORT ADR4 (350:350:864)(350:350:864))
          (PORT ADR3 (250:250:616)(250:250:616))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_COL_MUX\/I4\.U_MUX16\/Mmux_O22)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (180:180:477)(180:180:477))
          (PORT ADR3 (161:161:421)(161:161:421))
          (PORT ADR5 (274:274:460)(274:274:460))
          (PORT ADR4 (343:343:646)(343:343:646))
          (PORT ADR0 (214:214:589)(214:214:589))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[3\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (156:258:408)(156:258:408))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (265:353:576)(265:353:576))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_COL_MUX\/I4\.U_MUX16\/Mmux_O24)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (152:152:403)(152:152:403))
          (PORT ADR0 (176:176:478)(176:176:478))
          (PORT ADR1 (401:401:828)(401:401:828))
          (PORT ADR5 (275:275:458)(275:275:458))
          (PORT ADR4 (77:77:203)(77:77:203))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[2\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (156:258:408)(156:258:408))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (265:353:576)(265:353:576))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_COL_MUX\/I4\.U_MUX16\/Mmux_O21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (438:438:921)(438:438:921))
          (PORT ADR3 (109:109:287)(109:109:287))
          (PORT ADR4 (80:80:195)(80:80:195))
          (PORT ADR2 (164:164:459)(164:164:459))
          (PORT ADR0 (169:169:472)(169:169:472))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[1\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (156:258:408)(156:258:408))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (265:353:576)(265:353:576))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_COL_MUX\/I4\.U_MUX16\/Mmux_O25)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (82:82:201)(82:82:201))
          (PORT ADR3 (110:110:292)(110:110:292))
          (PORT ADR1 (400:400:824)(400:400:824))
          (PORT ADR0 (396:396:814)(396:396:814))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[0\]\.U_FDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (156:258:408)(156:258:408))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (265:353:576)(265:353:576))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_COL_MUX\/I4\.U_MUX16\/Mmux_O26)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (117:117:343)(117:117:343))
          (PORT ADR0 (246:246:689)(246:246:689))
          (PORT ADR4 (148:148:345)(148:148:345))
          (PORT ADR1 (203:203:584)(203:203:584))
          (PORT ADR5 (38:38:110)(38:38:110))
          (PORT ADR3 (101:101:289)(101:101:289))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (199:199:531)(199:199:531))
          (PORT ADR5 (107:107:251)(107:107:251))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STATE1)
      (DELAY
        (ABSOLUTE
          (PORT CE (279:381:687)(279:381:687))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (383:471:866)(383:471:866))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STATE0)
      (DELAY
        (ABSOLUTE
          (PORT CE (279:381:687)(279:381:687))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (383:471:866)(383:471:866))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd5_out_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:92:92)(37:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (110:110:302)(110:110:302))
          (PORT ADR2 (120:120:344)(120:120:344))
          (PORT ADR1 (1084:1084:2655)(1084:1084:2655))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (191:191:521)(191:191:521))
          (PORT ADR0 (268:268:743)(268:268:743))
          (PORT ADR1 (1084:1084:2655)(1084:1084:2655))
          (IOPATH ADR3 O (43:94:94)(43:94:94))
          (IOPATH ADR0 O (40:98:98)(40:98:98))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (111:111:306)(111:111:306))
          (PORT ADR2 (122:122:349)(122:122:349))
          (PORT ADR3 (1020:1020:2472)(1020:1020:2472))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (218:218:609)(218:218:609))
          (PORT ADR1 (255:255:711)(255:255:711))
          (PORT ADR3 (1020:1020:2472)(1020:1020:2472))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR3 O (43:92:92)(43:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (1048:1136:2548)(1048:1136:2548))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd3_out_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:92:92)(37:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (145:145:403)(145:145:403))
          (PORT ADR2 (120:120:344)(120:120:344))
          (PORT ADR4 (848:848:2027)(848:848:2027))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (265:265:736)(265:265:736))
          (PORT ADR1 (165:165:475)(165:165:475))
          (PORT ADR4 (848:848:2027)(848:848:2027))
          (IOPATH ADR0 O (40:98:98)(40:98:98))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (201:201:549)(201:201:549))
          (PORT ADR2 (122:122:349)(122:122:349))
          (PORT ADR4 (925:925:2225)(925:925:2225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (214:214:601)(214:214:601))
          (PORT ADR0 (273:273:737)(273:273:737))
          (PORT ADR4 (925:925:2225)(925:925:2225))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/out_temp\/vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/out_temp_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:98:98)(38:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (180:184:423)(180:184:423))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[7\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[6\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[5\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[4\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[3\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[2\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[1\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[0\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:92:92)(37:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:93:93)(38:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>\/ila_2\/U0\/I_NO_D\.U_ILA\/iDATA\<12\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[12\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[12\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (261:1046:1046)(261:1046:1046))
          (IOPATH CLK Q (570:1493:1493)(570:1493:1493))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:445:445)(6:40:40))
        (SETUPHOLD(negedge D) (posedge CLK) (131:445:445)(6:40:40))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[8\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (39:98:98)(39:98:98))
          (IOPATH A1 Q (44:92:92)(44:92:92))
          (IOPATH A2 Q (43:93:93)(43:93:93))
          (IOPATH A3 Q (44:98:98)(44:98:98))
          (IOPATH CLK Q (393:1531:1531)(393:1531:1531))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[8\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[13\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[13\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (260:1041:1041)(260:1041:1041))
          (IOPATH CLK Q (570:1498:1498)(570:1498:1498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (139:462:462)(-2:23:23))
        (SETUPHOLD(negedge D) (posedge CLK) (139:462:462)(-2:23:23))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[9\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (39:98:98)(39:98:98))
          (IOPATH A1 Q (43:92:92)(43:92:92))
          (IOPATH A2 Q (43:94:94)(43:94:94))
          (IOPATH A3 Q (43:98:98)(43:98:98))
          (IOPATH CLK Q (394:1535:1535)(394:1535:1535))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[9\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[14\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[14\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (259:1036:1036)(259:1036:1036))
          (IOPATH CLK Q (570:1497:1497)(570:1497:1497))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (142:469:469)(-5:17:17))
        (SETUPHOLD(negedge D) (posedge CLK) (142:469:469)(-5:17:17))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[10\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (41:102:102)(41:102:102))
          (IOPATH A1 Q (45:95:95)(45:95:95))
          (IOPATH A2 Q (45:98:98)(45:98:98))
          (IOPATH A3 Q (45:102:102)(45:102:102))
          (IOPATH CLK Q (395:1537:1537)(395:1537:1537))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[10\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[15\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[15\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (34:68:68)(34:68:68))
          (IOPATH A1 Q (34:68:68)(34:68:68))
          (IOPATH A2 Q (34:68:68)(34:68:68))
          (IOPATH A3 Q (34:68:68)(34:68:68))
          (IOPATH CLK Q15 (340:1350:1350)(340:1350:1350))
          (IOPATH CLK Q (570:1496:1496)(570:1496:1496))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(negedge D) (posedge CLK) (131:435:435)(4:35:35))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_SRLC16E")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[11\]\.I_SRLT_NE_0\.DLY9\/SRL16E)
      (DELAY
        (ABSOLUTE
          (PORT A0 ( 0 )( 0 ))
          (PORT A1 ( 0 )( 0 ))
          (PORT A2 ( 0 )( 0 ))
          (PORT A3 ( 0 )( 0 ))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT D ( 0 )( 0 ))
          (PORT CE (10:14:14)(10:14:14))
          (IOPATH A0 Q (39:98:98)(39:98:98))
          (IOPATH A1 Q (44:91:91)(44:91:91))
          (IOPATH A2 Q (43:92:92)(43:92:92))
          (IOPATH A3 Q (43:98:98)(43:98:98))
          (IOPATH CLK Q (393:1533:1533)(393:1533:1533))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1700))
        (SETUPHOLD(posedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(negedge D) (posedge CLK) (109:379:379)(33:107:107))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:144:144)(-36:-95:-95))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[11\]\.I_SRLT_NE_0\.FF)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_ARM)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (13:28:28)(13:28:28))
          (PORT SRST (355:443:826)(355:443:826))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (299:299:755)(299:299:755))
          (PORT ADR1 (219:219:610)(219:219:610))
          (PORT ADR2 (124:124:345)(124:124:345))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_ARM_glue_set)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (274:274:743)(274:274:743))
          (PORT ADR3 (102:102:282)(102:102:282))
          (IOPATH ADR0 O (41:102:102)(41:102:102))
          (IOPATH ADR3 O (45:98:98)(45:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[2\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (357:357:838)(357:357:838))
          (PORT ADR0 (285:285:765)(285:285:765))
          (PORT ADR2 (415:415:1040)(415:415:1040))
          (PORT ADR3 (319:319:774)(319:319:774))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[3\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_GEN_DELAY\[1\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_RFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (147:252:403)(147:252:403))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (188:276:507)(188:276:507))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O110)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (212:212:596)(212:212:596))
          (PORT ADR1 (386:386:945)(386:386:945))
          (PORT ADR2 (165:165:460)(165:165:460))
          (PORT ADR4 (302:302:719)(302:302:719))
          (PORT ADR5 (187:187:432)(187:187:432))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (221:309:605)(221:309:605))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O111)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (297:297:714)(297:297:714))
          (PORT ADR2 (234:234:620)(234:234:620))
          (PORT ADR0 (404:404:1015)(404:404:1015))
          (PORT ADR3 (319:319:804)(319:319:804))
          (PORT ADR1 (214:214:601)(214:214:601))
          (PORT ADR5 (46:46:124)(46:46:124))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (191:293:519)(191:293:519))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (1196:1284:2920)(1196:1284:2920))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (244:346:660)(244:346:660))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (1086:1174:2657)(1086:1174:2657))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/fd3_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (182:182:508)(182:182:508))
          (PORT ADR1 (164:164:477)(164:164:477))
          (PORT ADR4 (987:987:2374)(987:987:2374))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (251:251:702)(251:251:702))
          (PORT ADR2 (157:157:449)(157:157:449))
          (PORT ADR4 (987:987:2374)(987:987:2374))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
          (IOPATH ADR4 O (43:96:96)(43:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd1_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/fd1_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (112:112:309)(112:112:309))
          (PORT ADR0 (216:216:599)(216:216:599))
          (PORT ADR3 (956:956:2320)(956:956:2320))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (213:213:579)(213:213:579))
          (PORT ADR1 (222:222:616)(222:222:616))
          (PORT ADR3 (956:956:2320)(956:956:2320))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
          (IOPATH ADR1 O (39:96:96)(39:96:96))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (281:383:697)(281:383:697))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[7\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (392:480:1002)(392:480:1002))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[6\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (392:480:1002)(392:480:1002))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[5\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (392:480:1002)(392:480:1002))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[4\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (392:480:1002)(392:480:1002))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[3\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (399:487:1024)(399:487:1024))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/LUT_OUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (123:123:344)(123:123:344))
          (PORT ADR1 (213:213:604)(213:213:604))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[2\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (399:487:1024)(399:487:1024))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[0\]\.F_CMD\[1\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (423:423:1058)(423:423:1058))
          (PORT ADR2 (246:246:642)(246:246:642))
          (PORT ADR3 (331:331:836)(331:331:836))
          (PORT ADR0 (311:311:789)(311:311:789))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[1\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (399:487:1024)(399:487:1024))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[0\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (399:487:1024)(399:487:1024))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[15\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[14\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[13\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[12\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_GEN_DELAY\[1\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_GEN_DELAY\[2\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (236:324:627)(236:324:627))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (236:324:627)(236:324:627))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O19)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (350:350:869)(350:350:869))
          (PORT ADR1 (390:390:989)(390:390:989))
          (PORT ADR4 (337:337:821)(337:337:821))
          (PORT ADR3 (238:238:591)(238:238:591))
          (PORT ADR0 (380:380:936)(380:380:936))
          (PORT ADR5 (201:201:518)(201:201:518))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (175:263:478)(175:263:478))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (919:1007:2250)(919:1007:2250))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (32:103:103)(32:103:103))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (818:906:1999)(818:906:1999))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:92:92)(37:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:93:93)(38:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<7\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[7\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly1\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (147:147:403)(147:147:403))
          (IOPATH ADR3 O (43:93:93)(43:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[11\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (73:265:265)(73:265:265))
          (IOPATH SET O (124:385:385)(124:385:385))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[6\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly1\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (169:169:464)(169:169:464))
          (IOPATH ADR2 O (43:92:92)(43:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[10\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (73:265:265)(73:265:265))
          (IOPATH SET O (124:385:385)(124:385:385))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[5\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly1\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (217:217:599)(217:217:599))
          (IOPATH ADR1 O (41:102:102)(41:102:102))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[9\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (73:265:265)(73:265:265))
          (IOPATH SET O (124:385:385)(124:385:385))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[4\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly1\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (171:171:469)(171:171:469))
          (IOPATH ADR2 O (44:91:91)(44:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[8\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (PORT SET (286:374:749)(286:374:749))
          (IOPATH CLK O (73:265:265)(73:265:265))
          (IOPATH SET O (124:385:385)(124:385:385))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge SET) (posedge CLK) (100:334:334)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[4\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (509:509:1256)(509:509:1256))
          (PORT ADR5 (187:187:491)(187:187:491))
          (PORT ADR4 (258:258:643)(258:258:643))
          (PORT ADR3 (317:317:762)(317:317:762))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[4\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[2\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[1\]\.U_FD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/iCLR\/ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/iCLR_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:98:98)(37:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_CLEAR)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (276:276:745)(276:276:745))
          (PORT ADR2 (124:124:347)(124:124:347))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STATCMD)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (215:215:570)(215:215:570))
          (PORT ADR2 (124:124:347)(124:124:347))
          (IOPATH ADR3 O (43:93:93)(43:93:93))
          (IOPATH ADR2 O (44:92:92)(44:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[1\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (586:586:1392)(586:586:1392))
          (PORT ADR2 (285:285:755)(285:285:755))
          (PORT ADR0 (555:555:1427)(555:555:1427))
          (PORT ADR1 (647:647:1608)(647:647:1608))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O112)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (264:264:693)(264:264:693))
          (PORT ADR4 (192:192:465)(192:192:465))
          (PORT ADR1 (213:213:595)(213:213:595))
          (PORT ADR2 (222:222:591)(222:222:591))
          (PORT ADR0 (227:227:621)(227:227:621))
          (PORT ADR5 (140:140:370)(140:140:370))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_TDO)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O115)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (331:331:891)(331:331:891))
          (PORT ADR3 (299:299:784)(299:299:784))
          (PORT ADR2 (279:279:727)(279:279:727))
          (PORT ADR1 (348:348:834)(348:348:834))
          (PORT ADR5 (46:46:124)(46:46:124))
          (PORT ADR4 (116:116:317)(116:116:317))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O18)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (215:215:542)(215:215:542))
          (PORT ADR0 (285:285:744)(285:285:744))
          (PORT ADR1 (244:244:638)(244:244:638))
          (PORT ADR5 (158:158:396)(158:158:396))
          (PORT ADR2 (237:237:603)(237:237:603))
          (PORT ADR4 (182:182:462)(182:182:462))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O16_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (160:160:398)(160:160:398))
          (PORT ADR0 (233:233:628)(233:233:628))
          (PORT ADR4 (141:141:343)(141:141:343))
          (PORT ADR1 (241:241:628)(241:241:628))
          (PORT ADR2 (187:187:481)(187:187:481))
          (PORT ADR3 (167:167:423)(167:167:423))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (335:335:882)(335:335:882))
          (PORT ADR3 (155:155:416)(155:155:416))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O13)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (210:210:547)(210:210:547))
          (PORT ADR1 (232:232:620)(232:232:620))
          (PORT ADR2 (162:162:462)(162:162:462))
          (PORT ADR0 (168:168:481)(168:168:481))
          (PORT ADR4 (138:138:333)(138:138:333))
          (PORT ADR5 (116:116:267)(116:116:267))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_FDCE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (495:583:1130)(495:583:1130))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O16)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (224:224:614)(224:224:614))
          (PORT ADR3 (216:216:557)(216:216:557))
          (PORT ADR2 (167:167:466)(167:167:466))
          (PORT ADR0 (171:171:489)(171:171:489))
          (PORT ADR5 (46:46:124)(46:46:124))
          (PORT ADR4 (113:113:308)(113:113:308))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/fd3_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (112:112:309)(112:112:309))
          (PORT ADR1 (164:164:477)(164:164:477))
          (PORT ADR2 (833:833:2031)(833:833:2031))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (208:208:589)(208:208:589))
          (PORT ADR3 (138:138:392)(138:138:392))
          (PORT ADR2 (833:833:2031)(833:833:2031))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[11\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[10\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[9\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_TQ0\.G_TW\[8\]\.U_TQ)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (34:90:90)(34:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:90:90)(35:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[3\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<11\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (190:190:520)(190:190:520))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[11\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[2\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<10\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (161:161:455)(161:161:455))
          (IOPATH ADR2 O (44:86:86)(44:86:86))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[10\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[1\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<9\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (269:269:727)(269:269:727))
          (IOPATH ADR0 O (41:100:100)(41:100:100))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[9\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[0\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<8\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (262:262:718)(262:262:718))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[8\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (PORT SET (291:379:756)(291:379:756))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (34:90:90)(34:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:90:90)(35:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/gand_dly2\<15\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[15\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<15\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (155:155:417)(155:155:417))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[15\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[14\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<14\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (125:125:322)(125:125:322))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[14\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[13\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<13\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (156:156:419)(156:156:419))
          (IOPATH ADR3 O (45:94:94)(45:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[13\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[12\]\.I_IN_RANGE\.U_GAND_DLY2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/iTRIG_IN\<12\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (125:125:322)(125:125:322))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[12\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (PORT SET (243:331:637)(243:331:637))
          (IOPATH CLK O (68:249:249)(68:249:249))
          (IOPATH SET O (125:393:393)(125:393:393))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_RFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (147:249:399)(147:249:399))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (178:266:482)(178:266:482))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_RFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (147:249:399)(147:249:399))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (128:216:360)(128:216:360))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_TFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (145:247:397)(145:247:397))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (177:265:486)(177:265:486))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O16_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (224:224:605)(224:224:605))
          (PORT ADR0 (266:266:717)(266:266:717))
          (PORT ADR2 (184:184:478)(184:184:478))
          (PORT ADR3 (162:162:411)(162:162:411))
          (PORT ADR4 (131:131:317)(131:131:317))
          (PORT ADR5 (108:108:251)(108:108:251))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/Mmux_DIRTY_dstat11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (138:138:391)(138:138:391))
          (PORT ADR2 (113:113:335)(113:113:335))
          (PORT ADR0 (159:159:462)(159:159:462))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_FDPE)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SET (231:319:626)(231:319:626))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH SET O (185:547:547)(185:547:547))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge SET) (posedge CLK) (108:360:360)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/F_SSTAT\[0\]\.I_STAT\.U_STAT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (132:132:319)(132:132:319))
          (PORT ADR2 (186:186:483)(186:186:483))
          (PORT ADR3 (165:165:425)(165:165:425))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT\<1\>\/ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/iSTAT\<1\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:95:95)(35:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/F_SSTAT\[1\]\.I_STAT\.U_STAT)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (170:170:461)(170:170:461))
          (PORT ADR3 (158:158:409)(158:158:409))
          (PORT ADR4 (136:136:334)(136:136:334))
          (PORT ADR1 (224:224:609)(224:224:609))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/F_SSTAT\[5\]\.I_STAT\.U_STAT)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (158:158:409)(158:158:409))
          (PORT ADR4 (136:136:334)(136:136:334))
          (PORT ADR1 (224:224:609)(224:224:609))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
          (IOPATH ADR4 O (43:96:96)(43:96:96))
          (IOPATH ADR1 O (39:96:96)(39:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O17)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (224:224:604)(224:224:604))
          (PORT ADR4 (119:119:305)(119:119:305))
          (PORT ADR2 (174:174:468)(174:174:468))
          (PORT ADR5 (88:88:239)(88:88:239))
          (PORT ADR1 (160:160:463)(160:160:463))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/F_SSTAT\[9\]\.I_STAT\.U_STAT)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (127:127:349)(127:127:349))
          (PORT ADR5 (161:161:386)(161:161:386))
          (PORT ADR0 (227:227:602)(227:227:602))
          (PORT ADR1 (177:177:488)(177:177:488))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_MUX\/U_CS_MUX\/I1\.U_MUX2\/Mmux_O11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (212:212:593)(212:212:593))
          (PORT ADR1 (213:213:596)(213:213:596))
          (PORT ADR2 (174:174:471)(174:174:471))
          (PORT ADR3 (155:155:414)(155:155:414))
          (PORT ADR4 (122:122:309)(122:122:309))
          (PORT ADR5 (38:38:110)(38:38:110))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/fd1_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/fd1_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (165:165:463)(165:165:463))
          (PORT ADR4 (159:159:428)(159:159:428))
          (PORT ADR0 (918:918:2256)(918:918:2256))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (210:210:594)(210:210:594))
          (PORT ADR3 (211:211:571)(211:211:571))
          (PORT ADR0 (918:918:2256)(918:918:2256))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR3 O (43:92:92)(43:92:92))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/clocked\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/clocked_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE n0008\<2\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (608:608:1248)(608:608:1248))
          (IOPATH ADR3 O (43:92:92)(43:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[30\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (243:348:606)(243:348:606))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[29\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (243:348:606)(243:348:606))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[28\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (243:348:606)(243:348:606))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE icon_2\/U0\/U_ICON\/iCOMMAND_SEL\<9\>\/icon_2\/U0\/U_ICON\/iCOMMAND_SEL\<9\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:98:98)(37:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[9\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (137:137:339)(137:137:339))
          (PORT ADR1 (237:237:627)(237:237:627))
          (PORT ADR3 (169:169:428)(169:169:428))
          (PORT ADR2 (180:180:476)(180:180:476))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[8\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (137:137:339)(137:137:339))
          (PORT ADR1 (237:237:627)(237:237:627))
          (PORT ADR3 (169:169:428)(169:169:428))
          (PORT ADR2 (180:180:476)(180:180:476))
          (IOPATH ADR4 O (44:98:98)(44:98:98))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR3 O (43:93:93)(43:93:93))
          (IOPATH ADR2 O (44:92:92)(44:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[1\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (133:133:327)(133:133:327))
          (PORT ADR5 (112:112:264)(112:112:264))
          (PORT ADR3 (173:173:438)(173:173:438))
          (PORT ADR2 (184:184:484)(184:184:484))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[0\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (511:511:1255)(511:511:1255))
          (PORT ADR3 (213:213:565)(213:213:565))
          (PORT ADR5 (283:283:695)(283:283:695))
          (PORT ADR4 (343:343:808)(343:343:808))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_TFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (199:304:532)(199:304:532))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (134:222:371)(134:222:371))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (183:271:495)(183:271:495))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (183:271:495)(183:271:495))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_CLEAR)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (204:204:540)(204:204:540))
          (PORT ADR2 (124:124:345)(124:124:345))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[9\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (595:595:1441)(595:595:1441))
          (PORT ADR2 (275:275:739)(275:275:739))
          (PORT ADR1 (507:507:1298)(507:507:1298))
          (PORT ADR4 (529:529:1280)(529:529:1280))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_TFDRE)
      (DELAY
        (ABSOLUTE
          (PORT CE (200:305:535)(200:305:535))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (179:267:491)(179:267:491))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LATCHE")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_LDC)
      (DELAY
        (ABSOLUTE
          (PORT CLK (32:103:103)(32:103:103))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (500:588:1142)(500:588:1142))
          (IOPATH CLK O (86:277:277)(86:277:277))
          (IOPATH I O (92:311:311)(92:311:311))
          (IOPATH RST O (169:510:510)(169:510:510))
        )
      )
      (TIMINGCHECK
        (WIDTH (posedge CLK) (364))
        (SETUPHOLD(posedge I) (negedge CLK) (-12:-37:-37)(86:138:138))
        (SETUPHOLD(negedge I) (negedge CLK) (-12:-37:-37)(86:138:138))
        (SETUPHOLD(posedge GE) (negedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge GE) (negedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (negedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (193:295:525)(193:295:525))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (927:1015:2266)(927:1015:2266))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<28\>\/vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<28\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[27\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:602)(242:344:602))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/OUTPUT_SHIFT\<31\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (112:112:333)(112:112:333))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[31\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:602)(242:344:602))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[26\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:602)(242:344:602))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[25\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:602)(242:344:602))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[24\]\.UPDATE_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:602)(242:344:602))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE icon_2\/U0\/U_ICON\/iCOMMAND_SEL\<5\>\/icon_2\/U0\/U_ICON\/iCOMMAND_SEL\<5\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:95:95)(35:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[5\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (230:230:614)(230:230:614))
          (PORT ADR2 (179:179:474)(179:179:474))
          (PORT ADR3 (163:163:417)(163:163:417))
          (PORT ADR0 (220:220:595)(220:220:595))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[4\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (230:230:614)(230:230:614))
          (PORT ADR2 (179:179:474)(179:179:474))
          (PORT ADR3 (163:163:417)(163:163:417))
          (PORT ADR0 (220:220:595)(220:220:595))
          (IOPATH ADR1 O (39:96:96)(39:96:96))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[10\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (104:104:247)(104:104:247))
          (PORT ADR0 (226:226:603)(226:226:603))
          (PORT ADR3 (169:169:431)(169:169:431))
          (PORT ADR2 (179:179:478)(179:179:478))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_CLEAR)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (116:116:315)(116:116:315))
          (PORT ADR2 (118:118:340)(118:118:340))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[8\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (487:487:1174)(487:487:1174))
          (PORT ADR1 (255:255:710)(255:255:710))
          (PORT ADR5 (276:276:671)(276:276:671))
          (PORT ADR4 (382:382:904)(382:382:904))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (214:302:593)(214:302:593))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (179:267:494)(179:267:494))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (179:267:494)(179:267:494))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_ECR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (547:635:1262)(547:635:1262))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (184:289:508)(184:289:508))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (1027:1115:2524)(1027:1115:2524))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/fd3_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (116:116:319)(116:116:319))
          (PORT ADR1 (170:170:486)(170:170:486))
          (PORT ADR3 (797:797:1929)(797:797:1929))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (262:262:729)(262:262:729))
          (PORT ADR2 (325:325:792)(325:325:792))
          (PORT ADR3 (797:797:1929)(797:797:1929))
          (IOPATH ADR0 O (40:98:98)(40:98:98))
          (IOPATH ADR2 O (44:92:92)(44:92:92))
          (IOPATH ADR3 O (43:93:93)(43:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE icon_2\/U0\/U_ICON\/iCOMMAND_SEL\<3\>\/icon_2\/U0\/U_ICON\/iCOMMAND_SEL\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:98:98)(36:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[3\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (156:156:417)(156:156:417))
          (PORT ADR1 (173:173:485)(173:173:485))
          (PORT ADR2 (136:136:363)(136:136:363))
          (PORT ADR4 (124:124:319)(124:124:319))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[2\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (156:156:417)(156:156:417))
          (PORT ADR1 (173:173:485)(173:173:485))
          (PORT ADR2 (136:136:363)(136:136:363))
          (PORT ADR4 (124:124:319)(124:124:319))
          (IOPATH ADR3 O (43:92:92)(43:92:92))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR2 O (44:91:91)(44:91:91))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/fd5_out_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:90:90)(35:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (111:111:303)(111:111:303))
          (PORT ADR1 (163:163:474)(163:163:474))
          (PORT ADR3 (799:799:1940)(799:799:1940))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (252:252:705)(252:252:705))
          (PORT ADR2 (206:206:577)(206:206:577))
          (PORT ADR3 (799:799:1940)(799:799:1940))
          (IOPATH ADR0 O (41:100:100)(41:100:100))
          (IOPATH ADR2 O (45:89:89)(45:89:89))
          (IOPATH ADR3 O (45:94:94)(45:94:94))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (754:842:1859)(754:842:1859))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (759:847:1857)(759:847:1857))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (763:851:1869)(763:851:1869))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[11\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (455:557:1114)(455:557:1114))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (829:917:1775)(829:917:1775))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[10\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (455:557:1114)(455:557:1114))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (829:917:1775)(829:917:1775))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[9\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (455:557:1114)(455:557:1114))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (829:917:1775)(829:917:1775))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[8\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (455:557:1114)(455:557:1114))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (829:917:1775)(829:917:1775))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_COMMAND_SEL\/I4\.FI\[0\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (313:313:847)(313:313:847))
          (PORT ADR2 (172:172:468)(172:172:468))
          (PORT ADR0 (173:173:476)(173:173:476))
          (PORT ADR5 (95:95:239)(95:95:239))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/fd3_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (144:144:405)(144:144:405))
          (PORT ADR2 (122:122:349)(122:122:349))
          (PORT ADR0 (769:769:1884)(769:769:1884))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (214:214:601)(214:214:601))
          (PORT ADR4 (168:168:450)(168:168:450))
          (PORT ADR0 (769:769:1884)(769:769:1884))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (168:256:476)(168:256:476))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/iDOUT\<1\>\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/iDOUT\<1\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:93:93)(38:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/iDOUT\<1\>\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/iDOUT\<1\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_r_edge\/iDOUT\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (167:167:460)(167:167:460))
          (IOPATH ADR2 O (45:95:95)(45:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (36:95:95)(36:95:95))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/reset_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[0\]\.F_CMD\[3\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (186:186:464)(186:186:464))
          (PORT ADR3 (194:194:527)(194:194:527))
          (PORT ADR1 (235:235:627)(235:235:627))
          (PORT ADR2 (130:130:351)(130:130:351))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/reset_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/U_CMDGRP0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (147:147:408)(147:147:408))
          (PORT ADR5 (49:49:127)(49:49:127))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (660:748:1614)(660:748:1614))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (274:362:735)(274:362:735))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/reset_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (125:213:354)(125:213:354))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[7\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (360:462:869)(360:462:869))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (732:820:1525)(732:820:1525))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[6\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (360:462:869)(360:462:869))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (732:820:1525)(732:820:1525))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (120:208:349)(120:208:349))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (32:103:103)(32:103:103))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (662:750:1616)(662:750:1616))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/clocked\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/clocked_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE n0008\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (430:430:896)(430:430:896))
          (IOPATH ADR3 O (43:92:92)(43:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (199:304:530)(199:304:530))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (457:545:1162)(457:545:1162))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/fd3_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (140:140:395)(140:140:395))
          (PORT ADR1 (170:170:486)(170:170:486))
          (PORT ADR2 (493:493:1254)(493:493:1254))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (129:129:341)(129:129:341))
          (PORT ADR0 (216:216:607)(216:216:607))
          (PORT ADR2 (493:493:1254)(493:493:1254))
          (IOPATH ADR4 O (44:98:98)(44:98:98))
          (IOPATH ADR0 O (40:98:98)(40:98:98))
          (IOPATH ADR2 O (44:92:92)(44:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (248:336:644)(248:336:644))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[15\]\.I_EQ0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (299:404:730)(299:404:730))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (627:715:1274)(627:715:1274))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_CORE_ID_SEL\/I4\.FI\[15\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (86:86:217)(86:86:217))
          (PORT ADR3 (112:112:297)(112:112:297))
          (PORT ADR5 (204:204:523)(204:204:523))
          (PORT ADR0 (174:174:491)(174:174:491))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[14\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (299:404:730)(299:404:730))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (627:715:1274)(627:715:1274))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_STATCMD)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (216:216:606)(216:216:606))
          (PORT ADR2 (299:299:772)(299:299:772))
          (PORT ADR1 (166:166:476)(166:166:476))
          (PORT ADR5 (154:154:384)(154:154:384))
          (PORT ADR3 (167:167:431)(167:167:431))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[13\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (299:404:730)(299:404:730))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (627:715:1274)(627:715:1274))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[12\]\.I_NE0\.U_TARGET)
      (DELAY
        (ABSOLUTE
          (PORT CE (299:404:730)(299:404:730))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (627:715:1274)(627:715:1274))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<3\>\/icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<3\>_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (37:92:92)(37:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<3\>\/icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<3\>_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (38:93:93)(38:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<3\>\/icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<3\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[3\]\.I_NE0\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (406:494:1030)(406:494:1030))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[2\]\.I_NE0\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (406:494:1030)(406:494:1030))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE control_0\<1\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (390:390:955)(390:390:955))
          (IOPATH ADR0 O (40:98:98)(40:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[6\]\.I_EQ0\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (PORT SRST (406:494:1030)(406:494:1030))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(negedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[1\]\.I_NE0\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (406:494:1030)(406:494:1030))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/U_GOT_SYNC_L)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (168:168:481)(168:168:481))
          (PORT ADR4 (74:74:198)(74:74:198))
          (PORT ADR1 (216:216:598)(216:216:598))
          (PORT ADR3 (151:151:410)(151:151:410))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<6\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (123:123:344)(123:123:344))
          (IOPATH ADR2 O (45:95:95)(45:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[5\]\.I_NE0\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (PORT SRST (406:494:1030)(406:494:1030))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(negedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[0\]\.I_NE0\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (406:494:1030)(406:494:1030))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/U_GOT_SYNC)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (166:166:478)(166:166:478))
          (PORT ADR2 (127:127:354)(127:127:354))
          (PORT ADR4 (113:113:308)(113:113:308))
          (PORT ADR0 (220:220:608)(220:220:608))
          (PORT ADR3 (368:368:876)(368:368:876))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/iSYNC_WORD\<5\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (113:113:308)(113:113:308))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[4\]\.I_NE0\.U_FDR)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (PORT SRST (406:494:1030)(406:494:1030))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(negedge SRST) (posedge CLK) (145:413:413)(-52:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (708:796:1733)(708:796:1733))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/fd3_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (160:160:456)(160:160:456))
          (PORT ADR4 (107:107:295)(107:107:295))
          (PORT ADR1 (720:720:1812)(720:720:1812))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (141:141:401)(141:141:401))
          (PORT ADR0 (226:226:607)(226:226:607))
          (PORT ADR1 (720:720:1812)(720:720:1812))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/fd1_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/fd1_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:446)(155:155:446))
          (PORT ADR4 (160:160:364)(160:160:364))
          (PORT ADR3 (539:539:1357)(539:539:1357))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (158:158:460)(158:158:460))
          (PORT ADR1 (211:211:597)(211:211:597))
          (PORT ADR3 (539:539:1357)(539:539:1357))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
          (IOPATH ADR1 O (39:96:96)(39:96:96))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/fd5_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (203:203:577)(203:203:577))
          (PORT ADR1 (164:164:477)(164:164:477))
          (PORT ADR2 (504:504:1281)(504:504:1281))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (112:112:309)(112:112:309))
          (PORT ADR3 (183:183:511)(183:183:511))
          (PORT ADR2 (504:504:1281)(504:504:1281))
          (IOPATH ADR4 O (43:96:96)(43:96:96))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (242:344:639)(242:344:639))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (457:545:1162)(457:545:1162))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (400:488:1027)(400:488:1027))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE addra_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mcount_addra_xor\<1\>11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (104:104:284)(104:104:284))
          (PORT ADR0 (172:172:474)(172:172:474))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE addra_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (22:49:49)(22:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mcount_addra_xor\<0\>11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:191)(76:76:191))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE sr_1\/sr_temp1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/CFG_CE_n\/vio_2\/U0\/I_VIO\/U_STATUS\/CFG_CE_n_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (34:97:97)(34:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[0\]\.F_CMD\[0\]\.U_LCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (93:93:238)(93:93:238))
          (PORT ADR4 (201:201:487)(201:201:487))
          (PORT ADR1 (165:165:468)(165:165:468))
          (PORT ADR2 (185:185:489)(185:185:489))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_CORE_ID_SEL\/I4\.FI\[1\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (128:128:350)(128:128:350))
          (PORT ADR0 (219:219:601)(219:219:601))
          (PORT ADR3 (201:201:534)(201:201:534))
          (PORT ADR1 (178:178:489)(178:178:489))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_CORE_ID_SEL\/I4\.FI\[0\]\.U_LUT)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (128:128:350)(128:128:350))
          (PORT ADR0 (219:219:601)(219:219:601))
          (PORT ADR3 (201:201:534)(201:201:534))
          (PORT ADR1 (178:178:489)(178:178:489))
          (IOPATH ADR2 O (45:89:89)(45:89:89))
          (IOPATH ADR0 O (41:100:100)(41:100:100))
          (IOPATH ADR3 O (45:94:94)(45:94:94))
          (IOPATH ADR1 O (41:100:100)(41:100:100))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/F_NCP\[1\]\.F_CMD\[0\]\.U_HCE)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (172:172:471)(172:172:471))
          (PORT ADR0 (298:298:772)(298:298:772))
          (PORT ADR1 (166:166:471)(166:166:471))
          (PORT ADR3 (207:207:547)(207:207:547))
          (PORT ADR5 (109:109:262)(109:109:262))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MMCM_PHASE_CALIBRATION_ML_LUT2_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (122:122:349)(122:122:349))
          (PORT ADR0 (926:926:1887)(926:926:1887))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (126:214:358)(126:214:358))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (32:103:103)(32:103:103))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (352:440:900)(352:440:900))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_r_edge\/iDOUT\<1\>\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_r_edge\/iDOUT\<1\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE sr_1\/sr_temp2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE sr_1\/sr_temp2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (82:82:205)(82:82:205))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_LATCHE")
    (INSTANCE MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (74:277:277)(74:277:277))
          (IOPATH I O (87:300:300)(87:300:300))
        )
      )
      (TIMINGCHECK
        (WIDTH (posedge CLK) (364))
        (SETUPHOLD(posedge I) (negedge CLK) (-5:-23:-23)(80:121:121))
        (SETUPHOLD(negedge I) (negedge CLK) (-5:-23:-23)(80:121:121))
        (SETUPHOLD(posedge GE) (negedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge GE) (negedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (negedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (145:247:401)(145:247:401))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (853:941:2100)(853:941:2100))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (189:291:519)(189:291:519))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (807:895:1983)(807:895:1983))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (111:111:305)(111:111:305))
          (PORT ADR2 (117:117:343)(117:117:343))
          (PORT ADR1 (701:701:1727)(701:701:1727))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (294:294:815)(294:294:815))
          (PORT ADR3 (144:144:406)(144:144:406))
          (PORT ADR1 (701:701:1727)(701:701:1727))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/fd1_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/fd1_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (277:277:758)(277:277:758))
          (PORT ADR0 (294:294:752)(294:294:752))
          (PORT ADR3 (424:424:1077)(424:424:1077))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (160:160:456)(160:160:456))
          (PORT ADR4 (170:170:453)(170:170:453))
          (PORT ADR3 (424:424:1077)(424:424:1077))
          (IOPATH ADR2 O (44:86:86)(44:86:86))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/fd3_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (193:193:534)(193:193:534))
          (PORT ADR2 (117:117:343)(117:117:343))
          (PORT ADR1 (430:430:1124)(430:430:1124))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (208:208:586)(208:208:586))
          (PORT ADR4 (155:155:421)(155:155:421))
          (PORT ADR1 (430:430:1124)(430:430:1124))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE icon_2\/U0\/U_ICON\/iTDO_VEC\<15\>\/icon_2\/U0\/U_ICON\/iTDO_VEC\<15\>_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:95:95)(35:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CTRL_OUT\/U_DATA_VALID)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (112:112:309)(112:112:309))
          (PORT ADR0 (872:872:1860)(872:872:1860))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_DATA_VALID)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (112:112:309)(112:112:309))
          (PORT ADR0 (872:872:1860)(872:872:1860))
          (IOPATH ADR4 O (43:96:96)(43:96:96))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_TDO)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (22:49:49)(22:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_STAT\/U_TDO_next)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (210:210:584)(210:210:584))
          (PORT ADR3 (141:141:391)(141:141:391))
          (PORT ADR2 (119:119:342)(119:119:342))
          (PORT ADR4 (160:160:425)(160:160:425))
          (PORT ADR0 (210:210:585)(210:210:585))
          (PORT ADR5 (43:43:115)(43:43:115))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_TDO_MUX\/U_CS_MUX\/I4\.U_MUX16\/Mmux_O1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (274:274:731)(274:274:731))
          (PORT ADR4 (276:276:669)(276:276:669))
          (PORT ADR5 (188:188:432)(188:188:432))
          (PORT ADR3 (257:257:602)(257:257:602))
          (PORT ADR0 (319:319:857)(319:319:857))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_TDO_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_TDO_MUX\/U_CS_MUX\/I4\.U_MUX16\/Mmux_O1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (180:180:479)(180:180:479))
          (PORT ADR1 (262:262:713)(262:262:713))
          (PORT ADR4 (114:114:304)(114:114:304))
          (PORT ADR5 (38:38:110)(38:38:110))
          (PORT ADR3 (208:208:542)(208:208:542))
          (PORT ADR0 (159:159:462)(159:159:462))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/U_SYNC)
      (DELAY
        (ABSOLUTE
          (PORT CE (146:248:402)(146:248:402))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (310:398:782)(310:398:782))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (142:247:398)(142:247:398))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (1077:1165:2620)(1077:1165:2620))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MMCM_PHASE_CALIBRATION_ML_LUT3_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (888:888:1723)(888:888:1723))
          (PORT ADR0 (214:214:602)(214:214:602))
          (PORT ADR2 (213:213:522)(213:213:522))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (191:296:526)(191:296:526))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (984:1072:2378)(984:1072:2378))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (239:344:644)(239:344:644))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (952:1040:2317)(952:1040:2317))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/fd3_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (212:212:599)(212:212:599))
          (PORT ADR1 (170:170:486)(170:170:486))
          (PORT ADR4 (704:704:1639)(704:704:1639))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (163:163:458)(163:163:458))
          (PORT ADR3 (208:208:541)(208:208:541))
          (PORT ADR4 (704:704:1639)(704:704:1639))
          (IOPATH ADR2 O (44:92:92)(44:92:92))
          (IOPATH ADR3 O (43:93:93)(43:93:93))
          (IOPATH ADR4 O (44:98:98)(44:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (861:949:2084)(861:949:2084))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/fd1_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/fd1_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (138:138:341)(138:138:341))
          (PORT ADR1 (257:257:654)(257:257:654))
          (PORT ADR2 (656:656:1593)(656:656:1593))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (212:212:600)(212:212:600))
          (PORT ADR2 (656:656:1593)(656:656:1593))
          (IOPATH ADR0 O (40:98:98)(40:98:98))
          (IOPATH ADR2 O (44:92:92)(44:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/iDOUT\<1\>\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/iDOUT\<1\>_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE addra\<0\>_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (385:385:934)(385:385:934))
          (IOPATH ADR2 O (44:91:91)(44:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (195:300:536)(195:300:536))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (629:717:1543)(629:717:1543))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (581:669:1424)(581:669:1424))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (32:103:103)(32:103:103))
          (PORT I (43:100:100)(43:100:100))
          (PORT RST (534:622:1306)(534:622:1306))
          (IOPATH CLK O (78:271:271)(78:271:271))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/fd5_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (21:45:45)(21:45:45))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (163:163:458)(163:163:458))
          (PORT ADR1 (170:170:486)(170:170:486))
          (PORT ADR3 (513:513:1193)(513:513:1193))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (219:219:615)(219:219:615))
          (PORT ADR4 (157:157:369)(157:157:369))
          (PORT ADR3 (513:513:1193)(513:513:1193))
          (IOPATH ADR0 O (40:98:98)(40:98:98))
          (IOPATH ADR4 O (44:98:98)(44:98:98))
          (IOPATH ADR3 O (43:93:93)(43:93:93))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (227:332:558)(227:332:558))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (492:580:1194)(492:580:1194))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_SMUX\/U_CS_MUX\/I4\.U_MUX16\/Mmux_O21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (221:221:608)(221:221:608))
          (PORT ADR0 (220:220:608)(220:220:608))
          (PORT ADR3 (147:147:402)(147:147:402))
          (PORT ADR5 (55:55:137)(55:55:137))
          (PORT ADR2 (127:127:350)(127:127:350))
          (PORT ADR4 (123:123:326)(123:123:326))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_TDO)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_SMUX\/U_CS_MUX\/I4\.U_MUX16\/Mmux_O210)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (219:219:608)(219:219:608))
          (PORT ADR1 (214:214:595)(214:214:595))
          (PORT ADR2 (121:121:345)(121:121:345))
          (PORT ADR5 (45:45:123)(45:45:123))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/U_STATUS\/U_SMUX\/U_CS_MUX\/I4\.U_MUX16\/Mmux_O22)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (216:216:599)(216:216:599))
          (PORT ADR0 (222:222:611)(222:222:611))
          (PORT ADR3 (151:151:412)(151:151:412))
          (PORT ADR5 (54:54:132)(54:54:132))
          (PORT ADR2 (131:131:358)(131:131:358))
          (PORT ADR4 (119:119:314)(119:119:314))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (208:208:589)(208:208:589))
          (PORT ADR2 (117:117:343)(117:117:343))
          (PORT ADR1 (837:837:2017)(837:837:2017))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (166:166:443)(166:166:443))
          (PORT ADR3 (141:141:400)(141:141:400))
          (PORT ADR1 (837:837:2017)(837:837:2017))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (911:999:2205)(911:999:2205))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/fd3_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (155:155:446)(155:155:446))
          (PORT ADR1 (164:164:477)(164:164:477))
          (PORT ADR4 (589:589:1413)(589:589:1413))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (135:135:387)(135:135:387))
          (PORT ADR0 (209:209:591)(209:209:591))
          (PORT ADR4 (589:589:1413)(589:589:1413))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
          (IOPATH ADR4 O (43:96:96)(43:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (226:328:553)(226:328:553))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (492:580:1194)(492:580:1194))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (141:243:392)(141:243:392))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (966:1054:2340)(966:1054:2340))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (279:279:752)(279:279:752))
          (PORT ADR2 (124:124:350)(124:124:350))
          (PORT ADR0 (831:831:1962)(831:831:1962))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (157:157:423)(157:157:423))
          (PORT ADR4 (243:243:539)(243:243:539))
          (PORT ADR0 (831:831:1962)(831:831:1962))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/fd5_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (118:118:315)(118:118:315))
          (PORT ADR1 (167:167:480)(167:167:480))
          (PORT ADR0 (797:797:1963)(797:797:1963))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (240:240:561)(240:240:561))
          (PORT ADR2 (168:168:461)(168:168:461))
          (PORT ADR0 (797:797:1963)(797:797:1963))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/fd3_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (149:149:407)(149:149:407))
          (PORT ADR2 (124:124:350)(124:124:350))
          (PORT ADR0 (757:757:1853)(757:757:1853))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (213:213:590)(213:213:590))
          (PORT ADR4 (125:125:321)(125:125:321))
          (PORT ADR0 (757:757:1853)(757:757:1853))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (689:777:1683)(689:777:1683))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/U_DATA_OUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (786:874:1930)(786:874:1930))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (142:244:394)(142:244:394))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (689:777:1683)(689:777:1683))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (256:256:708)(256:256:708))
          (PORT ADR2 (117:117:343)(117:117:343))
          (PORT ADR0 (683:683:1685)(683:683:1685))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (150:150:410)(150:150:410))
          (PORT ADR3 (148:148:417)(148:148:417))
          (PORT ADR0 (683:683:1685)(683:683:1685))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/fd1_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/fd1_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (218:218:573)(218:218:573))
          (PORT ADR0 (683:683:1684)(683:683:1684))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (258:258:714)(258:258:714))
          (PORT ADR2 (161:161:457)(161:161:457))
          (PORT ADR0 (683:683:1684)(683:683:1684))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
          (IOPATH ADR2 O (44:86:86)(44:86:86))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (500:588:1209)(500:588:1209))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_TDI_reg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (142:247:398)(142:247:398))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (787:875:1932)(787:875:1932))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/fd1_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/fd1_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (144:144:405)(144:144:405))
          (PORT ADR4 (161:161:430)(161:161:430))
          (PORT ADR0 (582:582:1385)(582:582:1385))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (212:212:595)(212:212:595))
          (PORT ADR2 (221:221:599)(221:221:599))
          (PORT ADR0 (582:582:1385)(582:582:1385))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
          (IOPATH ADR2 O (44:91:91)(44:91:91))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/fd3_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (122:122:349)(122:122:349))
          (PORT ADR0 (534:534:1266)(534:534:1266))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (208:208:562)(208:208:562))
          (PORT ADR0 (534:534:1266)(534:534:1266))
          (IOPATH ADR3 O (43:92:92)(43:92:92))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (122:122:349)(122:122:349))
          (PORT ADR0 (635:635:1516)(635:635:1516))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (111:111:306)(111:111:306))
          (PORT ADR0 (635:635:1516)(635:635:1516))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/SHIFT_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/fd3_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:90:90)(36:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_TARGET_CE)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (470:470:1019)(470:470:1019))
          (PORT ADR2 (639:639:1309)(639:639:1309))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (22:47:47)(22:47:47))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (122:122:349)(122:122:349))
          (PORT ADR0 (536:536:1275)(536:536:1275))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (111:111:306)(111:111:306))
          (PORT ADR0 (536:536:1275)(536:536:1275))
          (IOPATH ADR4 O (43:98:98)(43:98:98))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (73:265:265)(73:265:265))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(negedge I) (posedge CLK) (-6:-10:-10)(103:162:162))
        (SETUPHOLD(posedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (41:182:182)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-58:-134:-134))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (143:245:395)(143:245:395))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (787:875:1932)(787:875:1932))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (222:310:609)(222:310:609))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/fd3_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (208:208:586)(208:208:586))
          (PORT ADR2 (117:117:343)(117:117:343))
          (PORT ADR3 (567:567:1319)(567:567:1319))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (207:207:583)(207:207:583))
          (PORT ADR4 (111:111:305)(111:111:305))
          (PORT ADR3 (567:567:1319)(567:567:1319))
          (IOPATH ADR1 O (40:98:98)(40:98:98))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
          (IOPATH ADR3 O (43:90:90)(43:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/fd5_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/fd5_out_CMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (34:90:90)(34:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/fd5_out_AMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (36:92:92)(36:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (164:164:477)(164:164:477))
          (PORT ADR2 (532:532:1245)(532:532:1245))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (68:68:194)(68:68:194))
          (PORT ADR2 (532:532:1245)(532:532:1245))
          (IOPATH ADR4 O (43:96:96)(43:96:96))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (22:49:49)(22:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (255:255:708)(255:255:708))
          (PORT ADR1 (580:580:1375)(580:580:1375))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/USER_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (114:114:337)(114:114:337))
          (PORT ADR1 (580:580:1375)(580:580:1375))
          (IOPATH ADR2 O (44:86:86)(44:86:86))
          (IOPATH ADR1 O (39:98:98)(39:98:98))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/USER_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (23:49:49)(23:49:49))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (117:117:343)(117:117:343))
          (PORT ADR4 (532:532:1212)(532:532:1212))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (159:159:462)(159:159:462))
          (PORT ADR4 (532:532:1212)(532:532:1212))
          (IOPATH ADR0 O (39:98:98)(39:98:98))
          (IOPATH ADR4 O (43:97:97)(43:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/fd5_out_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:90:90)(35:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (163:163:474)(163:163:474))
          (PORT ADR4 (429:429:969)(429:429:969))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (113:113:335)(113:113:335))
          (PORT ADR4 (429:429:969)(429:429:969))
          (IOPATH ADR2 O (45:89:89)(45:89:89))
          (IOPATH ADR4 O (45:99:99)(45:99:99))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_SYNC\/U_iDATA_CMD_n)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (340:340:648)(340:340:648))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (218:306:602)(218:306:602))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (545:633:929)(545:633:929))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (692:780:1696)(692:780:1696))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/USER_CLK_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/U_RISING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (598:686:1454)(598:686:1454))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/fd5_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (167:167:460)(167:167:460))
          (PORT ADR1 (167:167:480)(167:167:480))
          (PORT ADR0 (571:571:1374)(571:571:1374))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR0 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (117:117:314)(117:117:314))
          (PORT ADR3 (192:192:522)(192:192:522))
          (PORT ADR0 (571:571:1374)(571:571:1374))
          (IOPATH ADR4 O (43:96:96)(43:96:96))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (189:291:516)(189:291:516))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (606:694:1473)(606:694:1473))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/fd5_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/fd5_out_BMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:90:90)(35:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_SYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/SYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (323:323:655)(323:323:655))
          (PORT ADR1 (163:163:474)(163:163:474))
          (PORT ADR4 (575:575:1337)(575:575:1337))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/SYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (334:334:708)(334:334:708))
          (PORT ADR0 (252:252:705)(252:252:705))
          (PORT ADR4 (575:575:1337)(575:575:1337))
          (IOPATH ADR2 O (45:89:89)(45:89:89))
          (IOPATH ADR0 O (41:100:100)(41:100:100))
          (IOPATH ADR4 O (45:99:99)(45:99:99))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_SYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (6:9:9)(6:9:9))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/U_FALLINGCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/U_FALLING)
      (DELAY
        (ABSOLUTE
          (PORT CLK (21:78:78)(21:78:78))
          (PORT I (36:78:78)(36:78:78))
          (PORT RST (739:827:1814)(739:827:1814))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/fd3_out\/vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/fd3_out_DMUX_Delay)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (35:92:92)(35:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_ASYNC_F_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/ASYNC_F_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (112:112:310)(112:112:310))
          (PORT ADR1 (164:164:477)(164:164:477))
          (PORT ADR3 (552:552:1298)(552:552:1298))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (34:68:68)(34:68:68))
          (IOPATH ADR1 O (34:68:68)(34:68:68))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
          (IOPATH ADR5 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/ASYNC_R_MUX)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (156:156:447)(156:156:447))
          (PORT ADR0 (210:210:592)(210:210:592))
          (PORT ADR3 (552:552:1298)(552:552:1298))
          (IOPATH ADR2 O (43:86:86)(43:86:86))
          (IOPATH ADR0 O (39:97:97)(39:97:97))
          (IOPATH ADR3 O (43:91:91)(43:91:91))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_ASYNC_R_REG)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (5:8:8)(5:8:8))
          (IOPATH CLK O (68:249:249)(68:249:249))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(negedge I) (posedge CLK) (-7:3:3)(99:151:151))
        (SETUPHOLD(posedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (44:194:194)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (141:243:394)(141:243:394))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (606:694:1473)(606:694:1473))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (173:261:480)(173:261:480))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (RECREM(negedge RST) (posedge CLK) (90:211:211)(-56:-147:-147))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/U_SYNC_F)
      (DELAY
        (ABSOLUTE
          (PORT CE (239:344:644)(239:344:644))
          (PORT CLK (37:110:110)(37:110:110))
          (PORT I (43:100:100)(43:100:100))
          (PORT SRST (980:1068:2215)(980:1068:2215))
          (IOPATH CLK O (78:271:271)(78:271:271))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(negedge CE) (posedge CLK) (48:220:220)(3:-3:-3))
        (SETUPHOLD(posedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(negedge I) (posedge CLK) (-22:4:4)(86:138:138))
        (SETUPHOLD(posedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
        (SETUPHOLD(negedge SRST) (posedge CLK) (147:418:418)(-57:-93:-93))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (172:260:479)(172:260:479))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/U_SYNC_R)
      (DELAY
        (ABSOLUTE
          (PORT CE (191:293:521)(191:293:521))
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (980:1068:2215)(980:1068:2215))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_iSEL_n)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (450:450:1039)(450:450:1039))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (36:78:78)(36:78:78))
          (PORT SRST (220:308:604)(220:308:604))
          (IOPATH CLK O (72:256:256)(72:256:256))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(negedge SRST) (posedge CLK) (158:452:452)(-64:-111:-111))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE icon_2\/U0\/U_ICON\/U_iDATA_CMD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (26:81:81)(26:81:81))
          (PORT I (21:46:46)(21:46:46))
          (PORT RST (169:257:476)(169:257:476))
          (IOPATH CLK O (72:256:256)(72:256:256))
          (IOPATH RST O (156:498:498)(156:498:498))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (728))
        (PERIOD (posedge CLK) (728))
        (SETUPHOLD(posedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(negedge I) (posedge CLK) (-15:21:21)(80:121:121))
        (SETUPHOLD(posedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (SETUPHOLD(negedge CE) (posedge CLK) (51:234:234)(10:5:5))
        (RECREM(negedge RST) (posedge CLK) (99:234:234)(-63:-168:-168))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_iDATA_CMD_n)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (96:96:276)(96:96:276))
          (IOPATH ADR3 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE icon_2\/U0\/U_ICON\/U_CMD\/U_SEL_n)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (443:443:1032)(443:443:1032))
          (IOPATH ADR2 O (34:68:68)(34:68:68))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (277:277:745)(277:277:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (164:164:459)(164:164:459))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (249:249:654)(249:249:654))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (215:215:570)(215:215:570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLD\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLD\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (242:242:609)(242:242:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (314:314:847)(314:314:847))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (164:164:460)(164:164:460))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (205:205:541)(205:205:541))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (208:208:550)(208:208:550))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLC\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (323:323:866)(323:323:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (163:163:456)(163:163:456))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (208:208:549)(208:208:549))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (211:211:558)(211:211:558))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLB\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (315:315:843)(315:315:843))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (271:271:712)(271:271:712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (208:208:547)(208:208:547))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (116:116:318)(116:116:318))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[0\]\.U_GAND_SRL_SLICE\/U_SRLA\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1603)(663:663:1603))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (97:97:247)(97:97:247))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLC\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1603)(663:663:1603))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (315:315:842)(315:315:842))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (268:268:712)(268:268:712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (245:245:649)(245:245:649))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (173:173:449)(173:173:449))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:384)(152:152:384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1603)(663:663:1603))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (266:266:724)(266:266:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (221:221:593)(221:221:593))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (203:203:539)(203:203:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (171:171:447)(171:171:447))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:381)(150:150:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_SCNT_CMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1603)(663:663:1603))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1605)(664:664:1605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:375)(145:145:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLC\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1605)(664:664:1605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (287:287:757)(287:287:757))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (229:229:596)(229:229:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (208:208:535)(208:208:535))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (133:133:331)(133:133:331))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (107:107:261)(107:107:261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1605)(664:664:1605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (316:316:841)(316:316:841))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (273:273:714)(273:273:714))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (214:214:563)(214:214:563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (275:275:697)(275:275:697))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (221:221:536)(221:221:536))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_HCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1605)(664:664:1605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1602)(663:663:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLD\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:377)(145:145:377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLC\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1602)(663:663:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (236:236:626)(236:236:626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (180:180:473)(180:180:473))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (158:158:410)(158:158:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (221:221:562)(221:221:562))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (200:200:499)(200:200:499))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLB\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1602)(663:663:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (268:268:720)(268:268:720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (234:234:615)(234:234:615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (213:213:557)(213:213:557))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (130:130:332)(130:130:332))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (201:201:493)(201:201:493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/U_WCNT_LCMP\/I_CS_GAND\.U_CS_GAND_SRL\/I_V6\.U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_PARTIAL_SLICE\.U_GAND_SRL_SLICE\/U_SRLA\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1602)(663:663:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (324:324:854)(324:324:854))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (118:118:341)(118:118:341))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (198:198:534)(198:198:534))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLD\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (180:180:463)(180:180:463))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLD\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLD\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (356:356:786)(356:356:786))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (263:263:723)(263:263:723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (120:120:344)(120:120:344))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:401)(146:146:401))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLC\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (159:159:431)(159:159:431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLC\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (222:222:611)(222:222:611))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (167:167:466)(167:167:466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:399)(147:147:399))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLB\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (200:200:537)(200:200:537))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLB\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (279:279:745)(279:279:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (171:171:476)(171:171:476))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:413)(150:150:413))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLA\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (206:206:546)(206:206:546))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/U_CS_GAND_SRL_V6\/I_USE_RPM_EQ0\.U_GAND_SRL_SET\/I_WHOLE_SLICE\.G_SLICE_IDX\[1\]\.U_GAND_SRL_SLICE\/U_SRLA\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_bram_2\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v6_init\.ram\/NO_BMM_INFO\.SP\.WIDE_PRIM18\.ram\/ADDRARDADDR\<5\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (225:225:458)(225:225:458))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_bram_2\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v6_init\.ram\/NO_BMM_INFO\.SP\.WIDE_PRIM18\.ram\/ADDRARDADDR\<6\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (215:215:448)(215:215:448))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_bram_2\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v6_init\.ram\/NO_BMM_INFO\.SP\.WIDE_PRIM18\.ram\/ADDRBWRADDR\<5\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (228:228:461)(228:228:461))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_bram_2\/U0\/xst_blk_mem_generator\/gnativebmg\.native_blk_mem_gen\/valid\.cstr\/ramloop\[0\]\.ram\.r\/v6_init\.ram\/NO_BMM_INFO\.SP\.WIDE_PRIM18\.ram\/ADDRBWRADDR\<6\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (225:225:458)(225:225:458))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<10\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (193:193:417)(193:193:417))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<11\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (202:202:427)(202:202:427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<12\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (246:246:542)(246:246:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<13\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (194:194:418)(194:194:418))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (197:197:415)(197:197:415))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (198:198:416)(198:198:416))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<5\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:299)(153:153:299))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<6\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:292)(146:146:292))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<7\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (202:202:427)(202:202:427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<8\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (201:201:425)(201:201:425))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRARDADDR\<9\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (157:157:309)(157:157:309))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<10\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (264:264:581)(264:264:581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<11\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (357:357:677)(357:357:677))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<12\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (265:265:580)(265:265:580))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<13\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (216:216:456)(216:216:456))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (199:199:418)(199:199:418))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<5\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (202:202:429)(202:202:429))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<6\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (243:243:533)(243:243:533))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<7\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (251:251:554)(251:251:554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<8\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (220:220:463)(220:220:463))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ADDRBWRADDR\<9\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (259:259:570)(259:259:570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/CLKARDCLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (782:782:1728)(782:782:1728))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (282:282:613)(282:282:613))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (215:215:440)(215:215:440))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<10\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (216:216:439)(216:216:439))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<11\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (263:263:554)(263:263:554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<12\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (259:259:547)(259:259:547))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<13\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (263:263:561)(263:263:561))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<14\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (244:244:479)(244:244:479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<15\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (267:267:570)(267:267:570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (263:263:558)(263:263:558))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (215:215:440)(215:215:440))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (263:263:557)(263:263:557))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<5\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (262:262:557)(262:262:557))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<6\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (264:264:560)(264:264:560))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<7\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (298:298:614)(298:298:614))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<8\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (215:215:439)(215:215:439))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIBDI\<9\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (260:260:549)(260:260:549))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/DIPBDIP\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (294:294:605)(294:294:605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/ENARDEN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (242:242:466)(242:242:466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/WEBWE\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (289:289:617)(289:289:617))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RAM\/I_V6\.U_CS_BRAM_CASCADE_V6\/I_DEPTH_LTEQ_32K\.U_SBRAM_0\/I_B18KGT0\.u_ramb18\/U_RAMB18E1\/WEBWE\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (289:289:617)(289:289:617))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[3\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[2\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[1\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[0\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[5\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_STAT\/U_STAT_CNT\/G\[4\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[3\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[2\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[1\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[0\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[7\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1642)(683:683:1642))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[6\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1642)(683:683:1642))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[5\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1642)(683:683:1642))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[4\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1642)(683:683:1642))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[9\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (682:682:1641)(682:682:1641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STAT_CNT\/G\[8\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (682:682:1641)(682:682:1641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[3\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[2\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[1\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[0\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[7\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[6\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[5\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_STAT_CNT\/G\[4\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[3\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[2\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[1\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[0\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[7\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[6\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[5\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[4\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[10\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[9\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/U_RD_ROW_ADDR\/G\[8\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[3\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1630)(675:675:1630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[2\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1630)(675:675:1630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[1\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1630)(675:675:1630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_B\/u_cnt\/G\[0\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1630)(675:675:1630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[3\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[2\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[1\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[0\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/I_YES_BSCAN\.U_BS\/I_USE_SOFTBSCAN_EQ0\.I_USE_XST_TCK_WORKAROUND_EQ1\.U_ICON_BSCAN_BUFG\/U_BUFG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (553:553:1378)(553:553:1378))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/I_YES_BSCAN\.U_BS\/I_V6\.ISYN\.I_USE_SOFTBSCAN_EQ0\.U_BS\/TDO)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (865:865:1403)(865:865:1403))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clkDiv\/clkout1_buf\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (358:358:855)(358:358:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clkDiv\/clkout2_buf\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (358:358:855)(358:358:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clkDiv\/clkf_buf\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (358:358:855)(358:358:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCE\/I_YESLUT6\.U_SRLC16E\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (287:287:742)(287:287:742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCE\/I_YESLUT6\.U_SRLC16E\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (293:293:741)(293:293:741))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCE\/I_YESLUT6\.U_SRLC16E\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (252:252:663)(252:252:663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCE\/I_YESLUT6\.U_SRLC16E\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (175:175:447)(175:175:447))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCE\/I_YESLUT6\.U_SRLC16E\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1604)(662:662:1604))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCE\/I_YESLUT6\.U_SRLC16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (197:197:503)(197:197:503))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/F_NO_TCMC\.U_FDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (143:143:367)(143:143:367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (376:376:973)(376:376:973))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (326:326:840)(326:326:840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (280:280:692)(280:280:692))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (326:326:807)(326:326:807))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (655:655:1590)(655:655:1590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[8\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:374)(145:145:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (332:332:858)(332:332:858))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (282:282:725)(282:282:725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (235:235:576)(235:235:576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (281:281:691)(281:281:691))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (656:656:1591)(656:656:1591))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[10\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (95:95:246)(95:95:246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (286:286:741)(286:286:741))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (243:243:628)(243:243:628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (279:279:690)(279:279:690))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (233:233:572)(233:233:572))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (657:657:1592)(657:657:1592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[6\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (137:137:363)(137:137:363))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (237:237:620)(237:237:620))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (190:190:491)(190:190:491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (171:171:436)(171:171:436))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (185:185:453)(185:185:453))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (658:658:1594)(658:658:1594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[13\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:387)(153:153:387))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TRIGQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (192:192:491)(192:192:491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_STORAGE_QUAL\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TRIGQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (144:144:373)(144:144:373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (357:357:895)(357:357:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (253:253:626)(253:253:626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (310:310:794)(310:310:794))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (185:185:466)(185:185:466))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (202:202:520)(202:202:520))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1598)(660:660:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (192:192:492)(192:192:492))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (293:293:756)(293:293:756))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (250:250:624)(250:250:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (286:286:715)(286:286:715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (333:333:841)(333:333:841))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (252:252:623)(252:252:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1598)(660:660:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (355:355:895)(355:355:895))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (248:248:619)(248:248:619))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (286:286:712)(286:286:712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (335:335:845)(335:335:845))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (254:254:627)(254:254:627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1598)(660:660:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (352:352:886)(352:352:886))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (257:257:634)(257:257:634))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (314:314:804)(314:314:804))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (181:181:454)(181:181:454))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (201:201:515)(201:201:515))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1598)(660:660:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (292:292:748)(292:292:748))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (253:253:626)(253:253:626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (359:359:915)(359:359:915))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (237:237:590)(237:237:590))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (254:254:629)(254:254:629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1597)(660:660:1597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (188:188:487)(188:188:487))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (300:300:767)(300:300:767))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (200:200:495)(200:200:495))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (333:333:834)(333:333:834))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (280:280:694)(280:280:694))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (161:161:396)(161:161:396))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CMPRESET\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1597)(660:660:1597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (254:254:643)(254:254:643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (198:198:490)(198:198:490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (333:333:831)(333:333:831))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (282:282:698)(282:282:698))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (163:163:400)(163:163:400))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1597)(660:660:1597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (287:287:739)(287:287:739))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (257:257:634)(257:257:634))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (363:363:925)(363:363:925))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (233:233:578)(233:233:578))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (253:253:624)(253:253:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1597)(660:660:1597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_INTCAP_F\.U_CAPWE1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:369)(141:141:369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[7\]\.U_RST\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (155:155:384)(155:155:384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[6\]\.U_RST\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:375)(146:146:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[5\]\.U_RST\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[4\]\.U_RST\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:386)(153:153:386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_CAP_DLY\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (93:93:244)(93:93:244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_INTCAP_F\.U_CAPWE0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (110:110:270)(110:110:270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_CDONE\/I_YESLUT6\.I_NO_RPM\.I_YES_OREG\.OUT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (184:184:478)(184:184:478))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS1\/I_YESLUT6\.I_NO_RPM\.I_YES_OREG\.OUT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (195:195:494)(195:195:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.I_YES_OREG\.OUT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (195:195:501)(195:195:501))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (329:329:855)(329:329:855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (335:335:857)(335:335:857))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (272:272:677)(272:272:677))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (279:279:687)(279:279:687))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (657:657:1594)(657:657:1594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[12\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:383)(147:147:383))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (286:286:741)(286:286:741))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (291:291:742)(291:291:742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (227:227:561)(227:227:561))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (234:234:571)(234:234:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (658:658:1595)(658:658:1595))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[9\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (96:96:248)(96:96:248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (239:239:623)(239:239:623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (244:244:624)(244:244:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (229:229:571)(229:229:571))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (186:186:452)(186:186:452))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (659:659:1596)(659:659:1596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[11\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (148:148:379)(148:148:379))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (346:346:892)(346:346:892))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (240:240:617)(240:240:617))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (172:172:442)(172:172:442))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (138:138:333)(138:138:333))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1598)(660:660:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[4\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (95:95:245)(95:95:245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (274:274:726)(274:274:726))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (240:240:617)(240:240:617))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (225:225:569)(225:225:569))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (139:139:341)(139:139:341))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (661:661:1599)(661:661:1599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[5\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (187:187:482)(187:187:482))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (295:295:754)(295:295:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (199:199:496)(199:199:496))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (284:284:714)(284:284:714))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (297:297:730)(297:297:730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (195:195:495)(195:195:495))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1602)(662:662:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_D\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:388)(150:150:388))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (350:350:883)(350:350:883))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (197:197:495)(197:197:495))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (309:309:797)(309:309:797))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (224:224:573)(224:224:573))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (201:201:499)(201:201:499))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_C\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1602)(662:662:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (250:250:641)(250:250:641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (195:195:490)(195:195:490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (309:309:794)(309:309:794))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (226:226:577)(226:226:577))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (203:203:503)(203:203:503))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1602)(662:662:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (400:400:1008)(400:400:1008))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (203:203:504)(203:203:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (288:288:724)(288:288:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (293:293:718)(293:293:718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (194:194:490)(194:194:490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_NS0\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1602)(662:662:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (305:305:767)(305:305:767))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (255:255:632)(255:255:632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (359:359:919)(359:359:919))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (291:291:733)(291:291:733))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (245:245:615)(245:245:615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1601)(662:662:1601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCMPCE\/I_YESLUT6\.U_SRL32\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (96:96:249)(96:96:249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WLCMPCE\/I_YESLUT6\.U_SRL32\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (358:358:900)(358:358:900))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WLCMPCE\/I_YESLUT6\.U_SRL32\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (253:253:627)(253:253:627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WLCMPCE\/I_YESLUT6\.U_SRL32\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (359:359:916)(359:359:916))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WLCMPCE\/I_YESLUT6\.U_SRL32\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (293:293:737)(293:293:737))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WLCMPCE\/I_YESLUT6\.U_SRL32\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (159:159:389)(159:159:389))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WLCMPCE\/I_YESLUT6\.U_SRL32\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1601)(662:662:1601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WHCMPCE\/I_YESLUT6\.U_SRL32\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (356:356:893)(356:356:893))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WHCMPCE\/I_YESLUT6\.U_SRL32\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (249:249:622)(249:249:622))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WHCMPCE\/I_YESLUT6\.U_SRL32\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (331:331:839)(331:331:839))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WHCMPCE\/I_YESLUT6\.U_SRL32\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (236:236:600)(236:236:600))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WHCMPCE\/I_YESLUT6\.U_SRL32\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (197:197:496)(197:197:496))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WHCMPCE\/I_YESLUT6\.U_SRL32\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1601)(662:662:1601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[7\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (93:93:243)(93:93:243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[6\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (92:92:242)(92:92:242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[5\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (92:92:242)(92:92:242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[4\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (93:93:243)(93:93:243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (337:337:866)(337:337:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (288:288:731)(288:288:731))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (271:271:678)(271:271:678))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (288:288:698)(288:288:698))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (659:659:1598)(659:659:1598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[14\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (101:101:261)(101:101:261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (293:293:751)(293:293:751))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (244:244:616)(244:244:616))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (226:226:562)(226:226:562))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (244:244:583)(244:244:583))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (660:660:1599)(660:660:1599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[7\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (97:97:249)(97:97:249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (246:246:633)(246:246:633))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (197:197:498)(197:197:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (178:178:443)(178:178:443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (196:196:464)(196:196:464))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (661:661:1601)(661:661:1601))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[3\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (94:94:245)(94:94:245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (296:296:755)(296:296:755))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (247:247:620)(247:247:620))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (226:226:563)(226:226:563))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (148:148:345)(148:148:345))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (662:662:1602)(662:662:1602))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[15\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:374)(141:141:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (343:343:874)(343:343:874))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (294:294:739)(294:294:739))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (271:271:680)(271:271:680))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (193:193:462)(193:193:462))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1603)(663:663:1603))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[2\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_NMU_EQ1\.U_iDOUT\/I_YESLUT6\.U_SRLC16E\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (211:211:594)(211:211:594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_NMU_EQ1\.U_iDOUT\/I_YESLUT6\.U_SRLC16E\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1606)(664:664:1606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_NMU_EQ1\.U_iDOUT\/I_YESLUT6\.U_SRLC16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (703:703:1549)(703:703:1549))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_STORAGE_QUAL\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_NMU_EQ1\.U_iDOUT\/I_YESLUT6\.U_SRLC16E\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1606)(664:664:1606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_STORAGE_QUAL\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_NMU_EQ1\.U_iDOUT\/I_YESLUT6\.U_SRLC16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[3\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (97:97:253)(97:97:253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[2\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (97:97:254)(97:97:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[1\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (97:97:254)(97:97:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[0\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (97:97:254)(97:97:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_TSEQ_NEQ2\.U_TC_EQUATION\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_OUTREG\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (138:138:361)(138:138:361))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[9\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (143:143:372)(143:143:372))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_INTCAP\.F_CAP_ADDR\[8\]\.U_CAP_ADDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (144:144:374)(144:144:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.I_SRL\.U_SELX\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1606)(664:664:1606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.I_SRL\.U_SELX\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (95:95:246)(95:95:246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (342:342:870)(342:342:870))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (290:290:730)(290:290:730))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (337:337:844)(337:337:844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (288:288:713)(288:288:713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (158:158:390)(158:158:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1605)(663:663:1605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_B\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:378)(146:146:378))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<0\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (343:343:881)(343:343:881))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<1\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (297:297:742)(297:297:742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<2\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (367:367:939)(367:367:939))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<3\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (242:242:596)(242:242:596))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/A\<4\>)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:375)(150:150:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_SCRST\/I_YESLUT6\.I_NO_RPM\.U_SRL32_A\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1605)(663:663:1605))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/DLY2_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:373)(145:145:373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT_ADDR\.SYNC_OUT_ADDR\/DLY1_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (110:110:269)(110:110:269))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TC\/I_STORAGE_QUAL\.U_STORAGE_QUAL\/I_SRLT_NE_1\.I_NMU_1_TO_4\.U_TCL\/I_OUTREG\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (136:136:357)(136:136:357))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[3\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1606)(664:664:1606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[3\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:376)(147:147:376))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[2\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1606)(664:664:1606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[2\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:374)(145:145:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[1\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1606)(664:664:1606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[1\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:373)(145:145:373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[0\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1606)(664:664:1606))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[0\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (796:796:1791)(796:796:1791))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[3\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (211:211:517)(211:211:517))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[2\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (113:113:271)(113:113:271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[1\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (200:200:493)(200:200:493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[0\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (113:113:272)(113:113:272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (98:98:256)(98:98:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[19\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1607)(663:663:1607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[19\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (142:142:371)(142:142:371))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[18\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1607)(663:663:1607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[18\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (142:142:371)(142:142:371))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[17\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1607)(663:663:1607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[17\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[16\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (663:663:1607)(663:663:1607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (301:301:768)(301:301:768))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (252:252:632)(252:252:632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (230:230:574)(230:230:574))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (249:249:598)(249:249:598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (664:664:1608)(664:664:1608))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[1\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (263:263:586)(263:263:586))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:389)(152:152:389))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/I_MC_NO\.U_NO_MC_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (93:93:243)(93:93:243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_OREG\.I_YES_OREG\.U_OREG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (290:290:624)(290:290:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[3\]\.U_RST\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:376)(147:147:376))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[2\]\.U_RST\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:375)(146:146:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/G_RST\[1\]\.U_RST\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (123:123:281)(123:123:281))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_CR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (114:114:265)(114:114:265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[11\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[11\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (194:194:498)(194:194:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[15\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[10\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[10\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (271:271:579)(271:271:579))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[14\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[9\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[9\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (195:195:498)(195:195:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[13\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[8\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[8\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[12\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WCE\/I_YESLUT6\.U_SRLC16E\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (393:393:1011)(393:393:1011))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WCE\/I_YESLUT6\.U_SRLC16E\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (294:294:742)(294:294:742))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WCE\/I_YESLUT6\.U_SRLC16E\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (345:345:871)(345:345:871))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WCE\/I_YESLUT6\.U_SRLC16E\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (293:293:728)(293:293:728))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WCE\/I_YESLUT6\.U_SRLC16E\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (665:665:1611)(665:665:1611))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/I_SRLT_NE_1\.U_WCE\/I_YESLUT6\.U_SRLC16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:365)(141:141:365))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (867:867:1810)(867:867:1810))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[16\]\.UPDATE_CELL\/GEN_CLK\.USER_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_RFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (108:108:266)(108:108:266))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (185:185:424)(185:185:424))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[7\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[7\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:375)(146:146:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[6\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[6\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:375)(146:146:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[5\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[5\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[4\]\.U_SEL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (666:666:1612)(666:666:1612))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_G2_SQ\.U_CAPCTRL\/U_CAP_ADDRGEN\/I_0_TO_64K\.F_SEL\[4\]\.U_SEL\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:369)(145:145:369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL3\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:373)(145:145:373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (239:239:550)(239:239:550))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[7\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (115:115:276)(115:115:276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[6\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (114:114:275)(114:114:275))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[5\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (121:121:281)(121:121:281))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[4\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (163:163:390)(163:163:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[9\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (118:118:278)(118:118:278))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/G_NS\[8\]\.U_NSQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (114:114:274)(114:114:274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:389)(152:152:389))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (758:758:1564)(758:758:1564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (98:98:248)(98:98:248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (744:744:1540)(744:744:1540))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1390)(691:691:1390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (730:730:1513)(730:730:1513))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (98:98:249)(98:98:249))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_GEN_DELAY\[1\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (179:179:404)(179:179:404))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_TFDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (674:674:1627)(674:674:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_TRANS\.U_ARM\/U_TFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (107:107:264)(107:107:264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[4\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (197:197:504)(197:197:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[0\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (103:103:261)(103:103:261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[5\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (187:187:479)(187:187:479))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[1\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (101:101:254)(101:101:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[6\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (194:194:495)(194:194:495))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[2\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (270:270:576)(270:270:576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[7\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (245:245:621)(245:245:621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[3\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (104:104:261)(104:104:261))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_A\/u_cnt\/G\[4\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1630)(675:675:1630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (810:810:1701)(810:810:1701))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (739:739:1521)(739:739:1521))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1390)(691:691:1390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[23\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (674:674:1627)(674:674:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[23\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:370)(141:141:370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[22\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (674:674:1627)(674:674:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[22\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:370)(141:141:370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[21\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (674:674:1627)(674:674:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[21\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:369)(141:141:369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[20\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (674:674:1627)(674:674:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[20\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (185:185:417)(185:185:417))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[3\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[3\]\.U_FDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (103:103:253)(103:103:253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[2\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[2\]\.U_FDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (101:101:251)(101:101:251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[1\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[1\]\.U_FDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (101:101:251)(101:101:251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[0\]\.U_FDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1629)(675:675:1629))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_CAPSTOR\/I_CASE1\.I_YES_TB\.U_TRACE_BUFFER\/I_MULT_ROW\.U_RD_COL_ADDR_DLY\/G_REG_BIT\[0\]\.U_FDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (102:102:252)(102:102:252))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STATE1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (225:225:482)(225:225:482))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_STATE0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (232:232:491)(232:232:491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (98:98:256)(98:98:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (673:673:1628)(673:673:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (673:673:1628)(673:673:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (673:673:1628)(673:673:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (673:673:1628)(673:673:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (685:685:1381)(685:685:1381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (671:671:1626)(671:671:1626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (671:671:1626)(671:671:1626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (670:670:1623)(670:670:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (670:670:1623)(670:670:1623))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A0)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (439:439:1067)(439:439:1067))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A1)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (391:391:932)(391:391:932))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A2)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (368:368:873)(368:368:873))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/A3)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (333:333:764)(333:333:764))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (677:677:1633)(677:677:1633))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/I_SRL_T2\.U_SRL\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (528:528:1195)(528:528:1195))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[7\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (630:630:1336)(630:630:1336))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[6\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (659:659:1409)(659:659:1409))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[5\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (579:579:1220)(579:579:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[4\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (574:574:1205)(574:574:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[3\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (675:675:1453)(675:675:1453))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[2\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (351:351:846)(351:351:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[1\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (351:351:846)(351:351:846))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[0\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (190:190:493)(190:190:493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[12\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:382)(150:150:382))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[8\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (173:173:414)(173:173:414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[13\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:375)(146:146:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[9\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (201:201:507)(201:201:507))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[14\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (200:200:502)(200:200:502))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[10\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (203:203:505)(203:203:505))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[15\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:383)(152:152:383))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/I_DQ\.U_DQQ\/DLY_9\.DLY_9_GEN\[11\]\.I_SRLT_NE_0\.DLY9\/SRL16E\/D)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (158:158:391)(158:158:391))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[3\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:375)(150:150:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_GEN_DELAY\[1\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (94:94:245)(94:94:245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_RFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (101:101:251)(101:101:251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:389)(152:152:389))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (811:811:1706)(811:811:1706))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (672:672:1627)(672:672:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (672:672:1627)(672:672:1627))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (671:671:1626)(671:671:1626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (671:671:1626)(671:671:1626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (639:639:1277)(639:639:1277))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_OUT\[0\]\.SYNC_OUT_CELL\/USER_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (143:143:373)(143:143:373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[7\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (199:199:504)(199:199:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[6\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (190:190:489)(190:190:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[5\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (201:201:506)(201:201:506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[4\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (191:191:491)(191:191:491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[3\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (193:193:493)(193:193:493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[2\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (191:191:490)(191:191:490))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[1\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (201:201:506)(201:201:506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY1\[0\]\.I_IN_RANGE\.I_USE_INPUT_REG_NE0\.U_GAND_DLY1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (193:193:493)(193:193:493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[13\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (741:741:1802)(741:741:1802))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_GEN_DELAY\[1\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:374)(150:150:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_GEN_DELAY\[2\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (148:148:377)(148:148:377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (157:157:396)(157:157:396))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (579:579:1141)(579:579:1141))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (603:603:1194)(603:603:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (619:619:1230)(619:619:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[7\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (113:113:274)(113:113:274))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[6\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (112:112:273)(112:112:273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[5\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (111:111:271)(111:111:271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[4\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (110:110:270)(110:110:270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[4\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (163:163:391)(163:163:391))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[2\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (142:142:370)(142:142:370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_GEN_DELAY\[1\]\.U_FD\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (143:143:373)(143:143:373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_TDO\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/U_DOUT1\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/U_DOUT0\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (196:196:498)(196:196:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_FDCE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_FDCE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (677:677:1635)(677:677:1635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (154:154:388)(154:154:388))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (677:677:1635)(677:677:1635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[6\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (160:160:397)(160:160:397))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (677:677:1635)(677:677:1635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[5\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (202:202:508)(202:202:508))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (677:677:1635)(677:677:1635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (142:142:367)(142:142:367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (676:676:1632)(676:676:1632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (676:676:1632)(676:676:1632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[11\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (245:245:580)(245:245:580))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[10\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (514:514:1051)(514:514:1051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[9\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (566:566:1191)(566:566:1191))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_TQ0\.G_TW\[8\]\.U_TQ\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (516:516:1066)(516:516:1066))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[3\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (112:112:273)(112:112:273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[2\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (110:110:271)(110:110:271))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[1\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (157:157:385)(157:157:385))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[0\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (112:112:272)(112:112:272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[15\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (161:161:395)(161:161:395))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[14\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:377)(147:147:377))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[13\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (207:207:506)(207:207:506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_TRIG\/U_TM\/G_NMU\[0\]\.U_M\/U_MU\/I_MUT_GANDX\.U_match\/I_CS_GANDX\.U_CS_GANDX_SRL\/I_V6\.U_CS_GANDX_SRL_V6\/G_GAND_DLY2\[12\]\.I_IN_RANGE\.U_GAND_DLY2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_RFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (151:151:388)(151:151:388))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_RFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (148:148:378)(148:148:378))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_TFDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DSL1\/U_TFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (151:151:381)(151:151:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/I_H2L\.U_DOUT\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1644)(683:683:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_RESET_EDGE\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_FDPE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (683:683:1643)(683:683:1643))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_FDPE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (104:104:262)(104:104:262))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (625:625:1251)(625:625:1251))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (679:679:1638)(679:679:1638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (679:679:1638)(679:679:1638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[7\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (567:567:1113)(567:567:1113))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[30\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[30\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (197:197:505)(197:197:505))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[29\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[29\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (191:191:494)(191:191:494))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[28\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[28\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (94:94:245)(94:94:245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_TFDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (687:687:1651)(687:687:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_TFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (101:101:250)(101:101:250))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (142:142:370)(142:142:370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:389)(152:152:389))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_TFDRE\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_TFDRE\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (103:103:254)(103:103:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_STAT\/U_DIRTY_LDC\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (195:195:482)(195:195:482))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[27\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[27\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:370)(141:141:370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[31\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[26\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[26\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:370)(141:141:370))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[25\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[25\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (141:141:369)(141:141:369))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[24\]\.UPDATE_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1650)(686:686:1650))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_UPDATE_OUT\[24\]\.UPDATE_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (225:225:562)(225:225:562))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_ARM_XFER\/U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (191:191:484)(191:191:484))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_ila_2\/U0\/I_NO_D\.U_ILA\/U_RST\/U_HALT_XFER\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (93:93:243)(93:93:243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:389)(152:152:389))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (681:681:1641)(681:681:1641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (681:681:1641)(681:681:1641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (191:191:484)(191:191:484))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (670:670:1372)(670:670:1372))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (682:682:1644)(682:682:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (682:682:1644)(682:682:1644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (592:592:1172)(592:592:1172))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (548:548:1057)(548:548:1057))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (589:589:1173)(589:589:1173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[11\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1653)(689:689:1653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[11\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (190:190:440)(190:190:440))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[10\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1653)(689:689:1653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[10\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (155:155:385)(155:155:385))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[9\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1653)(689:689:1653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[9\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (169:169:410)(169:169:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[8\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1653)(689:689:1653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[8\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:381)(152:152:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (681:681:1641)(681:681:1641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (681:681:1641)(681:681:1641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (143:143:366)(143:143:366))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (227:227:538)(227:227:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (227:227:538)(227:227:538))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/reset_f_edge\/U_DOUT0\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1657)(691:691:1657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/reset_f_edge\/U_DOUT1\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1657)(691:691:1657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/reset_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (488:488:917)(488:488:917))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (217:217:502)(217:217:502))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/reset_f_edge\/I_H2L\.U_DOUT\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1656)(691:691:1656))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/reset_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (93:93:243)(93:93:243))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[7\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1657)(691:691:1657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[7\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (154:154:386)(154:154:386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[6\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1657)(691:691:1657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[6\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (222:222:528)(222:222:528))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (98:98:248)(98:98:248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (525:525:1037)(525:525:1037))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (482:482:957)(482:482:957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (369:369:724)(369:369:724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1657)(691:691:1657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (691:691:1657)(691:691:1657))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (154:154:365)(154:154:365))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[15\]\.I_EQ0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[15\]\.I_EQ0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (271:271:595)(271:271:595))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[14\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[14\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (163:163:400)(163:163:400))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[13\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[13\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (158:158:388)(158:158:388))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[12\]\.I_NE0\.U_TARGET\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_CMD\/G_TARGET\[12\]\.I_NE0\.U_TARGET\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (158:158:395)(158:158:395))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[3\]\.I_NE0\.U_FDR\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[3\]\.I_NE0\.U_FDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:376)(147:147:376))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[2\]\.I_NE0\.U_FDR\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[2\]\.I_NE0\.U_FDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[6\]\.I_EQ0\.U_FDR\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[1\]\.I_NE0\.U_FDR\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[1\]\.I_NE0\.U_FDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (149:149:379)(149:149:379))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[5\]\.I_NE0\.U_FDR\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[0\]\.I_NE0\.U_FDR\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[0\]\.I_NE0\.U_FDR\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/G_SYNC_WORD\[4\]\.I_NE0\.U_FDR\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:375)(146:146:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (526:526:1039)(526:526:1039))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (468:468:883)(468:468:883))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1649)(686:686:1649))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1649)(686:686:1649))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[4\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (684:684:1647)(684:684:1647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (684:684:1647)(684:684:1647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1653)(689:689:1653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1653)(689:689:1653))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (154:154:357)(154:154:357))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_addra_1\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (692:692:1658)(692:692:1658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_addra_0\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (692:692:1658)(692:692:1658))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (207:207:501)(207:207:501))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_sr_1\/sr_temp1\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1663)(696:696:1663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_sr_1\/sr_temp1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (371:371:731)(371:371:731))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (259:259:544)(259:259:544))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (96:96:248)(96:96:248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (166:166:398)(166:166:398))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (154:154:356)(154:154:356))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (112:112:262)(112:112:262))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (104:104:262)(104:104:262))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_sr_1\/sr_temp2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:378)(147:147:378))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (847:847:1628)(847:847:1628))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1655)(689:689:1655))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (689:689:1655)(689:689:1655))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1651)(686:686:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[3\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (166:166:401)(166:166:401))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1651)(686:686:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (305:305:618)(305:305:618))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1651)(686:686:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (188:188:488)(188:188:488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (686:686:1651)(686:686:1651))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (305:305:557)(305:305:557))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (693:693:1661)(693:693:1661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[1\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (693:693:1661)(693:693:1661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1665)(696:696:1665))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (92:92:242)(92:92:242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (104:104:262)(104:104:262))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_STAT\/U_TDO\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_TDO_reg\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_SYNC\/U_SYNC\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1669)(698:698:1669))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (152:152:389)(152:152:389))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (98:98:256)(98:98:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (604:604:1210)(604:604:1210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1666)(696:696:1666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (696:696:1666)(696:696:1666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (472:472:878)(472:472:878))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (433:433:787)(433:433:787))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (693:693:1662)(693:693:1662))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (693:693:1662)(693:693:1662))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (431:431:785)(431:431:785))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (359:359:611)(359:359:611))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (361:361:609)(361:361:609))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (703:703:1676)(703:703:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (703:703:1676)(703:703:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_STATUS\/U_TDO\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (192:192:477)(192:192:477))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (185:185:411)(185:185:411))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (567:567:1095)(567:567:1095))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (564:564:1085)(564:564:1085))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1668)(698:698:1668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (698:698:1668)(698:698:1668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[2\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (463:463:809)(463:463:809))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (699:699:1671)(699:699:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (699:699:1671)(699:699:1671))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (96:96:245)(96:96:245))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (697:697:1668)(697:697:1668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (697:697:1668)(697:697:1668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (695:695:1666)(695:695:1666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (695:695:1666)(695:695:1666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (697:697:1668)(697:697:1668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (697:697:1668)(697:697:1668))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (367:367:829)(367:367:829))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (368:368:641)(368:368:641))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (702:702:1676)(702:702:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (190:190:489)(190:190:489))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (702:702:1676)(702:702:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[10\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (161:161:408)(161:161:408))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (702:702:1676)(702:702:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:383)(147:147:383))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (702:702:1676)(702:702:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (281:281:671)(281:281:671))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_DATA_OUT\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (707:707:1683)(707:707:1683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/U_DATA_OUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (150:150:384)(150:150:384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (145:145:373)(145:145:373))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[8\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (610:610:1226)(610:610:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (370:370:839)(370:370:839))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (701:701:1673)(701:701:1673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (701:701:1673)(701:701:1673))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (702:702:1676)(702:702:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (702:702:1676)(702:702:1676))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/U_FALLING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_TDI_reg\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (707:707:1683)(707:707:1683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_TDI_reg\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (504:504:953)(504:504:953))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:376)(147:147:376))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (378:378:861)(378:378:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (192:192:493)(192:192:493))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (435:435:797)(435:435:797))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (705:705:1678)(705:705:1678))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (705:705:1678)(705:705:1678))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1680)(706:706:1680))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1680)(706:706:1680))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (707:707:1681)(707:707:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (707:707:1681)(707:707:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[15\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (137:137:358)(137:137:358))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (98:98:256)(98:98:256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (92:92:242)(92:92:242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/SHIFT_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/SHIFT_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (143:143:367)(143:143:367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1683)(708:708:1683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1683)(708:708:1683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (772:772:1850)(772:772:1850))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (144:144:374)(144:144:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[9\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (191:191:491)(191:191:491))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/USER_CLK_REG\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (769:769:1845)(769:769:1845))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (707:707:1681)(707:707:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (707:707:1681)(707:707:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/USER_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[14\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1682)(708:708:1682))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1683)(708:708:1683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[13\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (708:708:1683)(708:708:1683))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (153:153:390)(153:153:390))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (194:194:431)(194:194:431))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/U_RISING\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (709:709:1685)(709:709:1685))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (710:710:1686)(710:710:1686))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (710:710:1686)(710:710:1686))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (147:147:375)(147:147:375))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (775:775:1855)(775:775:1855))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[0\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT0\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (470:470:1098)(470:470:1098))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_SYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (704:704:1679)(704:704:1679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_SYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (704:704:1679)(704:704:1679))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_ASYNC_F_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/S_ASYNC_R_REG\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (706:706:1681)(706:706:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[12\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (100:100:258)(100:100:258))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_f_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (146:146:374)(146:146:374))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_f_edge\/I_H2L\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (99:99:257)(99:99:257))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_r_edge\/U_DOUT1\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (154:154:391)(154:154:391))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_vio_2\/U0\/I_VIO\/GEN_SYNC_IN\[11\]\.SYNC_IN_CELL\/sync_r_edge\/I_L2H\.U_DOUT\/IN)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (154:154:391)(154:154:391))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_icon_2\/U0\/U_ICON\/U_iDATA_CMD\/CLK)
      (DELAY
        (PATHPULSE (104))
        (ABSOLUTE
          (IOPATH I O (341:341:730)(341:341:730))
        )
      )
  )
)
