@online{e2,
  author = {Smith, A. and Bakhoda, A.},
  title = {Microsoft Research Development Kit for EDGE Architectures},
  howpublished = {\url{https://www.microsoft.com/en-us/research/project/e2/}},
  note = {Accessed: 2017-07-14},
  year = {2017},
}

@article{pricopi2012bahurupi,
 author = {Pricopi, M. and Mitra, T.},
 title = {Bahurupi: A Polymorphic Heterogeneous Multi-core Architecture},
 journal = {ACM Transactions on Architecture and Code Optimization},
 issue_date = {January 2012},
 volume = {8},
 number = {4},
 month = jan,
 year = {2012},
 articleno = {22},
 publisher = {ACM},
 keywords = {Instruction-level parallelism, multi-core, thread-level parallelism},
} 

@article{putnam2010e2,
 author = {Putnam, A. and Smith, A. and Burger, D.},
 title = {Dynamic Vectorization in the E2 Dynamic Multicore Architecture},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2010},
 volume = {38},
 number = {4},
 month = jan,
 year = {2011},
 issn = {0163-5964},
 pages = {27--32},
 numpages = {6},
 publisher = {ACM},
 keywords = {explicit data graph execution (EDGE)},
} 


@inproceedings{kim2007tflex,
 author = {Kim, C. and Sethumadhavan, S. and Govindan, M. S. and Ranganathan, N. and Gulati, Divya and Burger, D. and Keckler, S. W.},
 title = {Composable Lightweight Processors},
 booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 40},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {381--394},
 numpages = {14},
 publisher = {IEEE Computer Society},
} 

@inproceedings{smith2006edge,
 author = {Smith, A. and Gibson, J. and Maher, B. and Nethercote, N. and Yoder, B. and Burger, D. and McKinley, K. S. and Burrill, J.},
 title = {Compiling for EDGE Architectures},
 booktitle = {Proceedings of the International Symposium on Code Generation and Optimization},
 series = {CGO '06},
 year = {2006},
 isbn = {0-7695-2499-0}
 } 

@article{sibi,
 author = {Govindan, M.S. and Robatmili, B. and Li, D. and Maher, B. and Smith, A. and Keckler, S.W. and  Burger, D.},
 title = {Scaling Power and Performance via Processor Composability},
 journal = {IEEE Transactions on Computers},
 issue_date = {August 2014},
 volume = {63},
 number = {8},
 month = aug,
 year = {2014},
 pages = {2025--2038},
 publisher = {IEEE Computer Society Press},
} 

@article{burger04edge,
 author = {Burger, D. and Keckler, S. W. and McKinley, K. S. and Dahlin, M. and John, L. K. and Lin, C. and Moore, C. R. and Burrill, J. and McDonald, R. G. and Yoder, W. and Chen, X. and Desikan, R. and Drolia, S. and Gibson, J. and Govindan, M. S. and Gratz, P. and Hanson, H. and Kim, C. and Kushwaha, S. K. and Liu, H. and Nagarajan, R. and Ranganathan, N. and Reeber, R. and Sankaralingam, K. and Sethumadhavan, S. and Sivakumar, P. and Smith, A.},
 title = {Scaling to the End of Silicon with EDGE Architectures},
 journal = {Computer},
 issue_date = {July 2004},
 volume = {37},
 number = {7},
 month = jul,
 year = {2004},
 issn = {0018-9162},
 pages = {44--55},
 numpages = {12},
 publisher = {IEEE Computer Society Press},
} 

@inproceedings{micolet2016dmpstream,
author = {Micolet, P. J. and Smith, A. and Dubach, C.},
title = {A Machine Learning Approach to Mapping Streaming Workloads to Dynamic Multicore Processors},
booktitle = {Proceedings of the 17th ACM Conference on Languages, Compilers, Tools, and Theory for Embedded Systems},
series = {LCTES '16},
year = {2016},
isbn = {978-1-4503-4316-9},
location = {Santa Barbara, CA, USA},
pages = {113--122},
numpages = {10},
publisher = {ACM},
keywords = {Dynamic Multicore Processor, Machine Learning, Streaming Programming Languages},
} 

@article{madriles2016anaphase,
 author = {Madriles, Carlos and L\'{o}pez, Pedro and Codina, Josep M. and Gibert, Enric and Latorre, Fernando and Martinez, Alejandro and Martinez, Ra\'{u}l and Gonzalez, Antonio},
 title = {Boosting Single-thread Performance in Multi-core Systems Through Fine-grain Multi-threading},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2009},
 volume = {37},
 number = {3},
 month = jun,
 year = {2009},
 issn = {0163-5964},
 pages = {474--483},
 numpages = {10},
 publisher = {ACM},
 keywords = {automatic parallelization, core fusion, multicore, single-thread performance, speculative multithreading, thread-level parallelism},
}

@article{mittal2016acmpsurv,
 author = {Mittal, Sparsh},
 title = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
 journal = {ACM Computing Surveys},
 issue_date = {February 2016},
 volume = {48},
 number = {3},
 month = feb,
 year = {2016},
 issn = {0360-0300},
 articleno = {45},
 publisher = {ACM},
 keywords = {Review, asymmetric multicore processor, big/little system, classification, heterogeneous multicore architecture, reconfigurable AMP},
}

@inproceedings{Watanabe2010Widget,
author = {Watanabe, Y. and Davis, J. D. and Wood, D. A.},
title = {WiDGET: Wisconsin Decoupled Grid Execution Tiles},
booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
series = {ISCA '10},
year = {2010},
location = {Saint-Malo, France},
pages = {2--13},
numpages = {12},
publisher = {ACM},
keywords = {hardware, instruction steering, performance, power efficiency, power proportional computing},
} 

 

@inproceedings{ipek2007CoreFusion,
author = {Ipek, E. and Kirman, M. and Kirman, N. and Martinez, J. F.},
title = {Core Fusion: Accommodating Software Diversity in Chip Multiprocessors},
booktitle = {Proceedings of the 34th Annual International Symposium on Computer Architecture},
series = {ISCA '07},
year = {2007},
location = {San Diego, California, USA},
pages = {186--197},
numpages = {12},
publisher = {ACM},
keywords = {chip multiprocessors, reconfigurable architectures, software diversity},
} 


@inproceedings{sdvbs,
 author = {Venkata, S. K. and Ahn, I. and Jeon, D. and Gupta, A. and Louie, C. and Garcia, S. and Belongie, S. and Taylor, M. B.},
 title = {SD-VBS: The San Diego Vision Benchmark Suite},
 booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
 series = {IISWC '09},
 year = {2009},
 isbn = {978-1-4244-5156-2},
 pages = {55--64},
 numpages = {10},
 publisher = {IEEE Computer Society},
} 
@article{pricopiSchedCoreComp2014,
 author = {Pricopi, M. and Mitra, T.},
 title = {Task Scheduling on Adaptive Multi-Core},
 journal = {IEEE Transactions on Computer},
 issue_date = {October 2014},
 volume = {63},
 number = {10},
 month = oct,
 year = {2014},
 issn = {0018-9340},
 pages = {2590--2603},
 publisher = {IEEE Computer Society},
} 

@inproceedings{thiesStreamit2010,
 author = {Thies, W. and Amarasinghe, S.},
 title = {An Empirical Characterization of Stream Programs and Its Implications for Language and Compiler Design},
 booktitle = {Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 pages = {365--376},
 numpages = {12},
 publisher = {ACM},
 keywords = {benchmark suite, stream programming, streamit, synchronous dataflow, workload characterization},
} 

@book{everitCluster2001,
author = {Everitt, Landau, Leese},
title= {Cluster Analysis},
year={2001}
}

@article{dubach13dynamic,
  author = {C. Dubach and T. M. Jones and E. V. Bonilla},
  title = {Dynamic Microarchitectural Adaptation using Machine Learning},
  journal = {ACM Transactions on Architecture and Code Optimization},
  series = {TACO},
  volume = 10,
  issue = 4,
  year = 2013
}

@ARTICLE{dubachDSE2011,
author={C. Dubach and T. M. Jones and M. F. P. O'Boyle},
journal={IEEE Transactions on Computers},
title={An Empirical Architecture-Centric Approach to Microarchitectural Design Space Exploration},
year={2011},
volume={60},
number={10},
pages={1445-1458},
keywords={benchmark testing;computer architecture;learning (artificial intelligence);microcomputers;microprocessor chips;SPEC CPU 2000;architecture-centric approach;benchmark suite;energy consumption;energy-delay-squared;machine-learning model;microarchitectural configuration;microarchitectural design space exploration;microarchitectural parameter;microarchitecture configuration space;microcomputer;microprocessor;offline learning;offline training;prediction error;prior knowledge;program-specific predictor;Benchmark testing;Energy consumption;Microarchitecture;Predictive models;Radio frequency;Registers;Space exploration;Microprocessors and microcomputers;machine learning.;modeling techniques;performance analysis and design aids},
ISSN={0018-9340},
month={Oct},}

@inproceedings{LoEnPro2014,
 author = {Lo, D. and Cheng, L. and Govindaraju, R. and Barroso, L. A. and Kozyrakis, C.},
 title = {Towards Energy Proportionality for Large-scale Latency-critical Workloads},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 pages = {301--312},
 numpages = {12},
} 

@article{BenmoussaDyps2014,
 author = {Benmoussa, Y. and Boukhobza, J. and Senn, E. and Hadjadj-Aoul, Y. and Benazzouz, D.},
 title = {DyPS: Dynamic Processor Switching for Energy-aware Video Decoding on Multi-core SoCs},
 journal = {SIGBED Rev.},
 issue_date = {February 2014},
 volume = {11},
 number = {1},
 month = feb,
 year = {2014},
 issn = {1551-3688},
 pages = {56--61},
 numpages = {6},
 publisher = {ACM},
 keywords = {ARM, DSP, GStreamer, adaptive video decoding, embedded Linux, energy},
} 

@inproceedings{PouwelseDVS2001,
 author = {Pouwelse, J. and Langendoen, K. and Sips, H.},
 title = {Dynamic Voltage Scaling on a Low-power Microprocessor},
 booktitle = {Proceedings of the 7th Annual International Conference on Mobile Computing and Networking},
 series = {MobiCom '01},
 year = {2001},
 isbn = {1-58113-422-3},
 pages = {251--259},
 numpages = {9},
 publisher = {ACM},
} 

@article{MittalSurv2016,
 author = {Mittal, S.},
 title = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
 journal = {ACM Computing Surveys},
 issue_date = {February 2016},
 volume = {48},
 number = {3},
 month = feb,
 year = {2016},
 issn = {0360-0300},
 articleno = {45},
 publisher = {ACM},
 keywords = {Review, asymmetric multicore processor, big/little system, classification, heterogeneous multicore architecture, reconfigurable AMP},
} 
@inproceedings{MuthakaruppanHier2013,
 author = {Muthukaruppan, T. S. and Pricopi, M. and Venkataramani, V. and Mitra, T. and Vishin, S.},
 title = {Hierarchical Power Management for Asymmetric Multi-core in Dark Silicon Era},
 booktitle = {Proceedings of the 50th Annual Design Automation Conference},
 series = {DAC '13},
 year = {2013},
 isbn = {978-1-4503-2071-9},
 pages = {174:1--174:9},
 articleno = {174},
 numpages = {9},
 publisher = {ACM},
 keywords = {asymmetric multi-core, feedback controller, power management},
} 
@inproceedings{JibajaPPerf2016,
 author = {Jibaja, I. and Cao, T. and Blackburn, S. M. and McKinley, K. S.},
 title = {Portable Performance on Asymmetric Multicore Processors},
 booktitle = {Proceedings of the International Symposium on Code Generation and Optimization},
 series = {CGO '16},
 year = {2016},
 isbn = {978-1-4503-3778-6},
 pages = {24--35},
 numpages = {12},
 publisher = {ACM},
 keywords = {Asymmetric, Energy, Heterogeneous, Managed Software, Multicore, Performance, Scheduling},
} 
@inproceedings{VenkatISADiv2014,
 author = {Venkat, A. and Tullsen, D. M.},
 title = {Harnessing ISA Diversity: Design of a Heterogeneous-ISA Chip Multiprocessor},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 pages = {121--132},
 numpages = {12},
} 
@article{TomuskHet2015,
 author = {Tomusk, E. and Dubach, C. and O'Boyle, M.},
 title = {Four Metrics to Evaluate Heterogeneous Multicores},
 journal = {ACM Transactions on Architecture and Code Optimization},
 issue_date = {January 2016},
 volume = {12},
 number = {4},
 month = nov,
 year = {2015},
 issn = {1544-3566},
 articleno = {37},
 publisher = {ACM},
 keywords = {Localized nonuniformity, effective speed, gap overhead, generality, set overhead, single-ISA},
} 
@article{DubachExpl2012,
 author = {Dubach, C. and Jones, T. M. and O'Boyle, M. F. P.},
 title = {Exploring and Predicting the Effects of Microarchitectural Parameters and Compiler Optimizations on Performance and Energy},
 journal = {ACM Transactions on Embedded Computing Systems},
 issue_date = {June 2012},
 volume = {11S},
 number = {1},
 month = jun,
 year = {2012},
 issn = {1539-9087},
 articleno = {24},
 publisher = {ACM},
 keywords = {Architecture/compiler codesign, design-space exploration, performance prediction},
} 
@inproceedings{Homayoun3DPooling2012,
 author = {Homayoun, H. and Kontorinis, V. and Shayan, A. and Lin, T. and Tullsen, D. M.},
 title = {Dynamically Heterogeneous Cores Through 3D Resource Pooling},
 booktitle = {Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture},
 series = {HPCA '12},
 year = {2012},
 isbn = {978-1-4673-0827-4},
 pages = {1--12},
 numpages = {12},
 publisher = {IEEE Computer Society},
}
@INPROCEEDINGS{fallinhetblock2014,
author={C. Fallin and C. Wilkerson and O. Mutlu},
booktitle={IEEE 32nd International Conference on Computer Design},
title={The Heterogeneous Block Architecture},
year={2014},
series={ICCD},
pages={386-393},
keywords={multiprocessing systems;parallel architectures;processor scheduling;HBA design;VLIW;dynamic instruction blocks;energy efficiency;fine-grained heterogeneity;fine-grained heterogeneous core design;heterogeneous block architecture;heterogeneous execution backends;in-order backends;microarchitectures;multiple baseline core designs;out-of-order backends;serial code;Random access memory;Schedules;VLIW},
ISSN={1063-6404},
month={Oct},}

@inproceedings{BauerRSE08,
 author = {Bauer, L. and Shafique, M. and Kreutz, S. and Henkel, J.},
 title = {Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set},
 booktitle = {the Conference on Design, Automation and Test in Europe},
 series = {DATE '08},
 year = {2008},
 numpages = {6},
 publisher = {ACM},
} 
@ARTICLE{paganiEECHM2017,
author={S. Pagani and A. Pathania and M. Shafique and J. J. Chen and J. Henkel},
journal={IEEE Transactions on Parallel and Distributed Systems},
title={Energy Efficiency for Clustered Heterogeneous Multicores},
year={2017},
volume={28},
number={5},
pages={1315-1330},
keywords={Energy consumption;Minimization;Multicore processing;Partitioning algorithms;Real-time systems;Time-frequency analysis;Timing;Energy efficiency;energy minimization;heterogeneous multicores;power management;single frequency approximation (SFA);task partitioning;voltage frequency islands (VFI)},
month={May},}

@INPROCEEDINGS{tavanaElastic, 
author={M. K. Tavana and M. H. Hajkazemi and D. Pathak and I. Savidis and H. Homayoun}, 
booktitle={ACM/EDAC/IEEE Design Automation Conference}, 
title={ElasticCore: Enabling Dynamic Heterogeneity with Joint Core and Voltage/Frequency Scaling}, 
year={2015}, 
series={DAC '15},
pages={1-6}, 
keywords={computer architecture;energy conservation;power aware computing;voltage regulators;BigLitte architecture;ElasticCore platform;Oracle predictor;dynamic heterogeneity;energy efficiency;heterogeneous architectures;joint core;voltage regulators;voltage/frequency scaling;Bandwidth;Benchmark testing;Computer architecture;Energy efficiency;Regulators;Sensitivity;Voltage control;DVFS;Energy efficiency;regression model;voltage regulator}, 
month={June},}

@inproceedings{khubaibMorphCore2012,
 author = {Khubaib and Suleman, M. A. and Hashemi, M. and Wilkerson, C. and Patt, Y. N.},
 title = {MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP},
 booktitle = {Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-45},
 year = {2012},
} 

@article{gem5,
 author = {Binkert, N. and Beckmann, B. and Black, G. and Reinhardt, S. K. and Saidi, A. and Basu, A. and Hestness, J. and Hower, D. R. and Krishna, T. and Sardashti, S. and Sen, R. and Sewell, K. and Shoaib, M. and Vaish, N. and Hill, M. D. and Wood, D. A.},
 title = {The Gem5 Simulator},
 journal = {SIGARCH Computer Architecture News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 pages = {1--7},
 numpages = {7},
 publisher = {ACM},
}
