{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449254234550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449254234566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 12:37:14 2015 " "Processing started: Fri Dec 04 12:37:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449254234566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449254234566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCA -c TRISCA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCA -c TRISCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449254234566 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449254235455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/ram/triscramf15a/triscramf15a.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/ram/triscramf15a/triscramf15a.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCramF15A " "Found entity 1: TRISCramF15A" {  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/lab 9/instruction decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlesevensegblock " "Found entity 1: singlesevensegblock" {  } { { "../../Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarytosingleseven " "Found entity 1: binarytosingleseven" {  } { { "../../Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/lab 9/controller/control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/lab 9/controller/control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74175reg " "Found entity 1: 74175reg" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCPC " "Found entity 1: TRISCPC" {  } { { "../Program Counter/TRISCPC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Program Counter/TRISCPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trisca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCA " "Found entity 1: TRISCA" {  } { { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254235736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254235736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISCA " "Elaborating entity \"TRISCA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449254235892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytosingleseven binarytosingleseven:inst28 " "Elaborating entity \"binarytosingleseven\" for hierarchy \"binarytosingleseven:inst28\"" {  } { { "TRISCA.bdf" "inst28" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 736 632 808 848 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254235908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst2 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst2\"" {  } { { "TRISCA.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 496 552 808 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254235923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ACC:inst2\|74193:inst2 " "Elaborating entity \"74193\" for hierarchy \"ACC:inst2\|74193:inst2\"" {  } { { "../Accumulator/ACC.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 176 832 952 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254235954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACC:inst2\|74193:inst2 " "Elaborated megafunction instantiation \"ACC:inst2\|74193:inst2\"" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 176 832 952 336 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254235970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 ACC:inst2\|74157:inst " "Elaborating entity \"74157\" for hierarchy \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACC:inst2\|74157:inst " "Elaborated megafunction instantiation \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst4 " "Elaborating entity \"Control\" for hierarchy \"Control:inst4\"" {  } { { "TRISCA.bdf" "inst4" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 472 1248 1440 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 Control:inst4\|7474:inst " "Elaborating entity \"7474\" for hierarchy \"Control:inst4\|7474:inst\"" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { { 56 632 752 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Control:inst4\|7474:inst " "Elaborated megafunction instantiation \"Control:inst4\|7474:inst\"" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { { 56 632 752 216 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID Control:inst4\|ID:inst10 " "Elaborating entity \"ID\" for hierarchy \"Control:inst4\|ID:inst10\"" {  } { { "../../Quartus Designs/Lab 9/Controller/Control.bdf" "inst10" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Controller/Control.bdf" { { 488 384 520 600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236064 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(11) " "Verilog HDL Case Statement warning at ID.v(11): incomplete case statement has no default case item" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ID.v(9) " "Verilog HDL Always Construct warning at ID.v(9): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ID.v(9) " "Inferred latch for \"S\[10\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ID.v(9) " "Inferred latch for \"S\[9\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ID.v(9) " "Inferred latch for \"S\[8\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ID.v(9) " "Inferred latch for \"S\[7\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ID.v(9) " "Inferred latch for \"S\[6\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ID.v(9) " "Inferred latch for \"S\[5\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ID.v(9) " "Inferred latch for \"S\[4\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ID.v(9) " "Inferred latch for \"S\[3\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236064 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ID.v(9) " "Inferred latch for \"S\[2\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236079 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ID.v(9) " "Inferred latch for \"S\[1\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236079 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ID.v(9) " "Inferred latch for \"S\[0\]\" at ID.v(9)" {  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449254236079 "|TRISCA|Control:inst4|ID:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175reg 74175reg:inst3 " "Elaborating entity \"74175reg\" for hierarchy \"74175reg:inst3\"" {  } { { "TRISCA.bdf" "inst3" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 272 1264 1424 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 74175reg:inst3\|74175:2 " "Elaborating entity \"74175\" for hierarchy \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74175reg:inst3\|74175:2 " "Elaborated megafunction instantiation \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCramF15A TRISCramF15A:inst5 " "Elaborating entity \"TRISCramF15A\" for hierarchy \"TRISCramF15A:inst5\"" {  } { { "TRISCA.bdf" "inst5" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCramF15A:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "altsyncram_component" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCramF15A:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCramF15A:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCramF15A.hex " "Parameter \"init_file\" = \"TRISCramF15A.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236220 ""}  } { { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449254236220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qlc1 " "Found entity 1: altsyncram_qlc1" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449254236329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449254236329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qlc1 TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated " "Elaborating entity \"altsyncram_qlc1\" for hierarchy \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCPC TRISCPC:inst " "Elaborating entity \"TRISCPC\" for hierarchy \"TRISCPC:inst\"" {  } { { "TRISCA.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 88 104 264 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449254236360 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[0\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236703 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[1\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236703 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[2\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236703 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[3\] " "Synthesized away node \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qlc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/db/altsyncram_qlc1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../RAM/TRISCramF15A/TRISCramF15A.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15A/TRISCramF15A.v" 85 0 0 } } { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 240 384 600 368 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254236703 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449254236703 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449254236703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:inst4\|ID:inst10\|S\[4\] " "Latch Control:inst4\|ID:inst10\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|16 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449254237171 ""}  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449254237171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:inst4\|ID:inst10\|S\[5\] " "Latch Control:inst4\|ID:inst10\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|15 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|15" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449254237171 ""}  } { { "../../Quartus Designs/Lab 9/Instruction Decoder/ID.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Lab 9/Instruction Decoder/ID.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449254237171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449254237904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449254237904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449254238201 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449254238201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449254238201 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449254238201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449254238201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449254238388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 12:37:18 2015 " "Processing ended: Fri Dec 04 12:37:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449254238388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449254238388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449254238388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449254238388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449254239605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449254239605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 12:37:19 2015 " "Processing started: Fri Dec 04 12:37:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449254239605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449254239605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRISCA -c TRISCA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TRISCA -c TRISCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449254239605 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449254239667 ""}
{ "Info" "0" "" "Project  = TRISCA" {  } {  } 0 0 "Project  = TRISCA" 0 0 "Fitter" 0 0 1449254239667 ""}
{ "Info" "0" "" "Revision = TRISCA" {  } {  } 0 0 "Revision = TRISCA" 0 0 "Fitter" 0 0 1449254239667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449254239886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TRISCA EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"TRISCA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449254239917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449254239948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449254239948 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a4 " "Atom \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449254239965 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a5 " "Atom \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449254239965 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a6 " "Atom \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449254239965 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a7 " "Atom \"TRISCramF15A:inst5\|altsyncram:altsyncram_component\|altsyncram_qlc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1449254239965 "|TRISCA|TRISCramF15A:inst5|altsyncram:altsyncram_component|altsyncram_qlc1:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1449254239965 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449254240032 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449254240048 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449254240391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449254240391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449254240391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449254240391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449254240391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449254240391 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449254240391 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449254240391 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449254240391 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449254240547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISCA.sdc " "Synopsys Design Constraints File file not found: 'TRISCA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449254240547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449254240547 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst10\|Mux11~0  from: dataa  to: combout " "Cell: inst4\|inst10\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449254240547 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1449254240547 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449254240547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449254240562 ""}  } { { "TRISCA.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/TRISCA.bdf" { { 328 288 352 376 "inst6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449254240562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449254240609 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449254240625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449254240625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449254240625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449254240640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449254241545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449254241623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449254241639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449254242029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449254242029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449254242091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449254242778 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449254242778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449254243152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449254243152 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449254243152 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449254243168 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449254243168 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2A 0 " "Pin \"HX2A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2B 0 " "Pin \"HX2B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2C 0 " "Pin \"HX2C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2D 0 " "Pin \"HX2D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2E 0 " "Pin \"HX2E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2F 0 " "Pin \"HX2F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2G 0 " "Pin \"HX2G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1A 0 " "Pin \"HX1A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1C 0 " "Pin \"HX1C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1D 0 " "Pin \"HX1D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1E 0 " "Pin \"HX1E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1F 0 " "Pin \"HX1F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1G 0 " "Pin \"HX1G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0A 0 " "Pin \"HX0A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0B 0 " "Pin \"HX0B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0C 0 " "Pin \"HX0C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0D 0 " "Pin \"HX0D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0E 0 " "Pin \"HX0E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0F 0 " "Pin \"HX0F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0G 0 " "Pin \"HX0G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1B 0 " "Pin \"HX1B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig0 0 " "Pin \"Sig0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig3 0 " "Pin \"Sig3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig4 0 " "Pin \"Sig4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig42 0 " "Pin \"Sig42\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig2 0 " "Pin \"Sig2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig7 0 " "Pin \"Sig7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig8 0 " "Pin \"Sig8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig9 0 " "Pin \"Sig9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449254243168 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449254243168 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449254243277 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449254243277 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449254243370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449254243573 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449254243573 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449254243620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/output_files/TRISCA.fit.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part A/output_files/TRISCA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449254243776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449254245289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 12:37:25 2015 " "Processing ended: Fri Dec 04 12:37:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449254245289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449254245289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449254245289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449254245289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449254246927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449254246927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 12:37:26 2015 " "Processing started: Fri Dec 04 12:37:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449254246927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449254246927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TRISCA -c TRISCA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TRISCA -c TRISCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449254246927 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449254247832 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449254247879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449254251716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 12:37:31 2015 " "Processing ended: Fri Dec 04 12:37:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449254251716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449254251716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449254251716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449254251716 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449254252559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449254253105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 12:37:32 2015 " "Processing started: Fri Dec 04 12:37:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449254253105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449254253105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TRISCA -c TRISCA " "Command: quartus_sta TRISCA -c TRISCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449254253105 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449254253167 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449254253432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449254253479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449254253479 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449254253573 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISCA.sdc " "Synopsys Design Constraints File file not found: 'TRISCA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449254253682 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449254253682 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:inst4\|7474:inst1\|9 Control:inst4\|7474:inst1\|9 " "create_clock -period 1.000 -name Control:inst4\|7474:inst1\|9 Control:inst4\|7474:inst1\|9" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253682 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74175reg:inst3\|74175:2\|13 74175reg:inst3\|74175:2\|13 " "create_clock -period 1.000 -name 74175reg:inst3\|74175:2\|13 74175reg:inst3\|74175:2\|13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253682 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253682 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst10\|Mux11~0  from: dataa  to: combout " "Cell: inst4\|inst10\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449254253682 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449254253698 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449254253744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449254253776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.726 " "Worst-case setup slack is -5.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.726       -22.198 Control:inst4\|7474:inst1\|9  " "   -5.726       -22.198 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.564       -18.752 Clock  " "   -2.564       -18.752 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931        -3.720 74175reg:inst3\|74175:2\|13  " "   -1.931        -3.720 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254253807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.518 " "Worst-case hold slack is -3.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.518       -14.537 Clock  " "   -3.518       -14.537 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414        -0.820 74175reg:inst3\|74175:2\|13  " "   -0.414        -0.820 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Control:inst4\|7474:inst1\|9  " "    0.445         0.000 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254253822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.131 " "Worst-case recovery slack is -3.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.131       -18.315 Control:inst4\|7474:inst1\|9  " "   -3.131       -18.315 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254253854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.137 " "Worst-case removal slack is -4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137        -8.555 Control:inst4\|7474:inst1\|9  " "   -4.137        -8.555 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254253885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064       -71.183 Clock  " "   -2.064       -71.183 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 Control:inst4\|7474:inst1\|9  " "   -0.611       -14.664 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 74175reg:inst3\|74175:2\|13  " "    0.500         0.000 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254253900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254253900 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449254254228 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449254254244 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst10\|Mux11~0  from: dataa  to: combout " "Cell: inst4\|inst10\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254259 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449254254259 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449254254259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.392 " "Worst-case setup slack is -2.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392        -9.273 Control:inst4\|7474:inst1\|9  " "   -2.392        -9.273 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460        -9.756 Clock  " "   -1.460        -9.756 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224        -0.405 74175reg:inst3\|74175:2\|13  " "   -0.224        -0.405 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254254290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.110 " "Worst-case hold slack is -2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110        -9.071 Clock  " "   -2.110        -9.071 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144        -0.265 74175reg:inst3\|74175:2\|13  " "   -0.144        -0.265 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Control:inst4\|7474:inst1\|9  " "    0.215         0.000 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254254322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.024 " "Worst-case recovery slack is -1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024        -5.854 Control:inst4\|7474:inst1\|9  " "   -1.024        -5.854 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254254353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.801 " "Worst-case removal slack is -1.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801        -3.505 Control:inst4\|7474:inst1\|9  " "   -1.801        -3.505 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254254384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000       -68.222 Clock  " "   -2.000       -68.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 Control:inst4\|7474:inst1\|9  " "   -0.500       -12.000 Control:inst4\|7474:inst1\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 74175reg:inst3\|74175:2\|13  " "    0.500         0.000 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449254254836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449254254836 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449254255211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449254255382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449254255382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449254256006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 12:37:36 2015 " "Processing ended: Fri Dec 04 12:37:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449254256006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449254256006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449254256006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449254256006 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449254256927 ""}
