{
    "@xmlns:dc": "http://purl.org/dc/elements/1.1/",
    "dc:title": "Global optimization of multiplexers and buses in interconnect synthesis",
    "dc:creator": [
        "WILSON, T. C",
        "HALLEY, B",
        "BANERJI, D. K",
        "GARG, M. K",
        "DEADMAN, R"
    ],
    "dc:contributor": "HURST, S. L",
    "dc:relation": "Microelectronics journal -- Microelectronics j, ISSN 0959-8324, Vol. 24 (5) , pp. 513-532",
    "dc:date": "1993",
    "dc:type": [
        "Text",
        "Article"
    ],
    "dc:language": "English",
    "dc:publisher": "Elsevier Science",
    "dc:format": [
        "print",
        "13 ref"
    ],
    "dc:subject": [
        {
            "@xml:lang": "fr",
            "#text": "Canal bus"
        },
        {
            "@xml:lang": "fr",
            "#text": "Circuit VLSI"
        },
        {
            "@xml:lang": "fr",
            "#text": "Circuit intégré"
        },
        {
            "@xml:lang": "fr",
            "#text": "Etude théorique"
        },
        {
            "@xml:lang": "fr",
            "#text": "Fil métallique"
        },
        {
            "@xml:lang": "fr",
            "#text": "Interconnexion"
        },
        {
            "@xml:lang": "fr",
            "#text": "Multiplexage"
        },
        {
            "@xml:lang": "fr",
            "#text": "Multiplexeur"
        },
        {
            "@xml:lang": "fr",
            "#text": "Optimisation"
        },
        {
            "@xml:lang": "fr",
            "#text": "Programmation linéaire"
        },
        {
            "@xml:lang": "fr",
            "#text": "Puce électronique"
        },
        {
            "@xml:lang": "fr",
            "#text": "Système numérique"
        },
        {
            "@xml:lang": "en",
            "#text": "Bus(channel)"
        },
        {
            "@xml:lang": "en",
            "#text": "VLSI circuit"
        },
        {
            "@xml:lang": "en",
            "#text": "Integrated circuit"
        },
        {
            "@xml:lang": "en",
            "#text": "Theoretical study"
        },
        {
            "@xml:lang": "en",
            "#text": "Wire"
        },
        {
            "@xml:lang": "en",
            "#text": "Interconnection"
        },
        {
            "@xml:lang": "en",
            "#text": "Multiplexing"
        },
        {
            "@xml:lang": "en",
            "#text": "Multiplexer"
        },
        {
            "@xml:lang": "en",
            "#text": "Optimization"
        },
        {
            "@xml:lang": "en",
            "#text": "Linear programming"
        },
        {
            "@xml:lang": "en",
            "#text": "Chip"
        },
        {
            "@xml:lang": "en",
            "#text": "Digital system"
        },
        {
            "@xml:lang": "es",
            "#text": "Canal colector"
        },
        {
            "@xml:lang": "es",
            "#text": "Circuito VLSI"
        },
        {
            "@xml:lang": "es",
            "#text": "Circuito integrado"
        },
        {
            "@xml:lang": "es",
            "#text": "Estudio teórico"
        },
        {
            "@xml:lang": "es",
            "#text": "Hilo metálico"
        },
        {
            "@xml:lang": "es",
            "#text": "Interconección"
        },
        {
            "@xml:lang": "es",
            "#text": "Multiplaje"
        },
        {
            "@xml:lang": "es",
            "#text": "Multiplexor"
        },
        {
            "@xml:lang": "es",
            "#text": "Optimización"
        },
        {
            "@xml:lang": "es",
            "#text": "Programación lineal"
        },
        {
            "@xml:lang": "es",
            "#text": "Pastilla electrónica"
        },
        {
            "@xml:lang": "es",
            "#text": "Sistema numérico"
        },
        "001D03F06A: Conception. Technologies. Analyse fonctionnement. Essais / Design. Technologies. Operation analysis. Testing"
    ],
    "dc:rights": [
        "Inist-CNRS",
        "Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS"
    ],
    "dc:identifier": "Inist-CNRS record number 3835495"
}