# FPGA-Based-Traffic-Light-Controller
Verilog-based traffic light system implemented on the Basys 3 FPGA using a Finite State Machine (FSM) to control two-way traffic with a dual 7-segment countdown display. Includes sensor-based transitions, clock dividers, and a full testbench verified in Vivado and ModelSim.  Tech: Verilog HDL · Vivado · Basys 3 · Digital Logic
