{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694615695752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694615695755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 17:34:55 2023 " "Processing started: Wed Sep 13 17:34:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694615695755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615695755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615695757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694615696086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_PROJECT " "Found entity 1: TOP_VGA_PROJECT" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/game_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hit_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hit_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_manager " "Found entity 1: hit_manager" {  } { { "RTL/VGA/hit_manager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/hit_manager.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_pacman.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_pacman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_pacman " "Found entity 1: objects_mux_pacman" {  } { { "RTL/VGA/objects_mux_pacman.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/objects_mux_pacman.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "borders_draw.sv(28) " "Verilog HDL information at borders_draw.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/borders_draw.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/borders_draw.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/borders_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/borders_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 borders_draw " "Found entity 1: borders_draw" {  } { { "RTL/VGA/borders_draw.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/borders_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/object_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/object_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 object_move " "Found entity 1: object_move" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/pacman_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/pacman_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pacman_Block_T " "Found entity 1: Pacman_Block_T" {  } { { "RTL/VGA/Pacman_Block_T.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Pacman_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/pacmanbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/pacmanbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacmanBitMap " "Found entity 1: pacmanBitMap" {  } { { "RTL/VGA/pacmanBitMap.SV" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/pacmanBitMap.SV" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tiles_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tiles_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TILES_DISPLAY " "Found entity 1: TILES_DISPLAY" {  } { { "RTL/VGA/TILES_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TILES_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tilesmanager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tilesmanager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TilesManager " "Found entity 1: TilesManager" {  } { { "RTL/VGA/TilesManager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TilesManager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/coins_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/coins_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COINS_DISPLAY " "Found entity 1: COINS_DISPLAY" {  } { { "RTL/VGA/COINS_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/COINS_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/coinsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/coinsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CoinsMatrixBitMap " "Found entity 1: CoinsMatrixBitMap" {  } { { "RTL/VGA/CoinsMatrixBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/CoinsMatrixBitMap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monster_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monster_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Monster_Block_T " "Found entity 1: Monster_Block_T" {  } { { "RTL/VGA/Monster_Block_T.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monsterbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monsterbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monsterBitMap " "Found entity 1: monsterBitMap" {  } { { "RTL/VGA/monsterBitMap.SV" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/monsterBitMap.SV" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monster_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monster_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monster_mux " "Found entity 1: monster_mux" {  } { { "RTL/VGA/monster_mux.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/monster_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/monster_hp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/monster_hp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monster_HP_mux " "Found entity 1: monster_HP_mux" {  } { { "RTL/VGA/monster_HP_mux.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/monster_HP_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbers_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbers_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBERS_DISPLAY " "Found entity 1: NUMBERS_DISPLAY" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbers_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbers_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBERS_manager " "Found entity 1: NUMBERS_manager" {  } { { "RTL/VGA/NUMBERS_manager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/number_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/number_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER_DISPLAY " "Found entity 1: NUMBER_DISPLAY" {  } { { "RTL/VGA/NUMBER_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBER_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbers_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbers_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Numbers_mux " "Found entity 1: Numbers_mux" {  } { { "RTL/VGA/Numbers_mux.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Numbers_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/level_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/level_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LEVEL_DISPLAY " "Found entity 1: LEVEL_DISPLAY" {  } { { "RTL/VGA/LEVEL_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LEVEL_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/level_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/level_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Level_manager " "Found entity 1: Level_manager" {  } { { "RTL/VGA/Level_manager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Level_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/level_text_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/level_text_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LEVEL_TEXT_DISPLAY " "Found entity 1: LEVEL_TEXT_DISPLAY" {  } { { "RTL/VGA/LEVEL_TEXT_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LEVEL_TEXT_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/levelbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/levelbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelBitMap " "Found entity 1: levelBitMap" {  } { { "RTL/VGA/levelBitMap.SV" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/levelBitMap.SV" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/time_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/time_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_DISPLAY " "Found entity 1: TIME_DISPLAY" {  } { { "RTL/VGA/TIME_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/time_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/time_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_manager " "Found entity 1: TIME_manager" {  } { { "RTL/VGA/TIME_manager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/time_text_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/time_text_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_TEXT_DISPLAY " "Found entity 1: TIME_TEXT_DISPLAY" {  } { { "RTL/VGA/TIME_TEXT_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_TEXT_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/timebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/timebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeBitMap " "Found entity 1: TimeBitMap" {  } { { "RTL/VGA/TimeBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TimeBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/score_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/score_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCORE_DISPLAY " "Found entity 1: SCORE_DISPLAY" {  } { { "RTL/VGA/SCORE_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/SCORE_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/score_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/score_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Score_manager " "Found entity 1: Score_manager" {  } { { "RTL/VGA/Score_manager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Score_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/score_text_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/score_text_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Score_TEXT_DISPLAY " "Found entity 1: Score_TEXT_DISPLAY" {  } { { "RTL/VGA/Score_TEXT_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Score_TEXT_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/scorebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/scorebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreBitMap " "Found entity 1: ScoreBitMap" {  } { { "RTL/VGA/ScoreBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/ScoreBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hp_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hp_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HP_DISPLAY " "Found entity 1: HP_DISPLAY" {  } { { "RTL/VGA/HP_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hp_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hp_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HP_manager " "Found entity 1: HP_manager" {  } { { "RTL/VGA/HP_manager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hp_text_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hp_text_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HP_TEXT_DISPLAY " "Found entity 1: HP_TEXT_DISPLAY" {  } { { "RTL/VGA/HP_TEXT_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_TEXT_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hpbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hpbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPBitMap " "Found entity 1: HPBitMap" {  } { { "RTL/VGA/HPBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HPBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/info_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/info_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 info_mux " "Found entity 1: info_mux" {  } { { "RTL/VGA/info_mux.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/info_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sound_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sound_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sound_manager " "Found entity 1: sound_manager" {  } { { "RTL/VGA/sound_manager.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/sound_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/message_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/message_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MESSAGE_DISPLAY " "Found entity 1: MESSAGE_DISPLAY" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/startbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/startbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartBitMap " "Found entity 1: StartBitMap" {  } { { "RTL/VGA/StartBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/StartBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/winbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/winbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WinBitMap " "Found entity 1: WinBitMap" {  } { { "RTL/VGA/WinBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/WinBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/losebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/losebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoseBitMap " "Found entity 1: LoseBitMap" {  } { { "RTL/VGA/LoseBitMap.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LoseBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/message_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/message_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 message_mux " "Found entity 1: message_mux" {  } { { "RTL/VGA/message_mux.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/message_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/VGA/one_sec_counter.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/random_altered.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/random_altered.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_altered " "Found entity 1: random_altered" {  } { { "RTL/VGA/random_altered.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/random_altered.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/const_11bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/const_11bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 const_11Bit " "Found entity 1: const_11Bit" {  } { { "RTL/VGA/const_11Bit.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/const_11Bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615703996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694615703996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694615704013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704022 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1694615704023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "info_x_cor.v 1 1 " "Found 1 design units, including 1 entities, in source file info_x_cor.v" { { "Info" "ISGN_ENTITY_NAME" "1 INFO_X_COR " "Found entity 1: INFO_X_COR" {  } { { "INFO_X_COR.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/INFO_X_COR.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694615704028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615704028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_PROJECT " "Elaborating entity \"TOP_VGA_PROJECT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694615704121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst18" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -216 1896 2120 -88 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(69) " "Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704168 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704173 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704173 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704173 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704173 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1694615704173 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694615704187 "|TOP_VGA_PROJECT|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(24) " "Verilog HDL assignment warning at SinTable.sv(24): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/SinTable.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704199 "|TOP_VGA_PROJECT|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704222 "|TOP_VGA_PROJECT|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/AUDIO/AUDIO.bdf" { { 520 280 496 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst7" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -544 -56 104 -400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704270 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615704279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615704288 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694615704288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_manager sound_manager:inst46 " "Elaborating entity \"sound_manager\" for hierarchy \"sound_manager:inst46\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst46" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -168 1608 1824 40 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_manager hit_manager:inst14 " "Elaborating entity \"hit_manager\" for hierarchy \"hit_manager:inst14\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst14" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -200 512 872 40 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -552 920 1128 -408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704306 "|TOP_VGA_PROJECT|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704306 "|TOP_VGA_PROJECT|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704306 "|TOP_VGA_PROJECT|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704306 "|TOP_VGA_PROJECT|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_pacman objects_mux_pacman:inst62 " "Elaborating entity \"objects_mux_pacman\" for hierarchy \"objects_mux_pacman:inst62\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst62" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -552 512 768 -216 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst19 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst19\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst19" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -392 1040 1232 -216 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst16" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -480 1800 2024 -256 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615704332 "|TOP_VGA_PROJECT|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst3" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COINS_DISPLAY COINS_DISPLAY:inst43 " "Elaborating entity \"COINS_DISPLAY\" for hierarchy \"COINS_DISPLAY:inst43\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst43" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 688 -144 120 912 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinsMatrixBitMap COINS_DISPLAY:inst43\|CoinsMatrixBitMap:inst " "Elaborating entity \"CoinsMatrixBitMap\" for hierarchy \"COINS_DISPLAY:inst43\|CoinsMatrixBitMap:inst\"" {  } { { "RTL/VGA/COINS_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/COINS_DISPLAY.bdf" { { 280 1184 1408 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704403 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615704451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object COINS_DISPLAY:inst43\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"COINS_DISPLAY:inst43\|square_object:inst11\"" {  } { { "RTL/VGA/COINS_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/COINS_DISPLAY.bdf" { { 328 776 1000 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TILES_DISPLAY TILES_DISPLAY:inst44 " "Elaborating entity \"TILES_DISPLAY\" for hierarchy \"TILES_DISPLAY:inst44\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst44" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 440 -144 160 664 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TilesManager TILES_DISPLAY:inst44\|TilesManager:inst " "Elaborating entity \"TilesManager\" for hierarchy \"TILES_DISPLAY:inst44\|TilesManager:inst\"" {  } { { "RTL/VGA/TILES_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TILES_DISPLAY.bdf" { { 232 1184 1432 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615704483 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBitMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBitMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615705548 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBitMapMaskClone " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBitMapMaskClone\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615705548 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615705548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random TILES_DISPLAY:inst44\|random:inst1 " "Elaborating entity \"random\" for hierarchy \"TILES_DISPLAY:inst44\|random:inst1\"" {  } { { "RTL/VGA/TILES_DISPLAY.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TILES_DISPLAY.bdf" { { 584 840 1056 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615705579 "|TOP_VGA_PROJECT|TILES_DISPLAY:inst44|random:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pacman_Block_T Pacman_Block_T:inst15 " "Elaborating entity \"Pacman_Block_T\" for hierarchy \"Pacman_Block_T:inst15\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst15" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -256 -104 160 32 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacmanBitMap Pacman_Block_T:inst15\|pacmanBitMap:inst5 " "Elaborating entity \"pacmanBitMap\" for hierarchy \"Pacman_Block_T:inst15\|pacmanBitMap:inst5\"" {  } { { "RTL/VGA/Pacman_Block_T.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Pacman_Block_T.bdf" { { 344 1280 1520 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705603 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615705799 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615705799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Pacman_Block_T:inst15\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Pacman_Block_T:inst15\|square_object:inst6\"" {  } { { "RTL/VGA/Pacman_Block_T.bdf" "inst6" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Pacman_Block_T.bdf" { { 376 936 1160 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_move Pacman_Block_T:inst15\|object_move:inst2 " "Elaborating entity \"object_move\" for hierarchy \"Pacman_Block_T:inst15\|object_move:inst2\"" {  } { { "RTL/VGA/Pacman_Block_T.bdf" "inst2" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Pacman_Block_T.bdf" { { 440 560 816 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(282) " "Verilog HDL assignment warning at object_move.sv(282): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615705830 "|TOP_VGA_PROJECT|Pacman_Block_T:inst15|object_move:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(283) " "Verilog HDL assignment warning at object_move.sv(283): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615705830 "|TOP_VGA_PROJECT|Pacman_Block_T:inst15|object_move:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Pacman_Block_T:inst15\|one_sec_counter:inst1 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Pacman_Block_T:inst15\|one_sec_counter:inst1\"" {  } { { "RTL/VGA/Pacman_Block_T.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Pacman_Block_T.bdf" { { 536 992 1152 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_HP_mux monster_HP_mux:inst47 " "Elaborating entity \"monster_HP_mux\" for hierarchy \"monster_HP_mux:inst47\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst47" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 816 1696 1992 1024 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monster_Block_T Monster_Block_T:inst51 " "Elaborating entity \"Monster_Block_T\" for hierarchy \"Monster_Block_T:inst51\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst51" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 552 2264 2528 776 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monsterBitMap Monster_Block_T:inst51\|monsterBitMap:inst2 " "Elaborating entity \"monsterBitMap\" for hierarchy \"Monster_Block_T:inst51\|monsterBitMap:inst2\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst2" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 344 1320 1560 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705877 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615705909 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615705909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_move Monster_Block_T:inst51\|object_move:inst " "Elaborating entity \"object_move\" for hierarchy \"Monster_Block_T:inst51\|object_move:inst\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 440 536 792 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(282) " "Verilog HDL assignment warning at object_move.sv(282): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615705924 "|TOP_VGA_PROJECT|Monster_Block_T:inst51|object_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(283) " "Verilog HDL assignment warning at object_move.sv(283): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615705924 "|TOP_VGA_PROJECT|Monster_Block_T:inst51|object_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_altered Monster_Block_T:inst51\|random_altered:inst8 " "Elaborating entity \"random_altered\" for hierarchy \"Monster_Block_T:inst51\|random_altered:inst8\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 784 1072 1264 928 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst51\|one_sec_counter:inst4 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst51\|one_sec_counter:inst4\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 824 560 720 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst51\|one_sec_counter:inst5 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst51\|one_sec_counter:inst5\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 544 992 1152 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monster_Block_T Monster_Block_T:inst48 " "Elaborating entity \"Monster_Block_T\" for hierarchy \"Monster_Block_T:inst48\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst48" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 200 1696 1960 424 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_move Monster_Block_T:inst48\|object_move:inst " "Elaborating entity \"object_move\" for hierarchy \"Monster_Block_T:inst48\|object_move:inst\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 440 536 792 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615705985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(282) " "Verilog HDL assignment warning at object_move.sv(282): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615705991 "|TOP_VGA_PROJECT|Monster_Block_T:inst48|object_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(283) " "Verilog HDL assignment warning at object_move.sv(283): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615705991 "|TOP_VGA_PROJECT|Monster_Block_T:inst48|object_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst48\|one_sec_counter:inst4 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst48\|one_sec_counter:inst4\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 824 560 720 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst48\|one_sec_counter:inst5 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst48\|one_sec_counter:inst5\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 544 992 1152 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monster_Block_T Monster_Block_T:inst50 " "Elaborating entity \"Monster_Block_T\" for hierarchy \"Monster_Block_T:inst50\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst50" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 200 2264 2528 424 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_move Monster_Block_T:inst50\|object_move:inst " "Elaborating entity \"object_move\" for hierarchy \"Monster_Block_T:inst50\|object_move:inst\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 440 536 792 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(282) " "Verilog HDL assignment warning at object_move.sv(282): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615706034 "|TOP_VGA_PROJECT|Monster_Block_T:inst50|object_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(283) " "Verilog HDL assignment warning at object_move.sv(283): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615706034 "|TOP_VGA_PROJECT|Monster_Block_T:inst50|object_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst50\|one_sec_counter:inst4 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst50\|one_sec_counter:inst4\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 824 560 720 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst50\|one_sec_counter:inst5 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst50\|one_sec_counter:inst5\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 544 992 1152 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monster_Block_T Monster_Block_T:inst49 " "Elaborating entity \"Monster_Block_T\" for hierarchy \"Monster_Block_T:inst49\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst49" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 552 1696 1960 776 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_move Monster_Block_T:inst49\|object_move:inst " "Elaborating entity \"object_move\" for hierarchy \"Monster_Block_T:inst49\|object_move:inst\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 440 536 792 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(282) " "Verilog HDL assignment warning at object_move.sv(282): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615706094 "|TOP_VGA_PROJECT|Monster_Block_T:inst49|object_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 object_move.sv(283) " "Verilog HDL assignment warning at object_move.sv(283): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/object_move.sv" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/object_move.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694615706094 "|TOP_VGA_PROJECT|Monster_Block_T:inst49|object_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst49\|one_sec_counter:inst4 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst49\|one_sec_counter:inst4\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 824 560 720 936 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Monster_Block_T:inst49\|one_sec_counter:inst5 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Monster_Block_T:inst49\|one_sec_counter:inst5\"" {  } { { "RTL/VGA/Monster_Block_T.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Monster_Block_T.bdf" { { 544 992 1152 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_DISPLAY HP_DISPLAY:inst55 " "Elaborating entity \"HP_DISPLAY\" for hierarchy \"HP_DISPLAY:inst55\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst55" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 696 1088 1368 888 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_DISPLAY HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst " "Elaborating entity \"NUMBERS_DISPLAY\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\"" {  } { { "RTL/VGA/HP_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_DISPLAY.bdf" { { 200 1264 1568 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_manager HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst " "Elaborating entity \"NUMBERS_manager\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 544 648 856 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Numbers_mux HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|Numbers_mux:inst5 " "Elaborating entity \"Numbers_mux\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|Numbers_mux:inst5\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 528 1864 2168 736 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|square_object:inst11\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 344 648 872 488 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBER_DISPLAY HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBER_DISPLAY:inst2 " "Elaborating entity \"NUMBER_DISPLAY\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBER_DISPLAY:inst2\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst2" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { -16 1272 1576 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBER_DISPLAY:inst2\|NumbersBitMap:inst15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBER_DISPLAY:inst2\|NumbersBitMap:inst15\"" {  } { { "RTL/VGA/NUMBER_DISPLAY.bdf" "inst15" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBER_DISPLAY.bdf" { { 368 1104 1328 512 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706174 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1694615706228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBER_DISPLAY:inst2\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|NUMBER_DISPLAY:inst2\|square_object:inst11\"" {  } { { "RTL/VGA/NUMBER_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBER_DISPLAY.bdf" { { 400 640 864 544 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst10 " "Elaborating entity \"const_11Bit\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst10\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst10" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 176 616 760 256 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst8 " "Elaborating entity \"const_11Bit\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst8\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { -64 616 760 16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst9 " "Elaborating entity \"const_11Bit\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst9\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst9" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 96 616 760 176 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst7 " "Elaborating entity \"const_11Bit\" for hierarchy \"HP_DISPLAY:inst55\|NUMBERS_DISPLAY:inst\|const_11Bit:inst7\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst7" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 16 616 760 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_TEXT_DISPLAY HP_DISPLAY:inst55\|HP_TEXT_DISPLAY:inst5 " "Elaborating entity \"HP_TEXT_DISPLAY\" for hierarchy \"HP_DISPLAY:inst55\|HP_TEXT_DISPLAY:inst5\"" {  } { { "RTL/VGA/HP_DISPLAY.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_DISPLAY.bdf" { { 512 1272 1536 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPBitMap HP_DISPLAY:inst55\|HP_TEXT_DISPLAY:inst5\|HPBitMap:inst " "Elaborating entity \"HPBitMap\" for hierarchy \"HP_DISPLAY:inst55\|HP_TEXT_DISPLAY:inst5\|HPBitMap:inst\"" {  } { { "RTL/VGA/HP_TEXT_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_TEXT_DISPLAY.bdf" { { 368 1104 1328 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HP_DISPLAY:inst55\|HP_TEXT_DISPLAY:inst5\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HP_DISPLAY:inst55\|HP_TEXT_DISPLAY:inst5\|square_object:inst11\"" {  } { { "RTL/VGA/HP_TEXT_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_TEXT_DISPLAY.bdf" { { 400 744 968 544 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HP_DISPLAY:inst55\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HP_DISPLAY:inst55\|square_object:inst11\"" {  } { { "RTL/VGA/HP_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_DISPLAY.bdf" { { 328 648 872 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit HP_DISPLAY:inst55\|const_11Bit:inst8 " "Elaborating entity \"const_11Bit\" for hierarchy \"HP_DISPLAY:inst55\|const_11Bit:inst8\"" {  } { { "RTL/VGA/HP_DISPLAY.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_DISPLAY.bdf" { { -56 448 592 24 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_manager HP_DISPLAY:inst55\|HP_manager:inst1 " "Elaborating entity \"HP_manager\" for hierarchy \"HP_DISPLAY:inst55\|HP_manager:inst1\"" {  } { { "RTL/VGA/HP_DISPLAY.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_DISPLAY.bdf" { { 488 648 856 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit HP_DISPLAY:inst55\|const_11Bit:inst10 " "Elaborating entity \"const_11Bit\" for hierarchy \"HP_DISPLAY:inst55\|const_11Bit:inst10\"" {  } { { "RTL/VGA/HP_DISPLAY.bdf" "inst10" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/HP_DISPLAY.bdf" { { 24 928 1072 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst12 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst12\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst12" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 928 472 696 1072 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INFO_X_COR INFO_X_COR:inst26 " "Elaborating entity \"INFO_X_COR\" for hierarchy \"INFO_X_COR:inst26\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst26" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 776 360 472 824 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant INFO_X_COR:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"INFO_X_COR:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "INFO_X_COR.v" "LPM_CONSTANT_component" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/INFO_X_COR.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INFO_X_COR:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"INFO_X_COR:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "INFO_X_COR.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/INFO_X_COR.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INFO_X_COR:inst26\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"INFO_X_COR:inst26\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 513 " "Parameter \"lpm_cvalue\" = \"513\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615706341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615706341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615706341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694615706341 ""}  } { { "INFO_X_COR.v" "" { Text "C:/Technion/Lab1A/pacman_final_12_09_23_restored/INFO_X_COR.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694615706341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit const_11Bit:inst4 " "Elaborating entity \"const_11Bit\" for hierarchy \"const_11Bit:inst4\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 192 536 680 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_DISPLAY TIME_DISPLAY:inst13 " "Elaborating entity \"TIME_DISPLAY\" for hierarchy \"TIME_DISPLAY:inst13\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst13" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 280 1096 1368 472 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_DISPLAY TIME_DISPLAY:inst13\|NUMBERS_DISPLAY:inst " "Elaborating entity \"NUMBERS_DISPLAY\" for hierarchy \"TIME_DISPLAY:inst13\|NUMBERS_DISPLAY:inst\"" {  } { { "RTL/VGA/TIME_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_DISPLAY.bdf" { { 200 1264 1568 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_manager TIME_DISPLAY:inst13\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst " "Elaborating entity \"NUMBERS_manager\" for hierarchy \"TIME_DISPLAY:inst13\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 544 648 856 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_TEXT_DISPLAY TIME_DISPLAY:inst13\|TIME_TEXT_DISPLAY:inst5 " "Elaborating entity \"TIME_TEXT_DISPLAY\" for hierarchy \"TIME_DISPLAY:inst13\|TIME_TEXT_DISPLAY:inst5\"" {  } { { "RTL/VGA/TIME_DISPLAY.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_DISPLAY.bdf" { { 512 1272 1536 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeBitMap TIME_DISPLAY:inst13\|TIME_TEXT_DISPLAY:inst5\|TimeBitMap:inst1 " "Elaborating entity \"TimeBitMap\" for hierarchy \"TIME_DISPLAY:inst13\|TIME_TEXT_DISPLAY:inst5\|TimeBitMap:inst1\"" {  } { { "RTL/VGA/TIME_TEXT_DISPLAY.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_TEXT_DISPLAY.bdf" { { 368 1104 1328 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TIME_DISPLAY:inst13\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"TIME_DISPLAY:inst13\|square_object:inst11\"" {  } { { "RTL/VGA/TIME_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_DISPLAY.bdf" { { 328 648 872 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit TIME_DISPLAY:inst13\|const_11Bit:inst8 " "Elaborating entity \"const_11Bit\" for hierarchy \"TIME_DISPLAY:inst13\|const_11Bit:inst8\"" {  } { { "RTL/VGA/TIME_DISPLAY.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_DISPLAY.bdf" { { -56 448 592 24 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_manager TIME_DISPLAY:inst13\|TIME_manager:inst2 " "Elaborating entity \"TIME_manager\" for hierarchy \"TIME_DISPLAY:inst13\|TIME_manager:inst2\"" {  } { { "RTL/VGA/TIME_DISPLAY.bdf" "inst2" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_DISPLAY.bdf" { { 488 648 840 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit TIME_DISPLAY:inst13\|const_11Bit:inst10 " "Elaborating entity \"const_11Bit\" for hierarchy \"TIME_DISPLAY:inst13\|const_11Bit:inst10\"" {  } { { "RTL/VGA/TIME_DISPLAY.bdf" "inst10" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TIME_DISPLAY.bdf" { { 24 928 1072 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit const_11Bit:inst25 " "Elaborating entity \"const_11Bit\" for hierarchy \"const_11Bit:inst25\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst25" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 352 536 680 432 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monster_mux monster_mux:inst35 " "Elaborating entity \"monster_mux\" for hierarchy \"monster_mux:inst35\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst35" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 824 2264 2528 1032 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "info_mux info_mux:inst5 " "Elaborating entity \"info_mux\" for hierarchy \"info_mux:inst5\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst5" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 904 1112 1368 1112 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCORE_DISPLAY SCORE_DISPLAY:inst56 " "Elaborating entity \"SCORE_DISPLAY\" for hierarchy \"SCORE_DISPLAY:inst56\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst56" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 488 1096 1368 680 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_DISPLAY SCORE_DISPLAY:inst56\|NUMBERS_DISPLAY:inst " "Elaborating entity \"NUMBERS_DISPLAY\" for hierarchy \"SCORE_DISPLAY:inst56\|NUMBERS_DISPLAY:inst\"" {  } { { "RTL/VGA/SCORE_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/SCORE_DISPLAY.bdf" { { 200 1264 1568 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_manager SCORE_DISPLAY:inst56\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst " "Elaborating entity \"NUMBERS_manager\" for hierarchy \"SCORE_DISPLAY:inst56\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 544 648 856 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_TEXT_DISPLAY SCORE_DISPLAY:inst56\|Score_TEXT_DISPLAY:inst4 " "Elaborating entity \"Score_TEXT_DISPLAY\" for hierarchy \"SCORE_DISPLAY:inst56\|Score_TEXT_DISPLAY:inst4\"" {  } { { "RTL/VGA/SCORE_DISPLAY.bdf" "inst4" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/SCORE_DISPLAY.bdf" { { 512 1272 1536 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreBitMap SCORE_DISPLAY:inst56\|Score_TEXT_DISPLAY:inst4\|ScoreBitMap:inst " "Elaborating entity \"ScoreBitMap\" for hierarchy \"SCORE_DISPLAY:inst56\|Score_TEXT_DISPLAY:inst4\|ScoreBitMap:inst\"" {  } { { "RTL/VGA/Score_TEXT_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Score_TEXT_DISPLAY.bdf" { { 368 1104 1328 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object SCORE_DISPLAY:inst56\|Score_TEXT_DISPLAY:inst4\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"SCORE_DISPLAY:inst56\|Score_TEXT_DISPLAY:inst4\|square_object:inst11\"" {  } { { "RTL/VGA/Score_TEXT_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/Score_TEXT_DISPLAY.bdf" { { 400 744 968 544 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit SCORE_DISPLAY:inst56\|const_11Bit:inst8 " "Elaborating entity \"const_11Bit\" for hierarchy \"SCORE_DISPLAY:inst56\|const_11Bit:inst8\"" {  } { { "RTL/VGA/SCORE_DISPLAY.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/SCORE_DISPLAY.bdf" { { -56 448 592 24 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_manager SCORE_DISPLAY:inst56\|Score_manager:inst1 " "Elaborating entity \"Score_manager\" for hierarchy \"SCORE_DISPLAY:inst56\|Score_manager:inst1\"" {  } { { "RTL/VGA/SCORE_DISPLAY.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/SCORE_DISPLAY.bdf" { { 488 648 824 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit const_11Bit:inst32 " "Elaborating entity \"const_11Bit\" for hierarchy \"const_11Bit:inst32\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst32" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 512 536 680 592 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEVEL_DISPLAY LEVEL_DISPLAY:inst8 " "Elaborating entity \"LEVEL_DISPLAY\" for hierarchy \"LEVEL_DISPLAY:inst8\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 72 1096 1368 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_DISPLAY LEVEL_DISPLAY:inst8\|NUMBERS_DISPLAY:inst " "Elaborating entity \"NUMBERS_DISPLAY\" for hierarchy \"LEVEL_DISPLAY:inst8\|NUMBERS_DISPLAY:inst\"" {  } { { "RTL/VGA/LEVEL_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LEVEL_DISPLAY.bdf" { { 200 1264 1568 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBERS_manager LEVEL_DISPLAY:inst8\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst " "Elaborating entity \"NUMBERS_manager\" for hierarchy \"LEVEL_DISPLAY:inst8\|NUMBERS_DISPLAY:inst\|NUMBERS_manager:inst\"" {  } { { "RTL/VGA/NUMBERS_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/NUMBERS_DISPLAY.bdf" { { 544 648 856 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEVEL_TEXT_DISPLAY LEVEL_DISPLAY:inst8\|LEVEL_TEXT_DISPLAY:inst12 " "Elaborating entity \"LEVEL_TEXT_DISPLAY\" for hierarchy \"LEVEL_DISPLAY:inst8\|LEVEL_TEXT_DISPLAY:inst12\"" {  } { { "RTL/VGA/LEVEL_DISPLAY.bdf" "inst12" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LEVEL_DISPLAY.bdf" { { 512 1272 1536 672 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelBitMap LEVEL_DISPLAY:inst8\|LEVEL_TEXT_DISPLAY:inst12\|levelBitMap:inst1 " "Elaborating entity \"levelBitMap\" for hierarchy \"LEVEL_DISPLAY:inst8\|LEVEL_TEXT_DISPLAY:inst12\|levelBitMap:inst1\"" {  } { { "RTL/VGA/LEVEL_TEXT_DISPLAY.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LEVEL_TEXT_DISPLAY.bdf" { { 368 1104 1328 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit LEVEL_DISPLAY:inst8\|const_11Bit:inst8 " "Elaborating entity \"const_11Bit\" for hierarchy \"LEVEL_DISPLAY:inst8\|const_11Bit:inst8\"" {  } { { "RTL/VGA/LEVEL_DISPLAY.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LEVEL_DISPLAY.bdf" { { -56 448 592 24 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level_manager LEVEL_DISPLAY:inst8\|Level_manager:inst1 " "Elaborating entity \"Level_manager\" for hierarchy \"LEVEL_DISPLAY:inst8\|Level_manager:inst1\"" {  } { { "RTL/VGA/LEVEL_DISPLAY.bdf" "inst1" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/LEVEL_DISPLAY.bdf" { { 488 648 816 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "borders_draw borders_draw:inst2 " "Elaborating entity \"borders_draw\" for hierarchy \"borders_draw:inst2\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst2" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 304 -144 72 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESSAGE_DISPLAY MESSAGE_DISPLAY:inst59 " "Elaborating entity \"MESSAGE_DISPLAY\" for hierarchy \"MESSAGE_DISPLAY:inst59\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst59" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { 120 -144 136 280 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_mux MESSAGE_DISPLAY:inst59\|message_mux:inst8 " "Elaborating entity \"message_mux\" for hierarchy \"MESSAGE_DISPLAY:inst59\|message_mux:inst8\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst8" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { 488 944 1200 728 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartBitMap MESSAGE_DISPLAY:inst59\|StartBitMap:inst " "Elaborating entity \"StartBitMap\" for hierarchy \"MESSAGE_DISPLAY:inst59\|StartBitMap:inst\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { -184 944 1168 -40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object MESSAGE_DISPLAY:inst59\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"MESSAGE_DISPLAY:inst59\|square_object:inst11\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst11" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { -152 536 760 -8 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit MESSAGE_DISPLAY:inst59\|const_11Bit:inst9 " "Elaborating entity \"const_11Bit\" for hierarchy \"MESSAGE_DISPLAY:inst59\|const_11Bit:inst9\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst9" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { -192 112 256 -112 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WinBitMap MESSAGE_DISPLAY:inst59\|WinBitMap:inst6 " "Elaborating entity \"WinBitMap\" for hierarchy \"MESSAGE_DISPLAY:inst59\|WinBitMap:inst6\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst6" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { 64 944 1168 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object MESSAGE_DISPLAY:inst59\|square_object:inst12 " "Elaborating entity \"square_object\" for hierarchy \"MESSAGE_DISPLAY:inst59\|square_object:inst12\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst12" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { 96 536 760 240 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_11Bit MESSAGE_DISPLAY:inst59\|const_11Bit:inst15 " "Elaborating entity \"const_11Bit\" for hierarchy \"MESSAGE_DISPLAY:inst59\|const_11Bit:inst15\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst15" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { 168 112 256 248 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoseBitMap MESSAGE_DISPLAY:inst59\|LoseBitMap:inst7 " "Elaborating entity \"LoseBitMap\" for hierarchy \"MESSAGE_DISPLAY:inst59\|LoseBitMap:inst7\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst7" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { 312 944 1168 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object MESSAGE_DISPLAY:inst59\|square_object:inst13 " "Elaborating entity \"square_object\" for hierarchy \"MESSAGE_DISPLAY:inst59\|square_object:inst13\"" {  } { { "RTL/VGA/MESSAGE_DISPLAY.bdf" "inst13" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/MESSAGE_DISPLAY.bdf" { { 344 536 760 488 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "inst10" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -48 1920 2104 32 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615706639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1694615712010 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[5\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[5\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1694615713710 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1694615713710 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[6\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[6\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1694615714372 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1694615714372 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[3\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[3\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1694615715148 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1694615715148 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1694615715148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1694615715148 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1694615715148 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1694615715229 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1694615715229 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1694615715229 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694615716009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694615716009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 2136 2312 -176 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694615716009 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1694615716009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -480 1248 1424 -464 "OVGA\[28..0\]" "" } { -488 1128 1248 -471 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615716009 "|TOP_VGA_PROJECT|OVGA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "redLight GND " "Pin \"redLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -64 2384 2560 -48 "redLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615716009 "|TOP_VGA_PROJECT|redLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellowLight GND " "Pin \"yellowLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -48 2384 2560 -32 "yellowLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615716009 "|TOP_VGA_PROJECT|yellowLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenLight GND " "Pin \"greenLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -32 2384 2560 -16 "greenLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694615716009 "|TOP_VGA_PROJECT|greenLight"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694615716009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694615716338 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694615722042 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Technion/Lab1A/pacman_final_12_09_23_restored/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Technion/Lab1A/pacman_final_12_09_23_restored/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615722293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694615722765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694615722765 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_PROJECT.bdf" "" { Schematic "C:/Technion/Lab1A/pacman_final_12_09_23_restored/RTL/VGA/TOP_VGA_PROJECT.bdf" { { -192 1600 1776 -176 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694615723485 "|TOP_VGA_PROJECT|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694615723485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8735 " "Implemented 8735 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694615723505 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694615723505 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694615723505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8682 " "Implemented 8682 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694615723505 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1694615723505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694615723505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694615723540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 17:35:23 2023 " "Processing ended: Wed Sep 13 17:35:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694615723540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694615723540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694615723540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694615723540 ""}
