\hypertarget{abstract}{%
\chapter*{Abstract}\label{abstract}}
\addcontentsline{toc}{chapter}{Abstract}

This project attempts to design, implement and do performance testing on a RISC-V based processor
core of a very simple nature. This core only implement the bare-minimum RV32I base instruction
without any support for exception and interrupts. 

The current report detail work done and current progress within the first stage of the project.
