Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Feb  7 14:40:16 2024
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelInterface_timing_summary_routed.rpt -pb TopLevelInterface_timing_summary_routed.pb -rpx TopLevelInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelInterface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  96          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (86)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (86)
--------------------------------
 There are 86 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.107        0.000                      0                  782        0.160        0.000                      0                  782        4.500        0.000                       0                   275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.107        0.000                      0                  782        0.160        0.000                      0                  782        4.500        0.000                       0                   275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.856ns (19.366%)  route 3.564ns (80.634%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 15.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.830     5.515    CMDQ/clk_IBUF_BUFG
    SLICE_X159Y105       FDRE                                         r  CMDQ/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y105       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/writeptr_reg[1]/Q
                         net (fo=22, routed)          1.182     7.153    CMDQ/writeptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.277 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.707     7.984    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X161Y106       LUT6 (Prop_lut6_I1_O)        0.124     8.108 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.847     8.955    CMDQ/IN_XFC
    SLICE_X160Y105       LUT5 (Prop_lut5_I0_O)        0.152     9.107 r  CMDQ/array[14][7]_i_1/O
                         net (fo=8, routed)           0.828     9.935    CMDQ/array[14][7]_i_1_n_0
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.711    15.211    CMDQ/clk_IBUF_BUFG
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][4]/C
                         clock pessimism              0.279    15.490    
                         clock uncertainty           -0.035    15.455    
    SLICE_X159Y103       FDRE (Setup_fdre_C_CE)      -0.413    15.042    CMDQ/array_reg[14][4]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[13]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDRE (Setup_fdre_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[15]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDRE (Setup_fdre_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[18]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDRE (Setup_fdre_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDRE                                         r  RegisterBlock/reg_1_reg[19]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDRE (Setup_fdre_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[1]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDSE (Setup_fdse_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[3]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDSE (Setup_fdse_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[4]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDSE (Setup_fdse_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 CMDP/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.766ns (17.229%)  route 3.680ns (82.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.827     5.512    CMDP/clk_IBUF_BUFG
    SLICE_X158Y111       FDRE                                         r  CMDP/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     6.030 f  CMDP/state_reg[1]/Q
                         net (fo=8, routed)           1.218     7.248    CMDP/state_reg_n_0_[1]
    SLICE_X158Y112       LUT6 (Prop_lut6_I0_O)        0.124     7.372 r  CMDP/reg_0[21]_i_2/O
                         net (fo=5, routed)           0.839     8.211    CMDP/REG_WE
    SLICE_X158Y113       LUT5 (Prop_lut5_I0_O)        0.124     8.335 r  CMDP/reg_1[21]_i_1/O
                         net (fo=26, routed)          1.623     9.958    RegisterBlock/reg_1_reg[21]_1[0]
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.625    15.125    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y120       FDSE                                         r  RegisterBlock/reg_1_reg[6]/C
                         clock pessimism              0.265    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X153Y120       FDSE (Setup_fdse_C_CE)      -0.205    15.150    RegisterBlock/reg_1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.856ns (19.886%)  route 3.449ns (80.114%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.830     5.515    CMDQ/clk_IBUF_BUFG
    SLICE_X159Y105       FDRE                                         r  CMDQ/writeptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y105       FDRE (Prop_fdre_C_Q)         0.456     5.971 r  CMDQ/writeptr_reg[1]/Q
                         net (fo=22, routed)          1.182     7.153    CMDQ/writeptr_reg[1]
    SLICE_X161Y107       LUT6 (Prop_lut6_I3_O)        0.124     7.277 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.707     7.984    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X161Y106       LUT6 (Prop_lut6_I1_O)        0.124     8.108 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.847     8.955    CMDQ/IN_XFC
    SLICE_X160Y105       LUT5 (Prop_lut5_I0_O)        0.152     9.107 r  CMDQ/array[14][7]_i_1/O
                         net (fo=8, routed)           0.713     9.820    CMDQ/array[14][7]_i_1_n_0
    SLICE_X159Y108       FDRE                                         r  CMDQ/array_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.710    15.210    CMDQ/clk_IBUF_BUFG
    SLICE_X159Y108       FDRE                                         r  CMDQ/array_reg[14][6]/C
                         clock pessimism              0.279    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X159Y108       FDRE (Setup_fdre_C_CE)      -0.413    15.041    CMDQ/array_reg[14][6]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HOST_IF/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOST_IF/reset2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.644     1.589    HOST_IF/clk_IBUF_BUFG
    SLICE_X162Y114       FDRE                                         r  HOST_IF/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y114       FDRE (Prop_fdre_C_Q)         0.164     1.753 r  HOST_IF/reset1_reg/Q
                         net (fo=1, routed)           0.056     1.809    HOST_IF/resetp1
    SLICE_X162Y114       FDRE                                         r  HOST_IF/reset2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.916     2.109    HOST_IF/clk_IBUF_BUFG
    SLICE_X162Y114       FDRE                                         r  HOST_IF/reset2_reg/C
                         clock pessimism             -0.520     1.589    
    SLICE_X162Y114       FDRE (Hold_fdre_C_D)         0.060     1.649    HOST_IF/reset2_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMDP/tempData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.643     1.588    CMDP/clk_IBUF_BUFG
    SLICE_X157Y113       FDRE                                         r  CMDP/tempData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  CMDP/tempData_reg[17]/Q
                         net (fo=3, routed)           0.126     1.855    RegisterBlock/D[17]
    SLICE_X156Y115       FDRE                                         r  RegisterBlock/reg_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.914     2.107    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  RegisterBlock/reg_0_reg[17]/C
                         clock pessimism             -0.505     1.602    
    SLICE_X156Y115       FDRE (Hold_fdre_C_D)         0.066     1.668    RegisterBlock/reg_0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.685%)  route 0.147ns (47.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.646     1.591    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y109       FDRE (Prop_fdre_C_Q)         0.164     1.755 r  HOST_IF/hostif_queue_DATA_reg[0]/Q
                         net (fo=16, routed)          0.147     1.902    CMDQ/Q[0]
    SLICE_X161Y108       FDRE                                         r  CMDQ/array_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.920     2.113    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y108       FDRE                                         r  CMDQ/array_reg[3][0]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X161Y108       FDRE (Hold_fdre_C_D)         0.070     1.701    CMDQ/array_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CMDP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.567%)  route 0.102ns (38.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.644     1.589    CMDP/clk_IBUF_BUFG
    SLICE_X158Y112       FDRE                                         r  CMDP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y112       FDRE (Prop_fdre_C_Q)         0.164     1.753 r  CMDP/state_reg[0]/Q
                         net (fo=9, routed)           0.102     1.855    CMDP/state_reg_n_0_[0]
    SLICE_X158Y112       FDRE                                         r  CMDP/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.916     2.109    CMDP/clk_IBUF_BUFG
    SLICE_X158Y112       FDRE                                         r  CMDP/prevState_reg[0]/C
                         clock pessimism             -0.520     1.589    
    SLICE_X158Y112       FDRE (Hold_fdre_C_D)         0.060     1.649    CMDP/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CMDP/tempData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.133%)  route 0.158ns (52.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.643     1.588    CMDP/clk_IBUF_BUFG
    SLICE_X157Y114       FDRE                                         r  CMDP/tempData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y114       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  CMDP/tempData_reg[8]/Q
                         net (fo=3, routed)           0.158     1.887    RegisterBlock/D[8]
    SLICE_X156Y115       FDRE                                         r  RegisterBlock/reg_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.914     2.107    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  RegisterBlock/reg_0_reg[8]/C
                         clock pessimism             -0.505     1.602    
    SLICE_X156Y115       FDRE (Hold_fdre_C_D)         0.072     1.674    RegisterBlock/reg_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CMDP/tempData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.643     1.588    CMDP/clk_IBUF_BUFG
    SLICE_X157Y113       FDRE                                         r  CMDP/tempData_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.128     1.716 r  CMDP/tempData_reg[23]/Q
                         net (fo=1, routed)           0.115     1.831    RegisterBlock/D[23]
    SLICE_X156Y114       FDRE                                         r  RegisterBlock/reg_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.915     2.108    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  RegisterBlock/reg_2_reg[23]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.013     1.616    RegisterBlock/reg_2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CMDP/tempData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.643     1.588    CMDP/clk_IBUF_BUFG
    SLICE_X157Y113       FDRE                                         r  CMDP/tempData_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.128     1.716 r  CMDP/tempData_reg[22]/Q
                         net (fo=1, routed)           0.121     1.837    RegisterBlock/D[22]
    SLICE_X156Y114       FDRE                                         r  RegisterBlock/reg_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.915     2.108    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  RegisterBlock/reg_2_reg[22]/C
                         clock pessimism             -0.505     1.603    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.017     1.620    RegisterBlock/reg_2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.787%)  route 0.132ns (47.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.646     1.591    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y109       FDRE (Prop_fdre_C_Q)         0.148     1.739 r  HOST_IF/hostif_queue_DATA_reg[7]/Q
                         net (fo=16, routed)          0.132     1.871    CMDQ/Q[7]
    SLICE_X161Y108       FDRE                                         r  CMDQ/array_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.920     2.113    CMDQ/clk_IBUF_BUFG
    SLICE_X161Y108       FDRE                                         r  CMDQ/array_reg[3][7]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X161Y108       FDRE (Hold_fdre_C_D)         0.019     1.650    CMDQ/array_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.871%)  route 0.132ns (47.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.646     1.591    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y109       FDRE (Prop_fdre_C_Q)         0.148     1.739 r  HOST_IF/hostif_queue_DATA_reg[6]/Q
                         net (fo=16, routed)          0.132     1.871    CMDQ/Q[6]
    SLICE_X160Y108       FDRE                                         r  CMDQ/array_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.920     2.113    CMDQ/clk_IBUF_BUFG
    SLICE_X160Y108       FDRE                                         r  CMDQ/array_reg[11][6]/C
                         clock pessimism             -0.482     1.631    
    SLICE_X160Y108       FDRE (Hold_fdre_C_D)         0.017     1.648    CMDQ/array_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 HOST_IF/host_hostif_host_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOST_IF/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.575%)  route 0.158ns (45.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.647     1.592    HOST_IF/clk_IBUF_BUFG
    SLICE_X161Y109       FDRE                                         r  HOST_IF/host_hostif_host_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y109       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  HOST_IF/host_hostif_host_xfc_reg/Q
                         net (fo=2, routed)           0.158     1.891    HOST_IF/host_hostif_host_xfc
    SLICE_X160Y109       LUT4 (Prop_lut4_I1_O)        0.049     1.940 r  HOST_IF/state_i_1/O
                         net (fo=1, routed)           0.000     1.940    HOST_IF/state_i_1_n_0
    SLICE_X160Y109       FDRE                                         r  HOST_IF/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.920     2.113    HOST_IF/clk_IBUF_BUFG
    SLICE_X160Y109       FDRE                                         r  HOST_IF/state_reg/C
                         clock pessimism             -0.508     1.605    
    SLICE_X160Y109       FDRE (Hold_fdre_C_D)         0.107     1.712    HOST_IF/state_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X156Y104  CMDP/HOST_RTR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y113  CMDP/REG_ADDR_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y113  CMDP/REG_ADDR_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y113  CMDP/REG_ADDR_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y113  CMDP/REG_ADDR_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y112  CMDP/prevState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y112  CMDP/prevState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y112  CMDP/prevState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X158Y112  CMDP/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y104  CMDP/HOST_RTR_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y104  CMDP/HOST_RTR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y104  CMDP/HOST_RTR_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y104  CMDP/HOST_RTR_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X158Y113  CMDP/REG_ADDR_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.267ns  (logic 3.282ns (23.004%)  route 10.985ns (76.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.744     5.429    RegisterBlock/clk_IBUF_BUFG
    SLICE_X154Y120       FDRE                                         r  RegisterBlock/reg_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y120       FDRE (Prop_fdre_C_Q)         0.478     5.907 r  RegisterBlock/reg_3_reg[4]/Q
                         net (fo=1, routed)          10.985    16.892    test_pat_mode_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         2.804    19.696 r  test_pat_mode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.696    test_pat_mode[4]
    D17                                                               r  test_pat_mode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.394ns  (logic 3.130ns (23.365%)  route 10.265ns (76.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.743     5.428    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y120       FDRE                                         r  RegisterBlock/reg_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDRE (Prop_fdre_C_Q)         0.518     5.946 r  RegisterBlock/reg_0_reg[11]/Q
                         net (fo=1, routed)          10.265    16.211    reg_top_left_y_OBUF[0]
    C20                  OBUF (Prop_obuf_I_O)         2.612    18.822 r  reg_top_left_y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.822    reg_top_left_y[0]
    C20                                                               r  reg_top_left_y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.076ns  (logic 3.135ns (23.973%)  route 9.941ns (76.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.744     5.429    RegisterBlock/clk_IBUF_BUFG
    SLICE_X154Y120       FDRE                                         r  RegisterBlock/reg_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y120       FDRE (Prop_fdre_C_Q)         0.518     5.947 r  RegisterBlock/reg_3_reg[1]/Q
                         net (fo=1, routed)           9.941    15.888    test_pat_mode_OBUF[1]
    C19                  OBUF (Prop_obuf_I_O)         2.617    18.505 r  test_pat_mode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.505    test_pat_mode[1]
    C19                                                               r  test_pat_mode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.987ns  (logic 3.137ns (24.155%)  route 9.850ns (75.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.744     5.429    RegisterBlock/clk_IBUF_BUFG
    SLICE_X154Y120       FDRE                                         r  RegisterBlock/reg_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y120       FDRE (Prop_fdre_C_Q)         0.518     5.947 r  RegisterBlock/reg_3_reg[2]/Q
                         net (fo=1, routed)           9.850    15.797    test_pat_mode_OBUF[2]
    C18                  OBUF (Prop_obuf_I_O)         2.619    18.416 r  test_pat_mode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.416    test_pat_mode[2]
    C18                                                               r  test_pat_mode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.879ns  (logic 3.251ns (25.244%)  route 9.628ns (74.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.743     5.428    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y120       FDRE                                         r  RegisterBlock/reg_0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y120       FDRE (Prop_fdre_C_Q)         0.478     5.906 r  RegisterBlock/reg_0_reg[20]/Q
                         net (fo=1, routed)           9.628    15.534    reg_top_left_y_OBUF[9]
    F18                  OBUF (Prop_obuf_I_O)         2.773    18.307 r  reg_top_left_y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.307    reg_top_left_y[9]
    F18                                                               r  reg_top_left_y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.831ns  (logic 3.074ns (23.960%)  route 9.757ns (76.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.745     5.430    RegisterBlock/clk_IBUF_BUFG
    SLICE_X153Y118       FDRE                                         r  RegisterBlock/reg_0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y118       FDRE (Prop_fdre_C_Q)         0.456     5.886 r  RegisterBlock/reg_0_reg[18]/Q
                         net (fo=1, routed)           9.757    15.643    reg_top_left_y_OBUF[7]
    B20                  OBUF (Prop_obuf_I_O)         2.618    18.261 r  reg_top_left_y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.261    reg_top_left_y[7]
    B20                                                               r  reg_top_left_y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_x[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.667ns  (logic 3.085ns (24.351%)  route 9.582ns (75.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.823     5.508    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  RegisterBlock/reg_0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDRE (Prop_fdre_C_Q)         0.456     5.964 r  RegisterBlock/reg_0_reg[8]/Q
                         net (fo=1, routed)           9.582    15.546    reg_top_left_x_OBUF[8]
    B21                  OBUF (Prop_obuf_I_O)         2.629    18.175 r  reg_top_left_x_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.175    reg_top_left_x[8]
    B21                                                               r  reg_top_left_x[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.584ns  (logic 3.078ns (24.463%)  route 9.505ns (75.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.823     5.508    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  RegisterBlock/reg_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDRE (Prop_fdre_C_Q)         0.456     5.964 r  RegisterBlock/reg_0_reg[17]/Q
                         net (fo=1, routed)           9.505    15.469    reg_top_left_y_OBUF[6]
    A20                  OBUF (Prop_obuf_I_O)         2.622    18.092 r  reg_top_left_y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.092    reg_top_left_y[6]
    A20                                                               r  reg_top_left_y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 3.087ns (24.567%)  route 9.479ns (75.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.823     5.508    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y115       FDRE                                         r  RegisterBlock/reg_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y115       FDRE (Prop_fdre_C_Q)         0.456     5.964 r  RegisterBlock/reg_0_reg[7]/Q
                         net (fo=1, routed)           9.479    15.443    reg_top_left_x_OBUF[7]
    A21                  OBUF (Prop_obuf_I_O)         2.631    18.074 r  reg_top_left_x_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.074    reg_top_left_x[7]
    A21                                                               r  reg_top_left_x[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.558ns  (logic 3.052ns (24.300%)  route 9.506ns (75.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.825     5.510    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y114       FDRE                                         r  RegisterBlock/reg_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y114       FDRE (Prop_fdre_C_Q)         0.456     5.966 r  RegisterBlock/reg_2_reg[23]/Q
                         net (fo=1, routed)           9.506    15.472    fill_color_OBUF[23]
    K19                  OBUF (Prop_obuf_I_O)         2.596    18.068 r  fill_color_OBUF[23]_inst/O
                         net (fo=0)                   0.000    18.068    fill_color[23]
    K19                                                               r  fill_color[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HOST_IF/host_hostif_fpga_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_hostif_fpga_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.411ns (77.437%)  route 0.411ns (22.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.647     1.592    HOST_IF/clk_IBUF_BUFG
    SLICE_X160Y109       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y109       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  HOST_IF/host_hostif_fpga_xfc_reg/Q
                         net (fo=2, routed)           0.411     2.144    host_hostif_fpga_xfc_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.270     3.413 r  host_hostif_fpga_xfc_OBUF_inst/O
                         net (fo=0)                   0.000     3.413    host_hostif_fpga_xfc
    V7                                                                r  host_hostif_fpga_xfc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.338ns  (logic 1.396ns (41.819%)  route 1.942ns (58.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.619     1.564    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y111       FDRE                                         r  RegisterBlock/reg_1_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y111       FDRE (Prop_fdre_C_Q)         0.164     1.728 r  RegisterBlock/reg_1_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.942     3.670    lopt_14
    Y13                  OBUF (Prop_obuf_I_O)         1.232     4.902 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000     4.902    led7
    Y13                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.281ns (36.335%)  route 2.245ns (63.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.614     1.559    RegisterBlock/clk_IBUF_BUFG
    SLICE_X154Y118       FDRE                                         r  RegisterBlock/reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y118       FDRE (Prop_fdre_C_Q)         0.164     1.723 r  RegisterBlock/reg_2_reg[1]/Q
                         net (fo=1, routed)           2.245     3.968    fill_color_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         1.117     5.085 r  fill_color_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.085    fill_color[1]
    M16                                                               r  fill_color[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.561ns  (logic 1.272ns (35.710%)  route 2.290ns (64.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.614     1.559    RegisterBlock/clk_IBUF_BUFG
    SLICE_X154Y118       FDRE                                         r  RegisterBlock/reg_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y118       FDRE (Prop_fdre_C_Q)         0.164     1.723 r  RegisterBlock/reg_2_reg[4]/Q
                         net (fo=1, routed)           2.290     4.012    fill_color_OBUF[4]
    L16                  OBUF (Prop_obuf_I_O)         1.108     5.120 r  fill_color_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.120    fill_color[4]
    L16                                                               r  fill_color[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.577ns  (logic 1.343ns (37.554%)  route 2.233ns (62.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.619     1.564    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y110       FDRE                                         r  RegisterBlock/reg_1_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.164     1.728 r  RegisterBlock/reg_1_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.233     3.961    lopt_12
    W15                  OBUF (Prop_obuf_I_O)         1.179     5.140 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000     5.140    led6
    W15                                                               r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.668ns  (logic 1.254ns (34.193%)  route 2.414ns (65.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.614     1.559    RegisterBlock/clk_IBUF_BUFG
    SLICE_X155Y118       FDRE                                         r  RegisterBlock/reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y118       FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RegisterBlock/reg_2_reg[0]/Q
                         net (fo=1, routed)           2.414     4.113    fill_color_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.113     5.227 r  fill_color_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.227    fill_color[0]
    M17                                                               r  fill_color[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.728ns  (logic 1.296ns (34.764%)  route 2.432ns (65.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.614     1.559    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y118       FDRE                                         r  RegisterBlock/reg_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y118       FDRE (Prop_fdre_C_Q)         0.164     1.723 r  RegisterBlock/reg_2_reg[10]/Q
                         net (fo=1, routed)           2.432     4.155    fill_color_OBUF[10]
    M13                  OBUF (Prop_obuf_I_O)         1.132     5.287 r  fill_color_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.287    fill_color[10]
    M13                                                               r  fill_color[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.746ns  (logic 1.238ns (33.062%)  route 2.507ns (66.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.642     1.587    RegisterBlock/clk_IBUF_BUFG
    SLICE_X156Y116       FDRE                                         r  RegisterBlock/reg_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  RegisterBlock/reg_2_reg[8]/Q
                         net (fo=1, routed)           2.507     4.235    fill_color_OBUF[8]
    K17                  OBUF (Prop_obuf_I_O)         1.097     5.332 r  fill_color_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.332    fill_color[8]
    K17                                                               r  fill_color[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.779ns  (logic 1.317ns (34.850%)  route 2.462ns (65.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.614     1.559    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y118       FDRE                                         r  RegisterBlock/reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y118       FDRE (Prop_fdre_C_Q)         0.148     1.707 r  RegisterBlock/reg_2_reg[2]/Q
                         net (fo=1, routed)           2.462     4.169    fill_color_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.169     5.338 r  fill_color_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.338    fill_color[2]
    M15                                                               r  fill_color[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.782ns  (logic 1.291ns (34.149%)  route 2.490ns (65.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.615     1.560    RegisterBlock/clk_IBUF_BUFG
    SLICE_X152Y117       FDRE                                         r  RegisterBlock/reg_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y117       FDRE (Prop_fdre_C_Q)         0.164     1.724 r  RegisterBlock/reg_2_reg[12]/Q
                         net (fo=1, routed)           2.490     4.214    fill_color_OBUF[12]
    K13                  OBUF (Prop_obuf_I_O)         1.127     5.342 r  fill_color_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.342    fill_color[12]
    K13                                                               r  fill_color[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.695ns  (logic 1.509ns (15.562%)  route 8.186ns (84.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           8.186     9.695    HOST_IF/D[1]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 1.523ns (15.909%)  route 8.048ns (84.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           8.048     9.571    HOST_IF/D[0]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.435ns  (logic 1.514ns (16.049%)  route 7.921ns (83.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           7.921     9.435    HOST_IF/D[6]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.435ns  (logic 1.517ns (16.075%)  route 7.918ns (83.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           7.918     9.435    HOST_IF/D[2]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.399ns  (logic 1.518ns (16.151%)  route 7.881ns (83.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           7.881     9.399    HOST_IF/D[5]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.380ns  (logic 1.516ns (16.162%)  route 7.864ns (83.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           7.864     9.380    HOST_IF/D[7]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.268ns  (logic 1.511ns (16.298%)  route 7.758ns (83.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           7.758     9.268    HOST_IF/D[4]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.247ns  (logic 1.515ns (16.387%)  route 7.732ns (83.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           7.732     9.247    HOST_IF/D[3]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.709     5.209    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            HOST_IF/reset1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.093ns (26.085%)  route 3.096ns (73.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.065    HOST_IF/reset_n_IBUF
    SLICE_X162Y114       LUT1 (Prop_lut1_I0_O)        0.124     4.189 r  HOST_IF/reset1_i_1/O
                         net (fo=1, routed)           0.000     4.189    HOST_IF/reset1_i_1_n_0
    SLICE_X162Y114       FDRE                                         r  HOST_IF/reset1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.708     5.208    HOST_IF/clk_IBUF_BUFG
    SLICE_X162Y114       FDRE                                         r  HOST_IF/reset1_reg/C

Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 1.519ns (59.400%)  route 1.038ns (40.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           1.038     2.557    HOST_IF/host_hostif_host_xfc_raw_IBUF
    SLICE_X161Y109       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.711     5.211    HOST_IF/clk_IBUF_BUFG
    SLICE_X161Y109       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.286ns (42.691%)  route 0.384ns (57.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.384     0.670    HOST_IF/host_hostif_host_xfc_raw_IBUF
    SLICE_X161Y109       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.920     2.113    HOST_IF/clk_IBUF_BUFG
    SLICE_X161Y109       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            HOST_IF/reset1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.171ns (11.719%)  route 1.287ns (88.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.287     1.413    HOST_IF/reset_n_IBUF
    SLICE_X162Y114       LUT1 (Prop_lut1_I0_O)        0.045     1.458 r  HOST_IF/reset1_i_1/O
                         net (fo=1, routed)           0.000     1.458    HOST_IF/reset1_i_1_n_0
    SLICE_X162Y114       FDRE                                         r  HOST_IF/reset1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.916     2.109    HOST_IF/clk_IBUF_BUFG
    SLICE_X162Y114       FDRE                                         r  HOST_IF/reset1_reg/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.030ns  (logic 0.278ns (6.902%)  route 3.752ns (93.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           3.752     4.030    HOST_IF/D[4]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.037ns  (logic 0.283ns (7.005%)  route 3.755ns (92.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           3.755     4.037    HOST_IF/D[3]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.056ns  (logic 0.284ns (6.991%)  route 3.772ns (93.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           3.772     4.056    HOST_IF/D[7]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.082ns  (logic 0.282ns (6.902%)  route 3.800ns (93.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         0.282     0.282 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           3.800     4.082    HOST_IF/D[6]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.087ns  (logic 0.286ns (6.988%)  route 3.801ns (93.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           3.801     4.087    HOST_IF/D[5]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.125ns  (logic 0.284ns (6.886%)  route 3.841ns (93.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           3.841     4.125    HOST_IF/D[2]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.173ns  (logic 0.290ns (6.953%)  route 3.882ns (93.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           3.882     4.173    HOST_IF/D[0]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.212ns  (logic 0.276ns (6.560%)  route 3.935ns (93.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           3.935     4.212    HOST_IF/D[1]
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.919     2.112    HOST_IF/clk_IBUF_BUFG
    SLICE_X158Y109       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C





