Startpoint: dut/_16040_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dut/_17074_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dut/_16040_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.27    0.27 ^ dut/_16040_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.27 ^ dut/_17074_/D (sky130_fd_sc_hd__dfxtp_1)
           0.27   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dut/_17074_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.03   -0.03   library hold time
          -0.03   data required time
---------------------------------------------------------
          -0.03   data required time
          -0.27   data arrival time
---------------------------------------------------------
           0.31   slack (MET)


